#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7f8c8bd206d0 .scope package, "nyakuo_pkg" "nyakuo_pkg" 2 1;
 .timescale 0 0;
enum0x7f8c8bd13e20 .enum4 (8)
   "SLL" 8'b00000000,
   "SLLI" 8'b00000001,
   "SRL" 8'b00000010,
   "SRLI" 8'b00000011,
   "SRA" 8'b00000100,
   "SRAI" 8'b00000101,
   "ADD" 8'b00000110,
   "ADDI" 8'b00000111,
   "SUB" 8'b00001000,
   "LUI" 8'b00001001,
   "AUIPC" 8'b00001010,
   "XOR" 8'b00001011,
   "XORI" 8'b00001100,
   "OR" 8'b00001101,
   "ORI" 8'b00001110,
   "AND" 8'b00001111,
   "ANDI" 8'b00010000,
   "SLT" 8'b00010001,
   "SLTU" 8'b00010010,
   "SLTI" 8'b00010011,
   "SLTIU" 8'b00010100,
   "BEQ" 8'b00010101,
   "BNE" 8'b00010110,
   "BGE" 8'b00010111,
   "BLT" 8'b00011000,
   "BLTU" 8'b00011001,
   "BGEU" 8'b00011010,
   "JAL" 8'b00011011,
   "JALR" 8'b00011100,
   "LB" 8'b00011101,
   "LH" 8'b00011110,
   "LBU" 8'b00011111,
   "LHU" 8'b00100000,
   "LW" 8'b00100001,
   "SB" 8'b00100010,
   "SH" 8'b00100011,
   "SW" 8'b00100100,
   "FENCE" 8'b00100101,
   "FENCE_I" 8'b00100110,
   "ECALL" 8'b00100111,
   "EBREAK" 8'b00101000,
   "CSRRW" 8'b00101001,
   "CSRRS" 8'b00101010,
   "CSRRC" 8'b00101011,
   "CSRRWI" 8'b00101100,
   "CSRRSI" 8'b00101101,
   "CSRRCI" 8'b00101110
 ;
S_0x7f8c8bd214b0 .scope module, "core_test" "core_test" 3 3;
 .timescale 0 0;
P_0x7f8c8bd19f40 .param/l "TIMING" 0 3 12, +C4<00000000000000000000000000010100>;
v0x7f8c8bd379f0_0 .var "clk", 0 0;
v0x7f8c8bd37b00_0 .var "rst", 0 0;
S_0x7f8c8bd0ed40 .scope module, "core" "Core" 3 7, 4 1 0, S_0x7f8c8bd214b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
P_0x7f8c8bd1ed40 .param/l "READ" 1 4 17, C4<0>;
P_0x7f8c8bd1ed80 .param/l "WRITE" 1 4 18, C4<1>;
enum0x7f8c8bd17760 .enum4 (4)
   "RUNNING" 4'b0000,
   "FETCH" 4'b0001,
   "DECODE" 4'b0010,
   "EXEC" 4'b0011,
   "WRITE_BACK" 4'b0100
 ;
L_0x7f8c8bd381b0 .functor BUFZ 32, v0x7f8c8bd372b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8c8bd36c10_0 .net "clk_i", 0 0, v0x7f8c8bd379f0_0;  1 drivers
v0x7f8c8bd36ca0_0 .var "current_state", 3 0;
v0x7f8c8bd36d30_0 .var "d_mem_addr", 31 0;
v0x7f8c8bd36dc0_0 .var "d_mem_data", 31 0;
v0x7f8c8bd36e50_0 .net "d_mem_out", 31 0, v0x7f8c8bd350b0_0;  1 drivers
v0x7f8c8bd36ee0_0 .var "d_mem_rw", 0 0;
v0x7f8c8bd36f90_0 .net "i_mem_addr", 31 0, L_0x7f8c8bd381b0;  1 drivers
v0x7f8c8bd37040_0 .var "i_mem_data", 31 0;
v0x7f8c8bd370f0_0 .net "i_mem_out", 31 0, v0x7f8c8bd357a0_0;  1 drivers
v0x7f8c8bd37220_0 .var "i_mem_rw", 0 0;
v0x7f8c8bd372b0_0 .var "pc", 31 0;
v0x7f8c8bd37340_0 .var "rf_addr1", 31 0;
v0x7f8c8bd373d0_0 .var "rf_addr2", 31 0;
v0x7f8c8bd37480_0 .var "rf_data1", 31 0;
v0x7f8c8bd37530_0 .var "rf_data2", 31 0;
v0x7f8c8bd375e0_0 .net "rf_out1", 31 0, L_0x7f8c8bd38500;  1 drivers
v0x7f8c8bd37690_0 .net "rf_out2", 31 0, L_0x7f8c8bd38a30;  1 drivers
v0x7f8c8bd37840_0 .var "rf_rw1", 0 0;
v0x7f8c8bd378d0_0 .var "rf_rw2", 0 0;
v0x7f8c8bd37960_0 .net "rst_i", 0 0, v0x7f8c8bd37b00_0;  1 drivers
S_0x7f8c8bd0bdc0 .scope module, "d_mem" "Bram" 4 46, 5 2 0, S_0x7f8c8bd0ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "we_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 32 "data_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f8c8bd0bf20_0 .net "addr_i", 31 0, v0x7f8c8bd36d30_0;  1 drivers
v0x7f8c8bd34f50_0 .net "clk_i", 0 0, v0x7f8c8bd379f0_0;  alias, 1 drivers
v0x7f8c8bd34ff0_0 .net "data_i", 31 0, v0x7f8c8bd36dc0_0;  1 drivers
v0x7f8c8bd350b0_0 .var "data_o", 31 0;
v0x7f8c8bd35160 .array "mem", 1023 0, 31 0;
v0x7f8c8bd35240_0 .net "we_i", 0 0, v0x7f8c8bd36ee0_0;  1 drivers
E_0x7f8c8bd1edc0 .event posedge, v0x7f8c8bd34f50_0;
S_0x7f8c8bd35360 .scope module, "i_mem" "Bram" 4 28, 5 2 0, S_0x7f8c8bd0ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "we_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 32 "data_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f8c8bd35590_0 .net "addr_i", 31 0, L_0x7f8c8bd381b0;  alias, 1 drivers
v0x7f8c8bd35630_0 .net "clk_i", 0 0, v0x7f8c8bd379f0_0;  alias, 1 drivers
v0x7f8c8bd356f0_0 .net "data_i", 31 0, v0x7f8c8bd37040_0;  1 drivers
v0x7f8c8bd357a0_0 .var "data_o", 31 0;
v0x7f8c8bd35840 .array "mem", 1023 0, 31 0;
v0x7f8c8bd35920_0 .net "we_i", 0 0, v0x7f8c8bd37220_0;  1 drivers
S_0x7f8c8bd35a40 .scope module, "rf" "reg_file" 4 66, 6 1 0, S_0x7f8c8bd0ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "rw1_i"
    .port_info 3 /INPUT 32 "addr1_i"
    .port_info 4 /INPUT 32 "data1_i"
    .port_info 5 /INPUT 1 "rw2_i"
    .port_info 6 /INPUT 32 "addr2_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /OUTPUT 32 "data1_o"
    .port_info 9 /OUTPUT 32 "data2_o"
P_0x7f8c8bd35bf0 .param/l "WRITE" 1 6 14, C4<1>;
L_0x7f8c8bd38260 .functor NOT 1, v0x7f8c8bd37840_0, C4<0>, C4<0>, C4<0>;
L_0x7f8c8bd38500 .functor AND 32, L_0x7f8c8bd38310, L_0x7f8c8bd38580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f8c8bd386e0 .functor NOT 1, v0x7f8c8bd378d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f8c8bd38a30 .functor AND 32, L_0x7f8c8bd38790, L_0x7f8c8bd38990, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7f8c8bd35db0_0 .net *"_s0", 0 0, L_0x7f8c8bd38260;  1 drivers
v0x7f8c8bd35e40_0 .net *"_s10", 31 0, L_0x7f8c8bd38790;  1 drivers
v0x7f8c8bd35ef0_0 .net *"_s12", 31 0, L_0x7f8c8bd38990;  1 drivers
v0x7f8c8bd35fb0_0 .net *"_s2", 31 0, L_0x7f8c8bd38310;  1 drivers
v0x7f8c8bd36060_0 .net *"_s4", 31 0, L_0x7f8c8bd38580;  1 drivers
v0x7f8c8bd36150_0 .net *"_s8", 0 0, L_0x7f8c8bd386e0;  1 drivers
v0x7f8c8bd36200_0 .net "addr1_i", 31 0, v0x7f8c8bd37340_0;  1 drivers
v0x7f8c8bd362b0_0 .net "addr2_i", 31 0, v0x7f8c8bd373d0_0;  1 drivers
v0x7f8c8bd36360_0 .net "clk_i", 0 0, v0x7f8c8bd379f0_0;  alias, 1 drivers
v0x7f8c8bd36470_0 .net "data1_i", 31 0, v0x7f8c8bd37480_0;  1 drivers
v0x7f8c8bd36500_0 .net "data1_o", 31 0, L_0x7f8c8bd38500;  alias, 1 drivers
v0x7f8c8bd365b0_0 .net "data2_i", 31 0, v0x7f8c8bd37530_0;  1 drivers
v0x7f8c8bd36660_0 .net "data2_o", 31 0, L_0x7f8c8bd38a30;  alias, 1 drivers
v0x7f8c8bd36710_0 .var/2s "i", 31 0;
v0x7f8c8bd367c0 .array "regs", 31 0, 31 0;
o0x10c60e608 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8c8bd36860_0 .net "rst_i", 0 0, o0x10c60e608;  0 drivers
v0x7f8c8bd36900_0 .net "rw1_i", 0 0, v0x7f8c8bd37840_0;  1 drivers
v0x7f8c8bd36a90_0 .net "rw2_i", 0 0, v0x7f8c8bd378d0_0;  1 drivers
LS_0x7f8c8bd38310_0_0 .concat [ 1 1 1 1], L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260;
LS_0x7f8c8bd38310_0_4 .concat [ 1 1 1 1], L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260;
LS_0x7f8c8bd38310_0_8 .concat [ 1 1 1 1], L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260;
LS_0x7f8c8bd38310_0_12 .concat [ 1 1 1 1], L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260;
LS_0x7f8c8bd38310_0_16 .concat [ 1 1 1 1], L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260;
LS_0x7f8c8bd38310_0_20 .concat [ 1 1 1 1], L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260;
LS_0x7f8c8bd38310_0_24 .concat [ 1 1 1 1], L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260;
LS_0x7f8c8bd38310_0_28 .concat [ 1 1 1 1], L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260, L_0x7f8c8bd38260;
LS_0x7f8c8bd38310_1_0 .concat [ 4 4 4 4], LS_0x7f8c8bd38310_0_0, LS_0x7f8c8bd38310_0_4, LS_0x7f8c8bd38310_0_8, LS_0x7f8c8bd38310_0_12;
LS_0x7f8c8bd38310_1_4 .concat [ 4 4 4 4], LS_0x7f8c8bd38310_0_16, LS_0x7f8c8bd38310_0_20, LS_0x7f8c8bd38310_0_24, LS_0x7f8c8bd38310_0_28;
L_0x7f8c8bd38310 .concat [ 16 16 0 0], LS_0x7f8c8bd38310_1_0, LS_0x7f8c8bd38310_1_4;
L_0x7f8c8bd38580 .array/port v0x7f8c8bd367c0, v0x7f8c8bd37340_0;
LS_0x7f8c8bd38790_0_0 .concat [ 1 1 1 1], L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0;
LS_0x7f8c8bd38790_0_4 .concat [ 1 1 1 1], L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0;
LS_0x7f8c8bd38790_0_8 .concat [ 1 1 1 1], L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0;
LS_0x7f8c8bd38790_0_12 .concat [ 1 1 1 1], L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0;
LS_0x7f8c8bd38790_0_16 .concat [ 1 1 1 1], L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0;
LS_0x7f8c8bd38790_0_20 .concat [ 1 1 1 1], L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0;
LS_0x7f8c8bd38790_0_24 .concat [ 1 1 1 1], L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0;
LS_0x7f8c8bd38790_0_28 .concat [ 1 1 1 1], L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0, L_0x7f8c8bd386e0;
LS_0x7f8c8bd38790_1_0 .concat [ 4 4 4 4], LS_0x7f8c8bd38790_0_0, LS_0x7f8c8bd38790_0_4, LS_0x7f8c8bd38790_0_8, LS_0x7f8c8bd38790_0_12;
LS_0x7f8c8bd38790_1_4 .concat [ 4 4 4 4], LS_0x7f8c8bd38790_0_16, LS_0x7f8c8bd38790_0_20, LS_0x7f8c8bd38790_0_24, LS_0x7f8c8bd38790_0_28;
L_0x7f8c8bd38790 .concat [ 16 16 0 0], LS_0x7f8c8bd38790_1_0, LS_0x7f8c8bd38790_1_4;
L_0x7f8c8bd38990 .array/port v0x7f8c8bd367c0, v0x7f8c8bd373d0_0;
S_0x7f8c8bd1f1b0 .scope module, "memory" "memory" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "rw_i"
    .port_info 3 /INPUT 32 "addr_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "out_o"
P_0x7f8c8bd0d030 .param/l "READ" 0 7 10, C4<0>;
P_0x7f8c8bd0d070 .param/l "WRITE" 0 7 11, C4<1>;
o0x10c60e968 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8c8bd37b90_0 .net "addr_i", 31 0, o0x10c60e968;  0 drivers
o0x10c60e998 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8c8bd37c40_0 .net "clk_i", 0 0, o0x10c60e998;  0 drivers
o0x10c60e9c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8c8bd37ce0_0 .net "data_i", 31 0, o0x10c60e9c8;  0 drivers
v0x7f8c8bd37da0_0 .var/i "i", 31 0;
v0x7f8c8bd37e50 .array "mem", 1023 0, 31 0;
v0x7f8c8bd37f30_0 .var "out_o", 31 0;
o0x10c60ea58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8c8bd37fe0_0 .net "rst_i", 0 0, o0x10c60ea58;  0 drivers
o0x10c60ea88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8c8bd38080_0 .net "rw_i", 0 0, o0x10c60ea88;  0 drivers
E_0x7f8c8bd360f0 .event posedge, v0x7f8c8bd37c40_0;
    .scope S_0x7f8c8bd35360;
T_0 ;
    %wait E_0x7f8c8bd1edc0;
    %load/vec4 v0x7f8c8bd35920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f8c8bd356f0_0;
    %assign/vec4 v0x7f8c8bd357a0_0, 0;
    %load/vec4 v0x7f8c8bd356f0_0;
    %ix/getv 3, v0x7f8c8bd35590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8c8bd35840, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0x7f8c8bd35590_0;
    %load/vec4a v0x7f8c8bd35840, 4;
    %assign/vec4 v0x7f8c8bd357a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8c8bd0bdc0;
T_1 ;
    %wait E_0x7f8c8bd1edc0;
    %load/vec4 v0x7f8c8bd35240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f8c8bd34ff0_0;
    %assign/vec4 v0x7f8c8bd350b0_0, 0;
    %load/vec4 v0x7f8c8bd34ff0_0;
    %ix/getv 3, v0x7f8c8bd0bf20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8c8bd35160, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %ix/getv 4, v0x7f8c8bd0bf20_0;
    %load/vec4a v0x7f8c8bd35160, 4;
    %assign/vec4 v0x7f8c8bd350b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8c8bd35a40;
T_2 ;
    %wait E_0x7f8c8bd1edc0;
    %load/vec4 v0x7f8c8bd36860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8c8bd36710_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7f8c8bd36710_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f8c8bd36710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8c8bd367c0, 0, 4;
    %load/vec4 v0x7f8c8bd36710_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8c8bd36710_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8c8bd36900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7f8c8bd36470_0;
    %ix/getv 3, v0x7f8c8bd36200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8c8bd367c0, 0, 4;
T_2.4 ;
    %load/vec4 v0x7f8c8bd36a90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7f8c8bd365b0_0;
    %ix/getv 3, v0x7f8c8bd362b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8c8bd367c0, 0, 4;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8c8bd0ed40;
T_3 ;
    %wait E_0x7f8c8bd1edc0;
    %load/vec4 v0x7f8c8bd37960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8c8bd36ca0_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x7f8c8bd372b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8c8bd37840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8c8bd37340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8c8bd37480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8c8bd378d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8c8bd373d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8c8bd37530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8c8bd36d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8c8bd36ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8c8bd36dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8c8bd37220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8c8bd37040_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8c8bd36ca0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8c8bd37220_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8c8bd36ca0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f8c8bd36ca0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f8c8bd36ca0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8c8bd36ca0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8c8bd214b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8c8bd379f0_0, 0, 1;
T_4.0 ;
    %delay 20, 0;
    %load/vec4 v0x7f8c8bd379f0_0;
    %inv;
    %store/vec4 v0x7f8c8bd379f0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7f8c8bd214b0;
T_5 ;
    %vpi_call/w 3 22 "$readmemh", "./test/assembly/inst-mem_data.txt", v0x7f8c8bd35840 {0 0 0};
    %vpi_call/w 3 23 "$readmemh", "./test/assembly/data-mem_data.txt", v0x7f8c8bd35160 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f8c8bd214b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8c8bd37b00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8c8bd37b00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8c8bd37b00_0, 0, 1;
    %vpi_call/w 3 34 "$display", "start" {0 0 0};
    %delay 2000, 0;
    %vpi_call/w 3 37 "$display", "end" {0 0 0};
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7f8c8bd214b0;
T_7 ;
    %vpi_call/w 3 43 "$dumpfile", "core_test.vcd" {0 0 0};
    %vpi_call/w 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8c8bd0ed40 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7f8c8bd1f1b0;
T_8 ;
    %wait E_0x7f8c8bd360f0;
    %load/vec4 v0x7f8c8bd37fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8c8bd37da0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7f8c8bd37da0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f8c8bd37da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8c8bd37e50, 0, 4;
    %load/vec4 v0x7f8c8bd37da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8c8bd37da0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f8c8bd38080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.4 ;
    %ix/getv 4, v0x7f8c8bd37b90_0;
    %load/vec4a v0x7f8c8bd37e50, 4;
    %assign/vec4 v0x7f8c8bd37f30_0, 0;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x7f8c8bd37ce0_0;
    %ix/getv 3, v0x7f8c8bd37b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8c8bd37e50, 0, 4;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "nyakuo_pkg.sv";
    "test/test_core.sv";
    "core.sv";
    "bram.sv";
    "reg_file.sv";
    "memory.sv";
