{"files":[{"patch":"@@ -3836,7 +3836,12 @@\n-  \/\/ RISC-V instructions are of fixed length\n-  fixed_size_instructions;           \/\/ Fixed size instructions TODO does\n-  max_instructions_per_bundle = 2;   \/\/ Generic RISC-V 1, Sifive Series 7 2\n-  \/\/ RISC-V instructions come in 32-bit word units\n-  instruction_unit_size = 4;         \/\/ An instruction is 4 bytes long\n-  instruction_fetch_unit_size = 64;  \/\/ The processor fetches one line\n-  instruction_fetch_units = 1;       \/\/ of 64 bytes\n+  \/\/ RISC-V instructions are of length 2 or 4 bytes.\n+  variable_size_instructions;\n+  instruction_unit_size = 2;\n+\n+  \/\/ Up to 4 instructions per bundle\n+  max_instructions_per_bundle = 4;\n+\n+  \/\/ The RISC-V processor 64 bytes...\n+  instruction_fetch_unit_size = 64;\n+\n+  \/\/ ...in one line.\n+  instruction_fetch_units = 1;\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":12,"deletions":7,"binary":false,"changes":19,"status":"modified"}]}