Information: Updating design information... (UID-85)
Warning: Design 'Cgra_Hw' contains 18 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : Cgra_Hw
Version: P-2019.03
Date   : Sun Mar 24 11:52:06 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:             217.00
  Critical Path Length:          2.51
  Critical Path Slack:          -1.54
  Critical Path Clk Period:      1.00
  Total Negative Slack:      -2764.26
  No. of Violating Paths:     4906.00
  Worst Hold Violation:         -0.07
  Total Hold Violation:        -17.04
  No. of Hold Violations:      513.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         30
  Hierarchical Port Count:       7864
  Leaf Cell Count:             168531
  Buf/Inv Cell Count:           37878
  Buf Cell Count:                1285
  Inv Cell Count:               36593
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    143483
  Sequential Cell Count:        25048
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    98781.647123
  Noncombinational Area: 83783.109839
  Buf/Inv Area:          15169.391860
  Total Buffer Area:          1447.66
  Total Inverter Area:       13721.74
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            182564.756962
  Design Area:          182564.756962


  Design Rules
  -----------------------------------
  Total Number of Nets:        171883
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: pyrito

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:             1199.96
  Overall Compile Wall Clock Time:   445.60

  --------------------------------------------------------------------

  Design  WNS: 1.54  TNS: 2764.26  Number of Violating Paths: 4906


  Design (Hold)  WNS: 0.07  TNS: 17.04  Number of Violating Paths: 513

  --------------------------------------------------------------------


1
