{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 20:28:47 2017 " "Info: Processing started: Tue May 23 20:28:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/RAM_set.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/RAM_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_set " "Info: Found entity 1: RAM_set" {  } { { "source/RAM_set.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/RAM_set.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/BCD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Info: Found entity 1: BCD" {  } { { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/BCD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/cla32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Info: Found entity 1: cla32" {  } { { "source/cla32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/cla32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/diffe32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/diffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Info: Found entity 1: dffe32" {  } { { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/diffe32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/digit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit " "Info: Found entity 1: digit" {  } { { "source/digit.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/digit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/io_input_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_mux " "Info: Found entity 1: io_input_mux" {  } { { "source/io_input_mux.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_input_mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Info: Found entity 1: io_input_reg" {  } { { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_input_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Info: Found entity 1: io_output_reg" {  } { { "source/io_output_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_output_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Info: Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Info: Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Info: Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux2x5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Info: Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux2x32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Info: Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipedereg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Info: Found entity 1: pipedereg" {  } { { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeemreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Info: Found entity 1: pipeemreg" {  } { { "source/pipeemreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeemreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeexe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Info: Found entity 1: pipeexe" {  } { { "source/pipeexe.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeexe.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Info: Found entity 1: pipeid" {  } { { "source/pipeid.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeid.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeidcu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeidcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeidcu " "Info: Found entity 1: pipeidcu" {  } { { "source/pipeidcu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeidcu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeif.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Info: Found entity 1: pipeif" {  } { { "source/pipeif.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeif.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeimem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeimem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeimem " "Info: Found entity 1: pipeimem" {  } { { "source/pipeimem.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeimem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Info: Found entity 1: pipeir" {  } { { "source/pipeir.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipelined_computer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Info: Found entity 1: pipelined_computer" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Info: Found entity 1: pipemem" {  } { { "source/pipemem.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipemem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemwreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Info: Found entity 1: pipemwreg" {  } { { "source/pipemwreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipemwreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "source/pll.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pll_105.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pll_105.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_105 " "Info: Found entity 1: pll_105" {  } { { "source/pll_105.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pll_105.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipepc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Info: Found entity 1: pipepc" {  } { { "source/pipepc.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipepc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/seven_segments.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Info: Found entity 1: seven_segments" {  } { { "source/seven_segments.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/seven_segments.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vga_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Info: Found entity 1: vga_display" {  } { { "source/vga_display.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga_display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_computer " "Info: Elaborating entity \"pipelined_computer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit digit:seven_dig " "Info: Elaborating entity \"digit\" for hierarchy \"digit:seven_dig\"" {  } { { "source/pipelined_computer.v" "seven_dig" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD digit:seven_dig\|BCD:bcd0 " "Info: Elaborating entity \"BCD\" for hierarchy \"digit:seven_dig\|BCD:bcd0\"" {  } { { "source/digit.v" "bcd0" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/digit.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments digit:seven_dig\|seven_segments:seven00 " "Info: Elaborating entity \"seven_segments\" for hierarchy \"digit:seven_dig\|seven_segments:seven00\"" {  } { { "source/digit.v" "seven00" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/digit.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:vga_d " "Info: Elaborating entity \"vga_display\" for hierarchy \"vga_display:vga_d\"" {  } { { "source/pipelined_computer.v" "vga_d" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga_display:vga_d\|vga:screen " "Info: Elaborating entity \"vga\" for hierarchy \"vga_display:vga_d\|vga:screen\"" {  } { { "source/vga_display.v" "screen" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga_display.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_cnt vga.v(64) " "Warning (10240): Verilog HDL Always Construct warning at vga.v(64): inferring latch(es) for variable \"y_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(111) " "Warning (10230): Verilog HDL assignment warning at vga.v(111): truncated value with size 32 to match size of target (10)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(112) " "Warning (10230): Verilog HDL assignment warning at vga.v(112): truncated value with size 32 to match size of target (10)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_cnt\[0\] vga.v(64) " "Info (10041): Inferred latch for \"y_cnt\[0\]\" at vga.v(64)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_cnt\[1\] vga.v(64) " "Info (10041): Inferred latch for \"y_cnt\[1\]\" at vga.v(64)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_cnt\[2\] vga.v(64) " "Info (10041): Inferred latch for \"y_cnt\[2\]\" at vga.v(64)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_cnt\[3\] vga.v(64) " "Info (10041): Inferred latch for \"y_cnt\[3\]\" at vga.v(64)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_cnt\[4\] vga.v(64) " "Info (10041): Inferred latch for \"y_cnt\[4\]\" at vga.v(64)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_cnt\[5\] vga.v(64) " "Info (10041): Inferred latch for \"y_cnt\[5\]\" at vga.v(64)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_cnt\[6\] vga.v(64) " "Info (10041): Inferred latch for \"y_cnt\[6\]\" at vga.v(64)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_cnt\[7\] vga.v(64) " "Info (10041): Inferred latch for \"y_cnt\[7\]\" at vga.v(64)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_cnt\[8\] vga.v(64) " "Info (10041): Inferred latch for \"y_cnt\[8\]\" at vga.v(64)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_cnt\[9\] vga.v(64) " "Info (10041): Inferred latch for \"y_cnt\[9\]\" at vga.v(64)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_105 vga_display:vga_d\|vga:screen\|pll_105:pll_clk " "Info: Elaborating entity \"pll_105\" for hierarchy \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\"" {  } { { "source/vga.v" "pll_clk" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\"" {  } { { "source/pll_105.v" "altpll_component" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pll_105.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\"" {  } { { "source/pll_105.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pll_105.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component " "Info: Instantiated megafunction \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Info: Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 21 " "Info: Parameter \"clk0_multiply_by\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_105 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_105\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/pll_105.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pll_105.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_set vga_display:vga_d\|vga:screen\|RAM_set:ram0 " "Info: Elaborating entity \"RAM_set\" for hierarchy \"vga_display:vga_d\|vga:screen\|RAM_set:ram0\"" {  } { { "source/vga.v" "ram0" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipepc:prog_cnt " "Info: Elaborating entity \"pipepc\" for hierarchy \"pipepc:prog_cnt\"" {  } { { "source/pipelined_computer.v" "prog_cnt" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipepc:prog_cnt\|dffe32:program_counter " "Info: Elaborating entity \"dffe32\" for hierarchy \"pipepc:prog_cnt\|dffe32:program_counter\"" {  } { { "source/pipepc.v" "program_counter" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipepc.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeif:if_stage " "Info: Elaborating entity \"pipeif\" for hierarchy \"pipeif:if_stage\"" {  } { { "source/pipelined_computer.v" "if_stage" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeif:if_stage\|mux4x32:next_pc " "Info: Elaborating entity \"mux4x32\" for hierarchy \"pipeif:if_stage\|mux4x32:next_pc\"" {  } { { "source/pipeif.v" "next_pc" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeif.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 pipeif:if_stage\|cla32:pc_plus4 " "Info: Elaborating entity \"cla32\" for hierarchy \"pipeif:if_stage\|cla32:pc_plus4\"" {  } { { "source/pipeif.v" "pc_plus4" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeif.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeimem pipeif:if_stage\|pipeimem:inst_imem " "Info: Elaborating entity \"pipeimem\" for hierarchy \"pipeif:if_stage\|pipeimem:inst_imem\"" {  } { { "source/pipeif.v" "inst_imem" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeif.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom " "Info: Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\"" {  } { { "source/pipeimem.v" "irom" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeimem.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/lpm_rom_irom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/lpm_rom_irom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pipelined_instmem.mif " "Info: Parameter \"init_file\" = \"pipelined_instmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/lpm_rom_irom.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/lpm_rom_irom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu81 " "Info: Found entity 1: altsyncram_pu81" {  } { { "db/altsyncram_pu81.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/altsyncram_pu81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pu81 pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_pu81:auto_generated " "Info: Elaborating entity \"altsyncram_pu81\" for hierarchy \"pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_pu81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipeir:inst_reg " "Info: Elaborating entity \"pipeir\" for hierarchy \"pipeir:inst_reg\"" {  } { { "source/pipelined_computer.v" "inst_reg" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipeid:id_stage " "Info: Elaborating entity \"pipeid\" for hierarchy \"pipeid:id_stage\"" {  } { { "source/pipelined_computer.v" "id_stage" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeidcu pipeid:id_stage\|pipeidcu:cu " "Info: Elaborating entity \"pipeidcu\" for hierarchy \"pipeid:id_stage\|pipeidcu:cu\"" {  } { { "source/pipeid.v" "cu" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeid.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeid:id_stage\|regfile:rf " "Info: Elaborating entity \"regfile\" for hierarchy \"pipeid:id_stage\|regfile:rf\"" {  } { { "source/pipeid.v" "rf" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeid.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(12) " "Warning (10240): Verilog HDL Always Construct warning at regfile.v(12): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/regfile.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/regfile.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeid:id_stage\|mux2x5:des_reg_no " "Info: Elaborating entity \"mux2x5\" for hierarchy \"pipeid:id_stage\|mux2x5:des_reg_no\"" {  } { { "source/pipeid.v" "des_reg_no" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeid.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipedereg:de_reg " "Info: Elaborating entity \"pipedereg\" for hierarchy \"pipedereg:de_reg\"" {  } { { "source/pipelined_computer.v" "de_reg" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipeexe:exe_stage " "Info: Elaborating entity \"pipeexe\" for hierarchy \"pipeexe:exe_stage\"" {  } { { "source/pipelined_computer.v" "exe_stage" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeexe:exe_stage\|mux2x32:alu_ina " "Info: Elaborating entity \"mux2x32\" for hierarchy \"pipeexe:exe_stage\|mux2x32:alu_ina\"" {  } { { "source/pipeexe.v" "alu_ina" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeexe.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeexe:exe_stage\|alu:al_unit " "Info: Elaborating entity \"alu\" for hierarchy \"pipeexe:exe_stage\|alu:al_unit\"" {  } { { "source/pipeexe.v" "al_unit" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeexe.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipeemreg:em_reg " "Info: Elaborating entity \"pipeemreg\" for hierarchy \"pipeemreg:em_reg\"" {  } { { "source/pipelined_computer.v" "em_reg" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipemem:mem_stage " "Info: Elaborating entity \"pipemem\" for hierarchy \"pipemem:mem_stage\"" {  } { { "source/pipelined_computer.v" "mem_stage" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipemem:mem_stage\|lpm_ram_dq_dram:dram " "Info: Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipemem:mem_stage\|lpm_ram_dq_dram:dram\"" {  } { { "source/pipemem.v" "dram" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipemem.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/lpm_ram_dq_dram.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/lpm_ram_dq_dram.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pipelined_datamem.mif " "Info: Parameter \"init_file\" = \"pipelined_datamem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/lpm_ram_dq_dram.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/lpm_ram_dq_dram.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0e1 " "Info: Found entity 1: altsyncram_i0e1" {  } { { "db/altsyncram_i0e1.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/altsyncram_i0e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0e1 pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_i0e1:auto_generated " "Info: Elaborating entity \"altsyncram_i0e1\" for hierarchy \"pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_i0e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipemem:mem_stage\|io_output_reg:io_output_regx2 " "Info: Elaborating entity \"io_output_reg\" for hierarchy \"pipemem:mem_stage\|io_output_reg:io_output_regx2\"" {  } { { "source/pipemem.v" "io_output_regx2" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipemem.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipemem:mem_stage\|io_input_reg:io_input_regx2 " "Info: Elaborating entity \"io_input_reg\" for hierarchy \"pipemem:mem_stage\|io_input_reg:io_input_regx2\"" {  } { { "source/pipemem.v" "io_input_regx2" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipemem.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Info: Elaborating entity \"io_input_mux\" for hierarchy \"pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "source/io_input_reg.v" "io_imput_mux2x32" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_input_reg.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipemwreg:mw_reg " "Info: Elaborating entity \"pipemwreg\" for hierarchy \"pipemwreg:mw_reg\"" {  } { { "source/pipelined_computer.v" "mw_reg" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipeexe:exe_stage\|alu:al_unit\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipeexe:exe_stage\|alu:al_unit\|Div0\"" {  } { { "source/alu.v" "Div0" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 17 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeexe:exe_stage\|alu:al_unit\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeexe:exe_stage\|alu:al_unit\|Mult0\"" {  } { { "source/alu.v" "Mult0" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 16 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\"" {  } { { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0 " "Info: Instantiated megafunction \"pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Info: Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Info: Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\"" {  } { { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9v01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_9v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9v01 " "Info: Found entity 1: mult_9v01" {  } { { "db/mult_9v01.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/mult_9v01.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning: Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_mult7\"" {  } { { "db/mult_9v01.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/mult_9v01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 16 -1 0 } } { "source/pipeexe.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeexe.v" 20 0 0 } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_out8\"" {  } { { "db/mult_9v01.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/mult_9v01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 16 -1 0 } } { "source/pipeexe.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeexe.v" 20 0 0 } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "84 " "Info: Ignored 84 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "84 " "Info: Ignored 84 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[15\] GND " "Warning (13410): Pin \"seven\[15\]\" is stuck at GND" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[21\] VCC " "Warning (13410): Pin \"seven\[21\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[22\] VCC " "Warning (13410): Pin \"seven\[22\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[23\] VCC " "Warning (13410): Pin \"seven\[23\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[24\] VCC " "Warning (13410): Pin \"seven\[24\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[25\] VCC " "Warning (13410): Pin \"seven\[25\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[26\] VCC " "Warning (13410): Pin \"seven\[26\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[27\] VCC " "Warning (13410): Pin \"seven\[27\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Warning (13410): Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "171 100 " "Info: 171 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col2\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col2\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col2\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col2\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col3\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col3\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col3\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col3\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col4\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col4\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col4\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col5\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col5\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col5\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col5\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col5\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram8\|col5\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col1\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col1\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col2\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col2\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col3\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col3\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col4\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col4\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col5\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col5\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram7\|col5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram3\|col5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram2\|col5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[0\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col2\[6\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col2\[4\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col2\[3\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col2\[2\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col2\[1\] " "Info: Register \"vga_display:vga_d\|vga:screen\|RAM_set:ram1\|col2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4435 " "Info: Implemented 4435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Info: Implemented 91 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4253 " "Info: Implemented 4253 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Info: Implemented 6 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 20:29:08 2017 " "Info: Processing ended: Tue May 23 20:29:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 20:29:09 2017 " "Info: Processing started: Tue May 23 20:29:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipelined_computer EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"pipelined_computer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 21 10 0 0 " "Info: Implementing clock multiplication of 21, clock division of 10, and phase shift of 0 degrees (0 ps) for vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Extra Info: Packed 32 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|pll clk\[0\] clk_vga " "Warning: PLL \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"clk_vga\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "source/pll_105.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pll_105.v" 88 0 0 } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 52 0 0 } } { "source/vga_display.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga_display.v" 22 0 0 } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 38 0 0 } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 7 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Info: Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register pipedereg:de_reg\|ealuimm register pipepc:prog_cnt\|dffe32:program_counter\|q\[31\] -3.817 ns " "Info: Slack time is -3.817 ns between source register \"pipedereg:de_reg\|ealuimm\" and destination register \"pipepc:prog_cnt\|dffe32:program_counter\|q\[31\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.786 ns + Largest register register " "Info: + Largest register to register requirement is 19.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clock~clkctrl 2 COMB Unassigned 1849 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 1849; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns pipepc:prog_cnt\|dffe32:program_counter\|q\[31\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'pipepc:prog_cnt\|dffe32:program_counter\|q\[31\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[31] } "NODE_NAME" } } { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.444 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clock~clkctrl 2 COMB Unassigned 1849 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 1849; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns pipepc:prog_cnt\|dffe32:program_counter\|q\[31\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'pipepc:prog_cnt\|dffe32:program_counter\|q\[31\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[31] } "NODE_NAME" } } { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clock~clkctrl 2 COMB Unassigned 1849 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 1849; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns pipedereg:de_reg\|ealuimm 3 REG Unassigned 103 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 103; REG Node = 'pipedereg:de_reg\|ealuimm'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.444 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clock~clkctrl 2 COMB Unassigned 1849 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 1849; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns pipedereg:de_reg\|ealuimm 3 REG Unassigned 103 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 103; REG Node = 'pipedereg:de_reg\|ealuimm'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.603 ns - Longest register register " "Info: - Longest register to register delay is 23.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipedereg:de_reg\|ealuimm 1 REG Unassigned 103 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 103; REG Node = 'pipedereg:de_reg\|ealuimm'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.150 ns) 1.372 ns pipeexe:exe_stage\|mux2x32:alu_inb\|y\[7\]~39 2 COMB Unassigned 78 " "Info: 2: + IC(1.222 ns) + CELL(0.150 ns) = 1.372 ns; Loc. = Unassigned; Fanout = 78; COMB Node = 'pipeexe:exe_stage\|mux2x32:alu_inb\|y\[7\]~39'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[7]~39 } "NODE_NAME" } } { "source/mux2x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.150 ns) 2.399 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~76 3 COMB Unassigned 11 " "Info: 3: + IC(0.877 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~76'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { pipeexe:exe_stage|mux2x32:alu_inb|y[7]~39 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~76 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.964 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~77 4 COMB Unassigned 3 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 2.964 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~77'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~76 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~77 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.529 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~78 5 COMB Unassigned 2 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 3.529 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~78'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~77 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.094 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~131 6 COMB Unassigned 3 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 4.094 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~131'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 4.905 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~3 7 COMB Unassigned 2 " "Info: 7: + IC(0.397 ns) + CELL(0.414 ns) = 4.905 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.976 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~5 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.976 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.386 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~6 9 COMB Unassigned 4 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 5.386 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 6.443 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~135 10 COMB Unassigned 3 " "Info: 10: + IC(0.782 ns) + CELL(0.275 ns) = 6.443 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~135'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 7.254 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~3 11 COMB Unassigned 2 " "Info: 11: + IC(0.397 ns) + CELL(0.414 ns) = 7.254 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.325 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~5 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.325 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.396 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~7 13 COMB Unassigned 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.396 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.806 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~8 14 COMB Unassigned 5 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 7.806 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 8.562 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~139 15 COMB Unassigned 3 " "Info: 15: + IC(0.606 ns) + CELL(0.150 ns) = 8.562 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~139'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 9.564 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~3 16 COMB Unassigned 2 " "Info: 16: + IC(0.588 ns) + CELL(0.414 ns) = 9.564 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.635 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~5 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.635 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.706 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~7 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 9.706 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.777 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~9 19 COMB Unassigned 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 9.777 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.187 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~10 20 COMB Unassigned 6 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 10.187 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 10.943 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~144 21 COMB Unassigned 3 " "Info: 21: + IC(0.606 ns) + CELL(0.150 ns) = 10.943 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~144'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 11.754 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~3 22 COMB Unassigned 2 " "Info: 22: + IC(0.397 ns) + CELL(0.414 ns) = 11.754 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.825 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~5 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 11.825 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.896 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~7 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 11.896 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.967 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~9 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 11.967 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.038 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~11 26 COMB Unassigned 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 12.038 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.448 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~12 27 COMB Unassigned 7 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 12.448 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 13.500 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~150 28 COMB Unassigned 3 " "Info: 28: + IC(0.902 ns) + CELL(0.150 ns) = 13.500 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~150'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 14.311 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~3 29 COMB Unassigned 2 " "Info: 29: + IC(0.397 ns) + CELL(0.414 ns) = 14.311 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.382 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~5 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 14.382 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.453 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~7 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 14.453 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.524 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~9 32 COMB Unassigned 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 14.524 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.595 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~11 33 COMB Unassigned 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 14.595 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.666 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~13 34 COMB Unassigned 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 14.666 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.076 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~14 35 COMB Unassigned 8 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 15.076 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.150 ns) 15.841 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~157 36 COMB Unassigned 1 " "Info: 36: + IC(0.615 ns) + CELL(0.150 ns) = 15.841 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~157'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 16.652 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~3 37 COMB Unassigned 1 " "Info: 37: + IC(0.397 ns) + CELL(0.414 ns) = 16.652 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.723 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~5 38 COMB Unassigned 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 16.723 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.794 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~7 39 COMB Unassigned 1 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 16.794 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.865 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~9 40 COMB Unassigned 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 16.865 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.936 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~11 41 COMB Unassigned 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 16.936 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.007 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~13 42 COMB Unassigned 1 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 17.007 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.078 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~15 43 COMB Unassigned 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 17.078 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.488 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~16 44 COMB Unassigned 1 " "Info: 44: + IC(0.000 ns) + CELL(0.410 ns) = 17.488 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 18.053 ns pipeexe:exe_stage\|alu:al_unit\|Mux31~7 45 COMB Unassigned 1 " "Info: 45: + IC(0.415 ns) + CELL(0.150 ns) = 18.053 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|Mux31~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 } "NODE_NAME" } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.420 ns) 19.368 ns pipeexe:exe_stage\|alu:al_unit\|Mux31~8 46 COMB Unassigned 2 " "Info: 46: + IC(0.895 ns) + CELL(0.420 ns) = 19.368 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|Mux31~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 } "NODE_NAME" } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 19.933 ns pipeid:id_stage\|mux4x32:alu_b\|Mux31~21 47 COMB Unassigned 2 " "Info: 47: + IC(0.290 ns) + CELL(0.275 ns) = 19.933 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:alu_b\|Mux31~21'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 20.498 ns pipeid:id_stage\|mux4x32:alu_b\|Mux31~22 48 COMB Unassigned 2 " "Info: 48: + IC(0.415 ns) + CELL(0.150 ns) = 20.498 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:alu_b\|Mux31~22'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_b|Mux31~22 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 21.063 ns pipeid:id_stage\|WideNor0~20 49 COMB Unassigned 4 " "Info: 49: + IC(0.127 ns) + CELL(0.438 ns) = 21.063 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'pipeid:id_stage\|WideNor0~20'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeid:id_stage|mux4x32:alu_b|Mux31~22 pipeid:id_stage|WideNor0~20 } "NODE_NAME" } } { "source/pipeid.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeid.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 21.628 ns pipeid:id_stage\|pipeidcu:cu\|pcsource\[0\]~8 50 COMB Unassigned 45 " "Info: 50: + IC(0.290 ns) + CELL(0.275 ns) = 21.628 ns; Loc. = Unassigned; Fanout = 45; COMB Node = 'pipeid:id_stage\|pipeidcu:cu\|pcsource\[0\]~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 } "NODE_NAME" } } { "source/pipeidcu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeidcu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.150 ns) 22.954 ns pipeif:if_stage\|mux4x32:next_pc\|Mux0~0 51 COMB Unassigned 1 " "Info: 51: + IC(1.176 ns) + CELL(0.150 ns) = 22.954 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeif:if_stage\|mux4x32:next_pc\|Mux0~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux0~0 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 23.519 ns pipeif:if_stage\|mux4x32:next_pc\|Mux0~1 52 COMB Unassigned 1 " "Info: 52: + IC(0.415 ns) + CELL(0.150 ns) = 23.519 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pipeif:if_stage\|mux4x32:next_pc\|Mux0~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeif:if_stage|mux4x32:next_pc|Mux0~0 pipeif:if_stage|mux4x32:next_pc|Mux0~1 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 23.603 ns pipepc:prog_cnt\|dffe32:program_counter\|q\[31\] 53 REG Unassigned 1 " "Info: 53: + IC(0.000 ns) + CELL(0.084 ns) = 23.603 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'pipepc:prog_cnt\|dffe32:program_counter\|q\[31\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipeif:if_stage|mux4x32:next_pc|Mux0~1 pipepc:prog_cnt|dffe32:program_counter|q[31] } "NODE_NAME" } } { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.440 ns ( 44.23 % ) " "Info: Total cell delay = 10.440 ns ( 44.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.163 ns ( 55.77 % ) " "Info: Total interconnect delay = 13.163 ns ( 55.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.603 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[7]~39 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~76 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~77 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_b|Mux31~22 pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux0~0 pipeif:if_stage|mux4x32:next_pc|Mux0~1 pipepc:prog_cnt|dffe32:program_counter|q[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.603 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[7]~39 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~76 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~77 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_b|Mux31~22 pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux0~0 pipeif:if_stage|mux4x32:next_pc|Mux0~1 pipepc:prog_cnt|dffe32:program_counter|q[31] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.603 ns register register " "Info: Estimated most critical path is register to register delay of 23.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipedereg:de_reg\|ealuimm 1 REG LAB_X46_Y16 103 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X46_Y16; Fanout = 103; REG Node = 'pipedereg:de_reg\|ealuimm'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.150 ns) 1.372 ns pipeexe:exe_stage\|mux2x32:alu_inb\|y\[7\]~39 2 COMB LAB_X43_Y17 78 " "Info: 2: + IC(1.222 ns) + CELL(0.150 ns) = 1.372 ns; Loc. = LAB_X43_Y17; Fanout = 78; COMB Node = 'pipeexe:exe_stage\|mux2x32:alu_inb\|y\[7\]~39'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[7]~39 } "NODE_NAME" } } { "source/mux2x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.150 ns) 2.399 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~76 3 COMB LAB_X46_Y17 11 " "Info: 3: + IC(0.877 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = LAB_X46_Y17; Fanout = 11; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~76'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { pipeexe:exe_stage|mux2x32:alu_inb|y[7]~39 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~76 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.964 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~77 4 COMB LAB_X46_Y17 3 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 2.964 ns; Loc. = LAB_X46_Y17; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~77'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~76 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~77 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.529 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~78 5 COMB LAB_X46_Y17 2 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 3.529 ns; Loc. = LAB_X46_Y17; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~78'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~77 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.094 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~131 6 COMB LAB_X46_Y17 3 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 4.094 ns; Loc. = LAB_X46_Y17; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~131'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 4.905 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~3 7 COMB LAB_X46_Y17 2 " "Info: 7: + IC(0.397 ns) + CELL(0.414 ns) = 4.905 ns; Loc. = LAB_X46_Y17; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.976 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~5 8 COMB LAB_X46_Y17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.976 ns; Loc. = LAB_X46_Y17; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.386 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~6 9 COMB LAB_X46_Y17 4 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 5.386 ns; Loc. = LAB_X46_Y17; Fanout = 4; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 6.443 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~135 10 COMB LAB_X47_Y14 3 " "Info: 10: + IC(0.782 ns) + CELL(0.275 ns) = 6.443 ns; Loc. = LAB_X47_Y14; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~135'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 7.254 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~3 11 COMB LAB_X47_Y14 2 " "Info: 11: + IC(0.397 ns) + CELL(0.414 ns) = 7.254 ns; Loc. = LAB_X47_Y14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.325 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~5 12 COMB LAB_X47_Y14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.325 ns; Loc. = LAB_X47_Y14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.396 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~7 13 COMB LAB_X47_Y14 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.396 ns; Loc. = LAB_X47_Y14; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.806 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~8 14 COMB LAB_X47_Y14 5 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 7.806 ns; Loc. = LAB_X47_Y14; Fanout = 5; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 8.562 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~139 15 COMB LAB_X48_Y14 3 " "Info: 15: + IC(0.606 ns) + CELL(0.150 ns) = 8.562 ns; Loc. = LAB_X48_Y14; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[24\]~139'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 9.564 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~3 16 COMB LAB_X47_Y14 2 " "Info: 16: + IC(0.588 ns) + CELL(0.414 ns) = 9.564 ns; Loc. = LAB_X47_Y14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.635 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~5 17 COMB LAB_X47_Y14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.635 ns; Loc. = LAB_X47_Y14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.706 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~7 18 COMB LAB_X47_Y14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 9.706 ns; Loc. = LAB_X47_Y14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.777 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~9 19 COMB LAB_X47_Y14 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 9.777 ns; Loc. = LAB_X47_Y14; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.187 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~10 20 COMB LAB_X47_Y14 6 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 10.187 ns; Loc. = LAB_X47_Y14; Fanout = 6; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 10.943 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~144 21 COMB LAB_X48_Y14 3 " "Info: 21: + IC(0.606 ns) + CELL(0.150 ns) = 10.943 ns; Loc. = LAB_X48_Y14; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~144'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 11.754 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~3 22 COMB LAB_X48_Y14 2 " "Info: 22: + IC(0.397 ns) + CELL(0.414 ns) = 11.754 ns; Loc. = LAB_X48_Y14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.825 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~5 23 COMB LAB_X48_Y14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 11.825 ns; Loc. = LAB_X48_Y14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.896 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~7 24 COMB LAB_X48_Y14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 11.896 ns; Loc. = LAB_X48_Y14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.967 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~9 25 COMB LAB_X48_Y14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 11.967 ns; Loc. = LAB_X48_Y14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.038 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~11 26 COMB LAB_X48_Y14 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 12.038 ns; Loc. = LAB_X48_Y14; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.448 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~12 27 COMB LAB_X48_Y14 7 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 12.448 ns; Loc. = LAB_X48_Y14; Fanout = 7; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 13.500 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~150 28 COMB LAB_X49_Y16 3 " "Info: 28: + IC(0.902 ns) + CELL(0.150 ns) = 13.500 ns; Loc. = LAB_X49_Y16; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~150'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 14.311 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~3 29 COMB LAB_X49_Y16 2 " "Info: 29: + IC(0.397 ns) + CELL(0.414 ns) = 14.311 ns; Loc. = LAB_X49_Y16; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.382 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~5 30 COMB LAB_X49_Y16 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 14.382 ns; Loc. = LAB_X49_Y16; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.453 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~7 31 COMB LAB_X49_Y16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 14.453 ns; Loc. = LAB_X49_Y16; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.524 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~9 32 COMB LAB_X49_Y16 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 14.524 ns; Loc. = LAB_X49_Y16; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.595 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~11 33 COMB LAB_X49_Y16 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 14.595 ns; Loc. = LAB_X49_Y16; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.666 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~13 34 COMB LAB_X49_Y16 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 14.666 ns; Loc. = LAB_X49_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.076 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~14 35 COMB LAB_X49_Y16 8 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 15.076 ns; Loc. = LAB_X49_Y16; Fanout = 8; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.150 ns) 15.841 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~157 36 COMB LAB_X48_Y16 1 " "Info: 36: + IC(0.615 ns) + CELL(0.150 ns) = 15.841 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~157'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 16.652 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~3 37 COMB LAB_X48_Y16 1 " "Info: 37: + IC(0.397 ns) + CELL(0.414 ns) = 16.652 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.723 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~5 38 COMB LAB_X48_Y16 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 16.723 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.794 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~7 39 COMB LAB_X48_Y16 1 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 16.794 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.865 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~9 40 COMB LAB_X48_Y16 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 16.865 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.936 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~11 41 COMB LAB_X48_Y16 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 16.936 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.007 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~13 42 COMB LAB_X48_Y16 1 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 17.007 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.078 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~15 43 COMB LAB_X48_Y16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 17.078 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.488 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~16 44 COMB LAB_X48_Y16 1 " "Info: 44: + IC(0.000 ns) + CELL(0.410 ns) = 17.488 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 18.053 ns pipeexe:exe_stage\|alu:al_unit\|Mux31~7 45 COMB LAB_X48_Y16 1 " "Info: 45: + IC(0.415 ns) + CELL(0.150 ns) = 18.053 ns; Loc. = LAB_X48_Y16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|Mux31~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 } "NODE_NAME" } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.420 ns) 19.368 ns pipeexe:exe_stage\|alu:al_unit\|Mux31~8 46 COMB LAB_X44_Y17 2 " "Info: 46: + IC(0.895 ns) + CELL(0.420 ns) = 19.368 ns; Loc. = LAB_X44_Y17; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|Mux31~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 } "NODE_NAME" } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 19.933 ns pipeid:id_stage\|mux4x32:alu_b\|Mux31~21 47 COMB LAB_X44_Y17 2 " "Info: 47: + IC(0.290 ns) + CELL(0.275 ns) = 19.933 ns; Loc. = LAB_X44_Y17; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:alu_b\|Mux31~21'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 20.498 ns pipeid:id_stage\|mux4x32:alu_b\|Mux31~22 48 COMB LAB_X44_Y17 2 " "Info: 48: + IC(0.415 ns) + CELL(0.150 ns) = 20.498 ns; Loc. = LAB_X44_Y17; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:alu_b\|Mux31~22'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_b|Mux31~22 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 21.063 ns pipeid:id_stage\|WideNor0~20 49 COMB LAB_X44_Y17 4 " "Info: 49: + IC(0.127 ns) + CELL(0.438 ns) = 21.063 ns; Loc. = LAB_X44_Y17; Fanout = 4; COMB Node = 'pipeid:id_stage\|WideNor0~20'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeid:id_stage|mux4x32:alu_b|Mux31~22 pipeid:id_stage|WideNor0~20 } "NODE_NAME" } } { "source/pipeid.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeid.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 21.628 ns pipeid:id_stage\|pipeidcu:cu\|pcsource\[0\]~8 50 COMB LAB_X44_Y17 45 " "Info: 50: + IC(0.290 ns) + CELL(0.275 ns) = 21.628 ns; Loc. = LAB_X44_Y17; Fanout = 45; COMB Node = 'pipeid:id_stage\|pipeidcu:cu\|pcsource\[0\]~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 } "NODE_NAME" } } { "source/pipeidcu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeidcu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.150 ns) 22.954 ns pipeif:if_stage\|mux4x32:next_pc\|Mux0~0 51 COMB LAB_X40_Y19 1 " "Info: 51: + IC(1.176 ns) + CELL(0.150 ns) = 22.954 ns; Loc. = LAB_X40_Y19; Fanout = 1; COMB Node = 'pipeif:if_stage\|mux4x32:next_pc\|Mux0~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux0~0 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 23.519 ns pipeif:if_stage\|mux4x32:next_pc\|Mux0~1 52 COMB LAB_X40_Y19 1 " "Info: 52: + IC(0.415 ns) + CELL(0.150 ns) = 23.519 ns; Loc. = LAB_X40_Y19; Fanout = 1; COMB Node = 'pipeif:if_stage\|mux4x32:next_pc\|Mux0~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { pipeif:if_stage|mux4x32:next_pc|Mux0~0 pipeif:if_stage|mux4x32:next_pc|Mux0~1 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 23.603 ns pipepc:prog_cnt\|dffe32:program_counter\|q\[31\] 53 REG LAB_X40_Y19 1 " "Info: 53: + IC(0.000 ns) + CELL(0.084 ns) = 23.603 ns; Loc. = LAB_X40_Y19; Fanout = 1; REG Node = 'pipepc:prog_cnt\|dffe32:program_counter\|q\[31\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipeif:if_stage|mux4x32:next_pc|Mux0~1 pipepc:prog_cnt|dffe32:program_counter|q[31] } "NODE_NAME" } } { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.440 ns ( 44.23 % ) " "Info: Total cell delay = 10.440 ns ( 44.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.163 ns ( 55.77 % ) " "Info: Total interconnect delay = 13.163 ns ( 55.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.603 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[7]~39 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~76 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~77 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~139 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~157 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_b|Mux31~22 pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux0~0 pipeif:if_stage|mux4x32:next_pc|Mux0~1 pipepc:prog_cnt|dffe32:program_counter|q[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 29% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info: Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "91 " "Warning: Found 91 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[0\] 0 " "Info: Pin \"seven\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[1\] 0 " "Info: Pin \"seven\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[2\] 0 " "Info: Pin \"seven\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[3\] 0 " "Info: Pin \"seven\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[4\] 0 " "Info: Pin \"seven\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[5\] 0 " "Info: Pin \"seven\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[6\] 0 " "Info: Pin \"seven\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[7\] 0 " "Info: Pin \"seven\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[8\] 0 " "Info: Pin \"seven\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[9\] 0 " "Info: Pin \"seven\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[10\] 0 " "Info: Pin \"seven\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[11\] 0 " "Info: Pin \"seven\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[12\] 0 " "Info: Pin \"seven\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[13\] 0 " "Info: Pin \"seven\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[14\] 0 " "Info: Pin \"seven\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[15\] 0 " "Info: Pin \"seven\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[16\] 0 " "Info: Pin \"seven\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[17\] 0 " "Info: Pin \"seven\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[18\] 0 " "Info: Pin \"seven\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[19\] 0 " "Info: Pin \"seven\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[20\] 0 " "Info: Pin \"seven\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[21\] 0 " "Info: Pin \"seven\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[22\] 0 " "Info: Pin \"seven\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[23\] 0 " "Info: Pin \"seven\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[24\] 0 " "Info: Pin \"seven\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[25\] 0 " "Info: Pin \"seven\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[26\] 0 " "Info: Pin \"seven\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[27\] 0 " "Info: Pin \"seven\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[28\] 0 " "Info: Pin \"seven\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[29\] 0 " "Info: Pin \"seven\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[30\] 0 " "Info: Pin \"seven\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[31\] 0 " "Info: Pin \"seven\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[32\] 0 " "Info: Pin \"seven\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[33\] 0 " "Info: Pin \"seven\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[34\] 0 " "Info: Pin \"seven\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[35\] 0 " "Info: Pin \"seven\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[36\] 0 " "Info: Pin \"seven\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[37\] 0 " "Info: Pin \"seven\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[38\] 0 " "Info: Pin \"seven\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[39\] 0 " "Info: Pin \"seven\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[40\] 0 " "Info: Pin \"seven\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[41\] 0 " "Info: Pin \"seven\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[42\] 0 " "Info: Pin \"seven\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[43\] 0 " "Info: Pin \"seven\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[44\] 0 " "Info: Pin \"seven\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[45\] 0 " "Info: Pin \"seven\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[46\] 0 " "Info: Pin \"seven\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[47\] 0 " "Info: Pin \"seven\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[48\] 0 " "Info: Pin \"seven\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[49\] 0 " "Info: Pin \"seven\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[50\] 0 " "Info: Pin \"seven\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[51\] 0 " "Info: Pin \"seven\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[52\] 0 " "Info: Pin \"seven\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[53\] 0 " "Info: Pin \"seven\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[54\] 0 " "Info: Pin \"seven\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven\[55\] 0 " "Info: Pin \"seven\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Info: Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Info: Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Info: Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[3\] 0 " "Info: Pin \"vga_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[4\] 0 " "Info: Pin \"vga_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[5\] 0 " "Info: Pin \"vga_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[6\] 0 " "Info: Pin \"vga_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[7\] 0 " "Info: Pin \"vga_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[8\] 0 " "Info: Pin \"vga_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[9\] 0 " "Info: Pin \"vga_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Info: Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Info: Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Info: Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[3\] 0 " "Info: Pin \"vga_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[4\] 0 " "Info: Pin \"vga_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[5\] 0 " "Info: Pin \"vga_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[6\] 0 " "Info: Pin \"vga_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[7\] 0 " "Info: Pin \"vga_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[8\] 0 " "Info: Pin \"vga_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[9\] 0 " "Info: Pin \"vga_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Info: Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Info: Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Info: Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[3\] 0 " "Info: Pin \"vga_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[4\] 0 " "Info: Pin \"vga_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[5\] 0 " "Info: Pin \"vga_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[6\] 0 " "Info: Pin \"vga_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[7\] 0 " "Info: Pin \"vga_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[8\] 0 " "Info: Pin \"vga_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[9\] 0 " "Info: Pin \"vga_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_vga 0 " "Info: Pin \"clk_vga\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Info: Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Info: Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK_N 0 " "Info: Pin \"VGA_BLANK_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC_N 0 " "Info: Pin \"VGA_SYNC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "10 " "Warning: Following 10 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven\[15\] GND " "Info: Pin seven\[15\] has GND driving its datain port" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { seven[15] } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven\[15\]" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seven[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven\[21\] VCC " "Info: Pin seven\[21\] has VCC driving its datain port" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { seven[21] } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven\[21\]" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seven[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven\[22\] VCC " "Info: Pin seven\[22\] has VCC driving its datain port" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { seven[22] } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven\[22\]" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seven[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven\[23\] VCC " "Info: Pin seven\[23\] has VCC driving its datain port" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { seven[23] } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven\[23\]" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seven[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven\[24\] VCC " "Info: Pin seven\[24\] has VCC driving its datain port" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { seven[24] } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven\[24\]" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seven[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven\[25\] VCC " "Info: Pin seven\[25\] has VCC driving its datain port" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { seven[25] } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven\[25\]" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seven[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven\[26\] VCC " "Info: Pin seven\[26\] has VCC driving its datain port" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { seven[26] } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven\[26\]" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seven[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seven\[27\] VCC " "Info: Pin seven\[27\] has VCC driving its datain port" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { seven[27] } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven\[27\]" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seven[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_BLANK_N GND " "Info: Pin VGA_BLANK_N has GND driving its datain port" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { VGA_BLANK_N } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 7 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_BLANK_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_N GND " "Info: Pin VGA_SYNC_N has GND driving its datain port" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { VGA_SYNC_N } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 7 -1 0 } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/pipelined_computer.fit.smsg " "Info: Generated suppressed messages file F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/pipelined_computer.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Info: Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 20:29:35 2017 " "Info: Processing ended: Tue May 23 20:29:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Info: Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 20:29:36 2017 " "Info: Processing started: Tue May 23 20:29:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 20:29:39 2017 " "Info: Processing ended: Tue May 23 20:29:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 20:29:40 2017 " "Info: Processing started: Tue May 23 20:29:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 register vga_display:vga_d\|vga:screen\|x_cnt\[3\] register vga_display:vga_d\|vga:screen\|hsync 7.105 ns " "Info: Slack time is 7.105 ns for clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" between source register \"vga_display:vga_d\|vga:screen\|x_cnt\[3\]\" and destination register \"vga_display:vga_d\|vga:screen\|hsync\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "413.56 MHz 2.418 ns " "Info: Fmax is 413.56 MHz (period= 2.418 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.309 ns + Largest register register " "Info: + Largest register to register requirement is 9.309 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.523 ns + " "Info: + Setup relationship between source and destination is 9.523 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.165 ns " "Info: + Latch edge is 7.165 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 9.523 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" is 9.523 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 9.523 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" is 9.523 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 destination 2.662 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns vga_display:vga_d\|vga:screen\|hsync 3 REG LCFF_X20_Y35_N31 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X20_Y35_N31; Fanout = 3; REG Node = 'vga_display:vga_d\|vga:screen\|hsync'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 source 2.662 ns - Longest register " "Info: - Longest clock path from clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns vga_display:vga_d\|vga:screen\|x_cnt\[3\] 3 REG LCFF_X20_Y35_N7 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X20_Y35_N7; Fanout = 3; REG Node = 'vga_display:vga_d\|vga:screen\|x_cnt\[3\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|x_cnt[3] } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|x_cnt[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|x_cnt[3] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|x_cnt[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|x_cnt[3] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|x_cnt[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|x_cnt[3] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.204 ns - Longest register register " "Info: - Longest register to register delay is 2.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|x_cnt\[3\] 1 REG LCFF_X20_Y35_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y35_N7; Fanout = 3; REG Node = 'vga_display:vga_d\|vga:screen\|x_cnt\[3\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|x_cnt[3] } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.398 ns) 0.742 ns vga_display:vga_d\|vga:screen\|Equal3~0 2 COMB LCCOMB_X20_Y35_N26 1 " "Info: 2: + IC(0.344 ns) + CELL(0.398 ns) = 0.742 ns; Loc. = LCCOMB_X20_Y35_N26; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|Equal3~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { vga_display:vga_d|vga:screen|x_cnt[3] vga_display:vga_d|vga:screen|Equal3~0 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.416 ns) 1.406 ns vga_display:vga_d\|vga:screen\|Equal3~1 3 COMB LCCOMB_X20_Y35_N24 1 " "Info: 3: + IC(0.248 ns) + CELL(0.416 ns) = 1.406 ns; Loc. = LCCOMB_X20_Y35_N24; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|Equal3~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { vga_display:vga_d|vga:screen|Equal3~0 vga_display:vga_d|vga:screen|Equal3~1 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.438 ns) 2.120 ns vga_display:vga_d\|vga:screen\|hsync~3 4 COMB LCCOMB_X20_Y35_N30 1 " "Info: 4: + IC(0.276 ns) + CELL(0.438 ns) = 2.120 ns; Loc. = LCCOMB_X20_Y35_N30; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|hsync~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { vga_display:vga_d|vga:screen|Equal3~1 vga_display:vga_d|vga:screen|hsync~3 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.204 ns vga_display:vga_d\|vga:screen\|hsync 5 REG LCFF_X20_Y35_N31 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.204 ns; Loc. = LCFF_X20_Y35_N31; Fanout = 3; REG Node = 'vga_display:vga_d\|vga:screen\|hsync'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_display:vga_d|vga:screen|hsync~3 vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 60.62 % ) " "Info: Total cell delay = 1.336 ns ( 60.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.868 ns ( 39.38 % ) " "Info: Total interconnect delay = 0.868 ns ( 39.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { vga_display:vga_d|vga:screen|x_cnt[3] vga_display:vga_d|vga:screen|Equal3~0 vga_display:vga_d|vga:screen|Equal3~1 vga_display:vga_d|vga:screen|hsync~3 vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.204 ns" { vga_display:vga_d|vga:screen|x_cnt[3] {} vga_display:vga_d|vga:screen|Equal3~0 {} vga_display:vga_d|vga:screen|Equal3~1 {} vga_display:vga_d|vga:screen|hsync~3 {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 0.344ns 0.248ns 0.276ns 0.000ns } { 0.000ns 0.398ns 0.416ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|x_cnt[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|x_cnt[3] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { vga_display:vga_d|vga:screen|x_cnt[3] vga_display:vga_d|vga:screen|Equal3~0 vga_display:vga_d|vga:screen|Equal3~1 vga_display:vga_d|vga:screen|hsync~3 vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.204 ns" { vga_display:vga_d|vga:screen|x_cnt[3] {} vga_display:vga_d|vga:screen|Equal3~0 {} vga_display:vga_d|vga:screen|Equal3~1 {} vga_display:vga_d|vga:screen|hsync~3 {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 0.344ns 0.248ns 0.276ns 0.000ns } { 0.000ns 0.398ns 0.416ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register pipedereg:de_reg\|ealuimm register pipepc:prog_cnt\|dffe32:program_counter\|q\[4\] -1.723 ns " "Info: Slack time is -1.723 ns for clock \"clock\" between source register \"pipedereg:de_reg\|ealuimm\" and destination register \"pipepc:prog_cnt\|dffe32:program_counter\|q\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "46.03 MHz 21.723 ns " "Info: Fmax is 46.03 MHz (period= 21.723 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.786 ns + Largest register register " "Info: + Largest register to register requirement is 19.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1483 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1483; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns pipepc:prog_cnt\|dffe32:program_counter\|q\[4\] 3 REG LCFF_X43_Y16_N27 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X43_Y16_N27; Fanout = 3; REG Node = 'pipepc:prog_cnt\|dffe32:program_counter\|q\[4\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[4] } "NODE_NAME" } } { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[4] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|dffe32:program_counter|q[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1483 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1483; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns pipedereg:de_reg\|ealuimm 3 REG LCFF_X46_Y16_N1 103 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X46_Y16_N1; Fanout = 103; REG Node = 'pipedereg:de_reg\|ealuimm'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ealuimm {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[4] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|dffe32:program_counter|q[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ealuimm {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[4] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|dffe32:program_counter|q[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ealuimm {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.509 ns - Longest register register " "Info: - Longest register to register delay is 21.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipedereg:de_reg\|ealuimm 1 REG LCFF_X46_Y16_N1 103 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y16_N1; Fanout = 103; REG Node = 'pipedereg:de_reg\|ealuimm'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.150 ns) 1.154 ns pipeexe:exe_stage\|mux2x32:alu_inb\|y\[4\]~40 2 COMB LCCOMB_X43_Y16_N10 84 " "Info: 2: + IC(1.004 ns) + CELL(0.150 ns) = 1.154 ns; Loc. = LCCOMB_X43_Y16_N10; Fanout = 84; COMB Node = 'pipeexe:exe_stage\|mux2x32:alu_inb\|y\[4\]~40'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[4]~40 } "NODE_NAME" } } { "source/mux2x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux2x32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.438 ns) 2.591 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~128 3 COMB LCCOMB_X46_Y17_N22 1 " "Info: 3: + IC(0.999 ns) + CELL(0.438 ns) = 2.591 ns; Loc. = LCCOMB_X46_Y17_N22; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~128'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { pipeexe:exe_stage|mux2x32:alu_inb|y[4]~40 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~128 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 2.992 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~129 4 COMB LCCOMB_X46_Y17_N28 2 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 2.992 ns; Loc. = LCCOMB_X46_Y17_N28; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~129'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~128 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~129 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 3.408 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~78 5 COMB LCCOMB_X46_Y17_N0 2 " "Info: 5: + IC(0.266 ns) + CELL(0.150 ns) = 3.408 ns; Loc. = LCCOMB_X46_Y17_N0; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~78'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~129 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 3.815 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~131 6 COMB LCCOMB_X46_Y17_N26 3 " "Info: 6: + IC(0.257 ns) + CELL(0.150 ns) = 3.815 ns; Loc. = LCCOMB_X46_Y17_N26; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~131'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.393 ns) 4.480 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~3 7 COMB LCCOMB_X46_Y17_N12 2 " "Info: 7: + IC(0.272 ns) + CELL(0.393 ns) = 4.480 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.639 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~5 8 COMB LCCOMB_X46_Y17_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 4.639 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.049 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~6 9 COMB LCCOMB_X46_Y17_N16 4 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 5.049 ns; Loc. = LCCOMB_X46_Y17_N16; Fanout = 4; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.150 ns) 6.200 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~135 10 COMB LCCOMB_X47_Y14_N0 3 " "Info: 10: + IC(1.001 ns) + CELL(0.150 ns) = 6.200 ns; Loc. = LCCOMB_X47_Y14_N0; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[16\]~135'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.393 ns) 6.849 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~3 11 COMB LCCOMB_X47_Y14_N8 2 " "Info: 11: + IC(0.256 ns) + CELL(0.393 ns) = 6.849 ns; Loc. = LCCOMB_X47_Y14_N8; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.259 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~4 12 COMB LCCOMB_X47_Y14_N10 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 7.259 ns; Loc. = LCCOMB_X47_Y14_N10; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~4 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.438 ns) 8.149 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[26\]~137 13 COMB LCCOMB_X48_Y14_N16 3 " "Info: 13: + IC(0.452 ns) + CELL(0.438 ns) = 8.149 ns; Loc. = LCCOMB_X48_Y14_N16; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[26\]~137'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~4 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[26]~137 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.414 ns) 9.014 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~7 14 COMB LCCOMB_X47_Y14_N26 2 " "Info: 14: + IC(0.451 ns) + CELL(0.414 ns) = 9.014 ns; Loc. = LCCOMB_X47_Y14_N26; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[26]~137 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.085 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~9 15 COMB LCCOMB_X47_Y14_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.085 ns; Loc. = LCCOMB_X47_Y14_N28; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.495 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~10 16 COMB LCCOMB_X47_Y14_N30 6 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 9.495 ns; Loc. = LCCOMB_X47_Y14_N30; Fanout = 6; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.275 ns) 10.216 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~144 17 COMB LCCOMB_X48_Y14_N26 3 " "Info: 17: + IC(0.446 ns) + CELL(0.275 ns) = 10.216 ns; Loc. = LCCOMB_X48_Y14_N26; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~144'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.393 ns) 10.875 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~3 18 COMB LCCOMB_X48_Y14_N4 2 " "Info: 18: + IC(0.266 ns) + CELL(0.393 ns) = 10.875 ns; Loc. = LCCOMB_X48_Y14_N4; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.946 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~5 19 COMB LCCOMB_X48_Y14_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 10.946 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.017 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~7 20 COMB LCCOMB_X48_Y14_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 11.017 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.088 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~9 21 COMB LCCOMB_X48_Y14_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 11.088 ns; Loc. = LCCOMB_X48_Y14_N10; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.159 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~11 22 COMB LCCOMB_X48_Y14_N12 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 11.159 ns; Loc. = LCCOMB_X48_Y14_N12; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.569 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~12 23 COMB LCCOMB_X48_Y14_N14 7 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 11.569 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 7; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.150 ns) 12.516 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~150 24 COMB LCCOMB_X49_Y16_N0 3 " "Info: 24: + IC(0.797 ns) + CELL(0.150 ns) = 12.516 ns; Loc. = LCCOMB_X49_Y16_N0; Fanout = 3; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[40\]~150'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 13.161 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~3 25 COMB LCCOMB_X49_Y16_N8 2 " "Info: 25: + IC(0.252 ns) + CELL(0.393 ns) = 13.161 ns; Loc. = LCCOMB_X49_Y16_N8; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.232 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~5 26 COMB LCCOMB_X49_Y16_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 13.232 ns; Loc. = LCCOMB_X49_Y16_N10; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.303 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~7 27 COMB LCCOMB_X49_Y16_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 13.303 ns; Loc. = LCCOMB_X49_Y16_N12; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.462 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~9 28 COMB LCCOMB_X49_Y16_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 13.462 ns; Loc. = LCCOMB_X49_Y16_N14; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.533 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~11 29 COMB LCCOMB_X49_Y16_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 13.533 ns; Loc. = LCCOMB_X49_Y16_N16; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.604 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~13 30 COMB LCCOMB_X49_Y16_N18 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 13.604 ns; Loc. = LCCOMB_X49_Y16_N18; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.014 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~14 31 COMB LCCOMB_X49_Y16_N20 8 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 14.014 ns; Loc. = LCCOMB_X49_Y16_N20; Fanout = 8; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.275 ns) 14.581 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[50\]~155 32 COMB LCCOMB_X49_Y16_N4 1 " "Info: 32: + IC(0.292 ns) + CELL(0.275 ns) = 14.581 ns; Loc. = LCCOMB_X49_Y16_N4; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[50\]~155'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[50]~155 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.414 ns) 15.460 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~7 33 COMB LCCOMB_X48_Y16_N6 1 " "Info: 33: + IC(0.465 ns) + CELL(0.414 ns) = 15.460 ns; Loc. = LCCOMB_X48_Y16_N6; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[50]~155 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.531 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~9 34 COMB LCCOMB_X48_Y16_N8 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 15.531 ns; Loc. = LCCOMB_X48_Y16_N8; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.602 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~11 35 COMB LCCOMB_X48_Y16_N10 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 15.602 ns; Loc. = LCCOMB_X48_Y16_N10; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.673 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~13 36 COMB LCCOMB_X48_Y16_N12 1 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 15.673 ns; Loc. = LCCOMB_X48_Y16_N12; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.832 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~15 37 COMB LCCOMB_X48_Y16_N14 1 " "Info: 37: + IC(0.000 ns) + CELL(0.159 ns) = 15.832 ns; Loc. = LCCOMB_X48_Y16_N14; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.242 ns pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~16 38 COMB LCCOMB_X48_Y16_N16 1 " "Info: 38: + IC(0.000 ns) + CELL(0.410 ns) = 16.242 ns; Loc. = LCCOMB_X48_Y16_N16; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\|lpm_divide_5dm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 16.766 ns pipeexe:exe_stage\|alu:al_unit\|Mux31~7 39 COMB LCCOMB_X48_Y16_N30 1 " "Info: 39: + IC(0.249 ns) + CELL(0.275 ns) = 16.766 ns; Loc. = LCCOMB_X48_Y16_N30; Fanout = 1; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|Mux31~7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 } "NODE_NAME" } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.150 ns) 17.871 ns pipeexe:exe_stage\|alu:al_unit\|Mux31~8 40 COMB LCCOMB_X44_Y17_N2 2 " "Info: 40: + IC(0.955 ns) + CELL(0.150 ns) = 17.871 ns; Loc. = LCCOMB_X44_Y17_N2; Fanout = 2; COMB Node = 'pipeexe:exe_stage\|alu:al_unit\|Mux31~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 } "NODE_NAME" } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/alu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 18.271 ns pipeid:id_stage\|mux4x32:alu_b\|Mux31~21 41 COMB LCCOMB_X44_Y17_N10 2 " "Info: 41: + IC(0.250 ns) + CELL(0.150 ns) = 18.271 ns; Loc. = LCCOMB_X44_Y17_N10; Fanout = 2; COMB Node = 'pipeid:id_stage\|mux4x32:alu_b\|Mux31~21'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 18.669 ns pipeid:id_stage\|mux4x32:alu_a\|Mux31~22 42 COMB LCCOMB_X44_Y17_N24 3 " "Info: 42: + IC(0.248 ns) + CELL(0.150 ns) = 18.669 ns; Loc. = LCCOMB_X44_Y17_N24; Fanout = 3; COMB Node = 'pipeid:id_stage\|mux4x32:alu_a\|Mux31~22'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_a|Mux31~22 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 19.381 ns pipeid:id_stage\|WideNor0~20 43 COMB LCCOMB_X44_Y17_N26 4 " "Info: 43: + IC(0.274 ns) + CELL(0.438 ns) = 19.381 ns; Loc. = LCCOMB_X44_Y17_N26; Fanout = 4; COMB Node = 'pipeid:id_stage\|WideNor0~20'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { pipeid:id_stage|mux4x32:alu_a|Mux31~22 pipeid:id_stage|WideNor0~20 } "NODE_NAME" } } { "source/pipeid.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeid.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 19.794 ns pipeid:id_stage\|pipeidcu:cu\|pcsource\[0\]~8 44 COMB LCCOMB_X44_Y17_N0 45 " "Info: 44: + IC(0.263 ns) + CELL(0.150 ns) = 19.794 ns; Loc. = LCCOMB_X44_Y17_N0; Fanout = 45; COMB Node = 'pipeid:id_stage\|pipeidcu:cu\|pcsource\[0\]~8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 } "NODE_NAME" } } { "source/pipeidcu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeidcu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.275 ns) 20.889 ns pipeif:if_stage\|mux4x32:next_pc\|Mux27~0 45 COMB LCCOMB_X43_Y16_N8 1 " "Info: 45: + IC(0.820 ns) + CELL(0.275 ns) = 20.889 ns; Loc. = LCCOMB_X43_Y16_N8; Fanout = 1; COMB Node = 'pipeif:if_stage\|mux4x32:next_pc\|Mux27~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux27~0 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 21.425 ns pipeif:if_stage\|mux4x32:next_pc\|Mux27~1 46 COMB LCCOMB_X43_Y16_N26 1 " "Info: 46: + IC(0.261 ns) + CELL(0.275 ns) = 21.425 ns; Loc. = LCCOMB_X43_Y16_N26; Fanout = 1; COMB Node = 'pipeif:if_stage\|mux4x32:next_pc\|Mux27~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { pipeif:if_stage|mux4x32:next_pc|Mux27~0 pipeif:if_stage|mux4x32:next_pc|Mux27~1 } "NODE_NAME" } } { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/mux4x32.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 21.509 ns pipepc:prog_cnt\|dffe32:program_counter\|q\[4\] 47 REG LCFF_X43_Y16_N27 3 " "Info: 47: + IC(0.000 ns) + CELL(0.084 ns) = 21.509 ns; Loc. = LCFF_X43_Y16_N27; Fanout = 3; REG Node = 'pipepc:prog_cnt\|dffe32:program_counter\|q\[4\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipeif:if_stage|mux4x32:next_pc|Mux27~1 pipepc:prog_cnt|dffe32:program_counter|q[4] } "NODE_NAME" } } { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/diffe32.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.462 ns ( 48.64 % ) " "Info: Total cell delay = 10.462 ns ( 48.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.047 ns ( 51.36 % ) " "Info: Total interconnect delay = 11.047 ns ( 51.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.509 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[4]~40 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~128 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~129 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~4 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[26]~137 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[50]~155 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_a|Mux31~22 pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux27~0 pipeif:if_stage|mux4x32:next_pc|Mux27~1 pipepc:prog_cnt|dffe32:program_counter|q[4] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.509 ns" { pipedereg:de_reg|ealuimm {} pipeexe:exe_stage|mux2x32:alu_inb|y[4]~40 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~128 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~129 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~4 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[26]~137 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[50]~155 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 {} pipeexe:exe_stage|alu:al_unit|Mux31~7 {} pipeexe:exe_stage|alu:al_unit|Mux31~8 {} pipeid:id_stage|mux4x32:alu_b|Mux31~21 {} pipeid:id_stage|mux4x32:alu_a|Mux31~22 {} pipeid:id_stage|WideNor0~20 {} pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 {} pipeif:if_stage|mux4x32:next_pc|Mux27~0 {} pipeif:if_stage|mux4x32:next_pc|Mux27~1 {} pipepc:prog_cnt|dffe32:program_counter|q[4] {} } { 0.000ns 1.004ns 0.999ns 0.251ns 0.266ns 0.257ns 0.272ns 0.000ns 0.000ns 1.001ns 0.256ns 0.000ns 0.452ns 0.451ns 0.000ns 0.000ns 0.446ns 0.266ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.797ns 0.252ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.292ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.249ns 0.955ns 0.250ns 0.248ns 0.274ns 0.263ns 0.820ns 0.261ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.393ns 0.159ns 0.410ns 0.150ns 0.393ns 0.410ns 0.438ns 0.414ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.438ns 0.150ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl pipepc:prog_cnt|dffe32:program_counter|q[4] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock {} clock~combout {} clock~clkctrl {} pipepc:prog_cnt|dffe32:program_counter|q[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl pipedereg:de_reg|ealuimm } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ealuimm {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.509 ns" { pipedereg:de_reg|ealuimm pipeexe:exe_stage|mux2x32:alu_inb|y[4]~40 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~128 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~129 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~4 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[26]~137 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[50]~155 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 pipeexe:exe_stage|alu:al_unit|Mux31~7 pipeexe:exe_stage|alu:al_unit|Mux31~8 pipeid:id_stage|mux4x32:alu_b|Mux31~21 pipeid:id_stage|mux4x32:alu_a|Mux31~22 pipeid:id_stage|WideNor0~20 pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 pipeif:if_stage|mux4x32:next_pc|Mux27~0 pipeif:if_stage|mux4x32:next_pc|Mux27~1 pipepc:prog_cnt|dffe32:program_counter|q[4] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.509 ns" { pipedereg:de_reg|ealuimm {} pipeexe:exe_stage|mux2x32:alu_inb|y[4]~40 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~128 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~129 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~78 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~131 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~135 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~4 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[26]~137 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~144 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~150 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~3 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[50]~155 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15 {} pipeexe:exe_stage|alu:al_unit|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16 {} pipeexe:exe_stage|alu:al_unit|Mux31~7 {} pipeexe:exe_stage|alu:al_unit|Mux31~8 {} pipeid:id_stage|mux4x32:alu_b|Mux31~21 {} pipeid:id_stage|mux4x32:alu_a|Mux31~22 {} pipeid:id_stage|WideNor0~20 {} pipeid:id_stage|pipeidcu:cu|pcsource[0]~8 {} pipeif:if_stage|mux4x32:next_pc|Mux27~0 {} pipeif:if_stage|mux4x32:next_pc|Mux27~1 {} pipepc:prog_cnt|dffe32:program_counter|q[4] {} } { 0.000ns 1.004ns 0.999ns 0.251ns 0.266ns 0.257ns 0.272ns 0.000ns 0.000ns 1.001ns 0.256ns 0.000ns 0.452ns 0.451ns 0.000ns 0.000ns 0.446ns 0.266ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.797ns 0.252ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.292ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.249ns 0.955ns 0.250ns 0.248ns 0.274ns 0.263ns 0.820ns 0.261ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.150ns 0.150ns 0.150ns 0.393ns 0.159ns 0.410ns 0.150ns 0.393ns 0.410ns 0.438ns 0.414ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.438ns 0.150ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clock' 15319 " "Warning: Can't achieve timing requirement Clock Setup: 'clock' along 15319 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 register vga_display:vga_d\|vga:screen\|hsync register vga_display:vga_d\|vga:screen\|hsync 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" between source register \"vga_display:vga_d\|vga:screen\|hsync\" and destination register \"vga_display:vga_d\|vga:screen\|hsync\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|hsync 1 REG LCFF_X20_Y35_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y35_N31; Fanout = 3; REG Node = 'vga_display:vga_d\|vga:screen\|hsync'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_display:vga_d\|vga:screen\|hsync~3 2 COMB LCCOMB_X20_Y35_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X20_Y35_N30; Fanout = 1; COMB Node = 'vga_display:vga_d\|vga:screen\|hsync~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_display:vga_d|vga:screen|hsync vga_display:vga_d|vga:screen|hsync~3 } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_display:vga_d\|vga:screen\|hsync 3 REG LCFF_X20_Y35_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X20_Y35_N31; Fanout = 3; REG Node = 'vga_display:vga_d\|vga:screen\|hsync'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_display:vga_d|vga:screen|hsync~3 vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_display:vga_d|vga:screen|hsync vga_display:vga_d|vga:screen|hsync~3 vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_display:vga_d|vga:screen|hsync {} vga_display:vga_d|vga:screen|hsync~3 {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 9.523 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" is 9.523 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 9.523 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" is 9.523 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 destination 2.662 ns + Longest register " "Info: + Longest clock path from clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns vga_display:vga_d\|vga:screen\|hsync 3 REG LCFF_X20_Y35_N31 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X20_Y35_N31; Fanout = 3; REG Node = 'vga_display:vga_d\|vga:screen\|hsync'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 source 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns vga_display:vga_d\|vga:screen\|hsync 3 REG LCFF_X20_Y35_N31 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X20_Y35_N31; Fanout = 3; REG Node = 'vga_display:vga_d\|vga:screen\|hsync'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_display:vga_d|vga:screen|hsync vga_display:vga_d|vga:screen|hsync~3 vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_display:vga_d|vga:screen|hsync {} vga_display:vga_d|vga:screen|hsync~3 {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl vga_display:vga_d|vga:screen|hsync } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0 {} vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component|_clk0~clkctrl {} vga_display:vga_d|vga:screen|hsync {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register pipedereg:de_reg\|ewmem register pipeemreg:em_reg\|mwmem 520 ps " "Info: Minimum slack time is 520 ps for clock \"clock\" between source register \"pipedereg:de_reg\|ewmem\" and destination register \"pipeemreg:em_reg\|mwmem\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.536 ns + Shortest register register " "Info: + Shortest register to register delay is 0.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipedereg:de_reg\|ewmem 1 REG LCFF_X49_Y17_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y17_N29; Fanout = 1; REG Node = 'pipedereg:de_reg\|ewmem'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipedereg:de_reg|ewmem } "NODE_NAME" } } { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.149 ns) 0.452 ns pipeemreg:em_reg\|mwmem~feeder 2 COMB LCCOMB_X49_Y17_N12 1 " "Info: 2: + IC(0.303 ns) + CELL(0.149 ns) = 0.452 ns; Loc. = LCCOMB_X49_Y17_N12; Fanout = 1; COMB Node = 'pipeemreg:em_reg\|mwmem~feeder'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { pipedereg:de_reg|ewmem pipeemreg:em_reg|mwmem~feeder } "NODE_NAME" } } { "source/pipeemreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeemreg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.536 ns pipeemreg:em_reg\|mwmem 3 REG LCFF_X49_Y17_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.536 ns; Loc. = LCFF_X49_Y17_N13; Fanout = 2; REG Node = 'pipeemreg:em_reg\|mwmem'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipeemreg:em_reg|mwmem~feeder pipeemreg:em_reg|mwmem } "NODE_NAME" } } { "source/pipeemreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeemreg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.47 % ) " "Info: Total cell delay = 0.233 ns ( 43.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.303 ns ( 56.53 % ) " "Info: Total interconnect delay = 0.303 ns ( 56.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { pipedereg:de_reg|ewmem pipeemreg:em_reg|mwmem~feeder pipeemreg:em_reg|mwmem } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { pipedereg:de_reg|ewmem {} pipeemreg:em_reg|mwmem~feeder {} pipeemreg:em_reg|mwmem {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1483 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1483; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns pipeemreg:em_reg\|mwmem 3 REG LCFF_X49_Y17_N13 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X49_Y17_N13; Fanout = 2; REG Node = 'pipeemreg:em_reg\|mwmem'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl pipeemreg:em_reg|mwmem } "NODE_NAME" } } { "source/pipeemreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeemreg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl pipeemreg:em_reg|mwmem } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mwmem {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.683 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1483 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1483; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns pipedereg:de_reg\|ewmem 3 REG LCFF_X49_Y17_N29 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X49_Y17_N29; Fanout = 1; REG Node = 'pipedereg:de_reg\|ewmem'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl pipedereg:de_reg|ewmem } "NODE_NAME" } } { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl pipedereg:de_reg|ewmem } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ewmem {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl pipeemreg:em_reg|mwmem } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mwmem {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl pipedereg:de_reg|ewmem } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ewmem {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipedereg.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "source/pipeemreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipeemreg.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl pipeemreg:em_reg|mwmem } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mwmem {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl pipedereg:de_reg|ewmem } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ewmem {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { pipedereg:de_reg|ewmem pipeemreg:em_reg|mwmem~feeder pipeemreg:em_reg|mwmem } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { pipedereg:de_reg|ewmem {} pipeemreg:em_reg|mwmem~feeder {} pipeemreg:em_reg|mwmem {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl pipeemreg:em_reg|mwmem } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} pipeemreg:em_reg|mwmem {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl pipedereg:de_reg|ewmem } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} pipedereg:de_reg|ewmem {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg1\[7\] sw\[15\] clock 4.795 ns register " "Info: tsu for register \"pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg1\[7\]\" (data pin = \"sw\[15\]\", clock pin = \"clock\") is 4.795 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.514 ns + Longest pin register " "Info: + Longest pin to register delay is 7.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns sw\[15\] 1 PIN PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'sw\[15\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[15] } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.449 ns) + CELL(0.149 ns) 7.430 ns pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg1\[7\]~feeder 2 COMB LCCOMB_X48_Y17_N24 1 " "Info: 2: + IC(6.449 ns) + CELL(0.149 ns) = 7.430 ns; Loc. = LCCOMB_X48_Y17_N24; Fanout = 1; COMB Node = 'pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg1\[7\]~feeder'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.598 ns" { sw[15] pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7]~feeder } "NODE_NAME" } } { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_input_reg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.514 ns pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg1\[7\] 3 REG LCFF_X48_Y17_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.514 ns; Loc. = LCFF_X48_Y17_N25; Fanout = 1; REG Node = 'pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg1\[7\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7]~feeder pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7] } "NODE_NAME" } } { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_input_reg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 14.17 % ) " "Info: Total cell delay = 1.065 ns ( 14.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.449 ns ( 85.83 % ) " "Info: Total interconnect delay = 6.449 ns ( 85.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.514 ns" { sw[15] pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7]~feeder pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.514 ns" { sw[15] {} sw[15]~combout {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7]~feeder {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7] {} } { 0.000ns 0.000ns 6.449ns 0.000ns } { 0.000ns 0.832ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_input_reg.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.683 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1483 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1483; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg1\[7\] 3 REG LCFF_X48_Y17_N25 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X48_Y17_N25; Fanout = 1; REG Node = 'pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg1\[7\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7] } "NODE_NAME" } } { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_input_reg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.514 ns" { sw[15] pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7]~feeder pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.514 ns" { sw[15] {} sw[15]~combout {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7]~feeder {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7] {} } { 0.000ns 0.000ns 6.449ns 0.000ns } { 0.000ns 0.832ns 0.149ns 0.084ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock seven\[7\] pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[7\] 14.799 ns register " "Info: tco from clock \"clock\" to destination pin \"seven\[7\]\" through register \"pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[7\]\" is 14.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.678 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1483 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1483; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[7\] 3 REG LCFF_X49_Y15_N13 7 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X49_Y15_N13; Fanout = 7; REG Node = 'pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[7\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clock~clkctrl pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] } "NODE_NAME" } } { "source/io_output_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_output_reg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clock clock~clkctrl pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clock {} clock~combout {} clock~clkctrl {} pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "source/io_output_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_output_reg.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.871 ns + Longest register pin " "Info: + Longest register to pin delay is 11.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[7\] 1 REG LCFF_X49_Y15_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y15_N13; Fanout = 7; REG Node = 'pipemem:mem_stage\|io_output_reg:io_output_regx2\|out_port2\[7\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] } "NODE_NAME" } } { "source/io_output_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_output_reg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.438 ns) 0.801 ns digit:seven_dig\|BCD:bcd2\|Ones~21 2 COMB LCCOMB_X49_Y15_N2 4 " "Info: 2: + IC(0.363 ns) + CELL(0.438 ns) = 0.801 ns; Loc. = LCCOMB_X49_Y15_N2; Fanout = 4; COMB Node = 'digit:seven_dig\|BCD:bcd2\|Ones~21'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] digit:seven_dig|BCD:bcd2|Ones~21 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/BCD.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.275 ns) 2.744 ns digit:seven_dig\|BCD:bcd2\|LessThan2~0 3 COMB LCCOMB_X25_Y15_N14 2 " "Info: 3: + IC(1.668 ns) + CELL(0.275 ns) = 2.744 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 2; COMB Node = 'digit:seven_dig\|BCD:bcd2\|LessThan2~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.943 ns" { digit:seven_dig|BCD:bcd2|Ones~21 digit:seven_dig|BCD:bcd2|LessThan2~0 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/BCD.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.270 ns digit:seven_dig\|BCD:bcd2\|Add4~0 4 COMB LCCOMB_X25_Y15_N0 4 " "Info: 4: + IC(0.255 ns) + CELL(0.271 ns) = 3.270 ns; Loc. = LCCOMB_X25_Y15_N0; Fanout = 4; COMB Node = 'digit:seven_dig\|BCD:bcd2\|Add4~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { digit:seven_dig|BCD:bcd2|LessThan2~0 digit:seven_dig|BCD:bcd2|Add4~0 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/BCD.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.416 ns) 3.960 ns digit:seven_dig\|BCD:bcd2\|Ones~31 5 COMB LCCOMB_X25_Y15_N22 4 " "Info: 5: + IC(0.274 ns) + CELL(0.416 ns) = 3.960 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 4; COMB Node = 'digit:seven_dig\|BCD:bcd2\|Ones~31'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { digit:seven_dig|BCD:bcd2|Add4~0 digit:seven_dig|BCD:bcd2|Ones~31 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/BCD.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.385 ns) + CELL(0.275 ns) 7.620 ns digit:seven_dig\|BCD:bcd2\|Tens\[2\]~13 6 COMB LCCOMB_X64_Y7_N20 7 " "Info: 6: + IC(3.385 ns) + CELL(0.275 ns) = 7.620 ns; Loc. = LCCOMB_X64_Y7_N20; Fanout = 7; COMB Node = 'digit:seven_dig\|BCD:bcd2\|Tens\[2\]~13'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { digit:seven_dig|BCD:bcd2|Ones~31 digit:seven_dig|BCD:bcd2|Tens[2]~13 } "NODE_NAME" } } { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/BCD.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.438 ns) 8.359 ns digit:seven_dig\|seven_segments:seven21\|WideOr6~0 7 COMB LCCOMB_X64_Y7_N24 1 " "Info: 7: + IC(0.301 ns) + CELL(0.438 ns) = 8.359 ns; Loc. = LCCOMB_X64_Y7_N24; Fanout = 1; COMB Node = 'digit:seven_dig\|seven_segments:seven21\|WideOr6~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { digit:seven_dig|BCD:bcd2|Tens[2]~13 digit:seven_dig|seven_segments:seven21|WideOr6~0 } "NODE_NAME" } } { "source/seven_segments.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/seven_segments.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(2.789 ns) 11.871 ns seven\[7\] 8 PIN PIN_V20 0 " "Info: 8: + IC(0.723 ns) + CELL(2.789 ns) = 11.871 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'seven\[7\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { digit:seven_dig|seven_segments:seven21|WideOr6~0 seven[7] } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.902 ns ( 41.29 % ) " "Info: Total cell delay = 4.902 ns ( 41.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.969 ns ( 58.71 % ) " "Info: Total interconnect delay = 6.969 ns ( 58.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.871 ns" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] digit:seven_dig|BCD:bcd2|Ones~21 digit:seven_dig|BCD:bcd2|LessThan2~0 digit:seven_dig|BCD:bcd2|Add4~0 digit:seven_dig|BCD:bcd2|Ones~31 digit:seven_dig|BCD:bcd2|Tens[2]~13 digit:seven_dig|seven_segments:seven21|WideOr6~0 seven[7] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.871 ns" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] {} digit:seven_dig|BCD:bcd2|Ones~21 {} digit:seven_dig|BCD:bcd2|LessThan2~0 {} digit:seven_dig|BCD:bcd2|Add4~0 {} digit:seven_dig|BCD:bcd2|Ones~31 {} digit:seven_dig|BCD:bcd2|Tens[2]~13 {} digit:seven_dig|seven_segments:seven21|WideOr6~0 {} seven[7] {} } { 0.000ns 0.363ns 1.668ns 0.255ns 0.274ns 3.385ns 0.301ns 0.723ns } { 0.000ns 0.438ns 0.275ns 0.271ns 0.416ns 0.275ns 0.438ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clock clock~clkctrl pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clock {} clock~combout {} clock~clkctrl {} pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.871 ns" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] digit:seven_dig|BCD:bcd2|Ones~21 digit:seven_dig|BCD:bcd2|LessThan2~0 digit:seven_dig|BCD:bcd2|Add4~0 digit:seven_dig|BCD:bcd2|Ones~31 digit:seven_dig|BCD:bcd2|Tens[2]~13 digit:seven_dig|seven_segments:seven21|WideOr6~0 seven[7] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.871 ns" { pipemem:mem_stage|io_output_reg:io_output_regx2|out_port2[7] {} digit:seven_dig|BCD:bcd2|Ones~21 {} digit:seven_dig|BCD:bcd2|LessThan2~0 {} digit:seven_dig|BCD:bcd2|Add4~0 {} digit:seven_dig|BCD:bcd2|Ones~31 {} digit:seven_dig|BCD:bcd2|Tens[2]~13 {} digit:seven_dig|seven_segments:seven21|WideOr6~0 {} seven[7] {} } { 0.000ns 0.363ns 1.668ns 0.255ns 0.274ns 3.385ns 0.301ns 0.723ns } { 0.000ns 0.438ns 0.275ns 0.271ns 0.416ns 0.275ns 0.438ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[1\] sw\[1\] clock 0.529 ns register " "Info: th for register \"pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[1\]\" (data pin = \"sw\[1\]\", clock pin = \"clock\") is 0.529 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.670 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 1483 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1483; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[1\] 3 REG LCFF_X50_Y16_N19 1 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X50_Y16_N19; Fanout = 1; REG Node = 'pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[1\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clock~clkctrl pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] } "NODE_NAME" } } { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_input_reg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_input_reg.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.407 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw\[1\] 1 PIN PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'sw\[1\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/pipelined_computer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.366 ns) 2.407 ns pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[1\] 2 REG LCFF_X50_Y16_N19 1 " "Info: 2: + IC(1.042 ns) + CELL(0.366 ns) = 2.407 ns; Loc. = LCFF_X50_Y16_N19; Fanout = 1; REG Node = 'pipemem:mem_stage\|io_input_reg:io_input_regx2\|in_reg0\[1\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { sw[1] pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] } "NODE_NAME" } } { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer/source/io_input_reg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 56.71 % ) " "Info: Total cell delay = 1.365 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.042 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { sw[1] pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.407 ns" { sw[1] {} sw[1]~combout {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] {} } { 0.000ns 0.000ns 1.042ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clock clock~clkctrl pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clock {} clock~combout {} clock~clkctrl {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { sw[1] pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.407 ns" { sw[1] {} sw[1]~combout {} pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[1] {} } { 0.000ns 0.000ns 1.042ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 20:29:42 2017 " "Info: Processing ended: Tue May 23 20:29:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Info: Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
