Ryan White
4/26/22
32 to 1 Multiplexer

This folder contains the Verilog code, testbenches, and schematic for a hierarchal 32 to 1 multiplexer. The 32 to 1 mux consists of 4 separate 8 to 1 muxes at a lower level,
and a 4 to 1 decoder for the enables of the 8 to 1 muxes.