Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 22 22:32:57 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_2_1_control_sets_placed.rpt
| Design       : lab8_2_1
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              48 |            6 |
| No           | Yes                   | No                     |              56 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+-------------------+---------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |   Enable Signal   |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+-------------------+---------------------------------------------------------------------+------------------+----------------+
|  nolabel_line27/inst/clk_out1                                    |                   |                                                                     |                1 |              2 |
| ~nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |                   | nolabel_line30/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count |                1 |              8 |
|  nolabel_line27/inst/clk_out1                                    | nolabel_line28/CE | nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count |                1 |              8 |
|  nolabel_line27/inst/clk_out1                                    |                   | nolabel_line31/clear                                                |                6 |             48 |
|  nolabel_line27/inst/clk_out1                                    |                   | enable_IBUF                                                         |                6 |             48 |
+------------------------------------------------------------------+-------------------+---------------------------------------------------------------------+------------------+----------------+


