design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_rst_ps7_0_10M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_10M_0/sim/design_1_rst_ps7_0_10M_0.vhd,incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_paralell2axi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_paralell2axi_0_0/sim/design_1_paralell2axi_0_0.vhd,incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_data_fifo_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_data_fifo_0_1/sim/design_1_axis_data_fifo_0_1.v,incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_data_fifo_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_data_fifo_0_2/sim/design_1_axis_data_fifo_0_2.v,incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_split_1to8_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_split_1to8_0_0/sim/design_1_split_1to8_0_0.vhd,incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_join_8to1_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_join_8to1_0_0/sim/design_1_join_8to1_0_0.vhd,incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_data_fifo_Out_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_data_fifo_Out_0/sim/design_1_axis_data_fifo_Out_0.v,incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../tp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../tp.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
