
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_14848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x803ffff; valaddr_reg:x3; val_offset:44544*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44544*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x807ffff; valaddr_reg:x3; val_offset:44547*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44547*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x80fffff; valaddr_reg:x3; val_offset:44550*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44550*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14851:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x81fffff; valaddr_reg:x3; val_offset:44553*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44553*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14852:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x83fffff; valaddr_reg:x3; val_offset:44556*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44556*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14853:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x8400000; valaddr_reg:x3; val_offset:44559*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44559*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14854:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x8600000; valaddr_reg:x3; val_offset:44562*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44562*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14855:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x8700000; valaddr_reg:x3; val_offset:44565*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44565*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14856:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x8780000; valaddr_reg:x3; val_offset:44568*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44568*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14857:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87c0000; valaddr_reg:x3; val_offset:44571*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44571*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87e0000; valaddr_reg:x3; val_offset:44574*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44574*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87f0000; valaddr_reg:x3; val_offset:44577*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44577*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87f8000; valaddr_reg:x3; val_offset:44580*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44580*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14861:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87fc000; valaddr_reg:x3; val_offset:44583*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44583*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14862:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87fe000; valaddr_reg:x3; val_offset:44586*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44586*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14863:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87ff000; valaddr_reg:x3; val_offset:44589*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44589*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14864:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87ff800; valaddr_reg:x3; val_offset:44592*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44592*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14865:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87ffc00; valaddr_reg:x3; val_offset:44595*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44595*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87ffe00; valaddr_reg:x3; val_offset:44598*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44598*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87fff00; valaddr_reg:x3; val_offset:44601*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44601*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87fff80; valaddr_reg:x3; val_offset:44604*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44604*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87fffc0; valaddr_reg:x3; val_offset:44607*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44607*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87fffe0; valaddr_reg:x3; val_offset:44610*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44610*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87ffff0; valaddr_reg:x3; val_offset:44613*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44613*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87ffff8; valaddr_reg:x3; val_offset:44616*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44616*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87ffffc; valaddr_reg:x3; val_offset:44619*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44619*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87ffffe; valaddr_reg:x3; val_offset:44622*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44622*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x15bc56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e95bc56; op2val:0x0;
op3val:0x87fffff; valaddr_reg:x3; val_offset:44625*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44625*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14876:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65000000; valaddr_reg:x3; val_offset:44628*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44628*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14877:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65000001; valaddr_reg:x3; val_offset:44631*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44631*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14878:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65000003; valaddr_reg:x3; val_offset:44634*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44634*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14879:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65000007; valaddr_reg:x3; val_offset:44637*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44637*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14880:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x6500000f; valaddr_reg:x3; val_offset:44640*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44640*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14881:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x6500001f; valaddr_reg:x3; val_offset:44643*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44643*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14882:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x6500003f; valaddr_reg:x3; val_offset:44646*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44646*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14883:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x6500007f; valaddr_reg:x3; val_offset:44649*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44649*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14884:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x650000ff; valaddr_reg:x3; val_offset:44652*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44652*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14885:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x650001ff; valaddr_reg:x3; val_offset:44655*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44655*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14886:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x650003ff; valaddr_reg:x3; val_offset:44658*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44658*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14887:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x650007ff; valaddr_reg:x3; val_offset:44661*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44661*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65000fff; valaddr_reg:x3; val_offset:44664*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44664*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65001fff; valaddr_reg:x3; val_offset:44667*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44667*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65003fff; valaddr_reg:x3; val_offset:44670*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44670*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65007fff; valaddr_reg:x3; val_offset:44673*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44673*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x6500ffff; valaddr_reg:x3; val_offset:44676*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44676*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x6501ffff; valaddr_reg:x3; val_offset:44679*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44679*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x6503ffff; valaddr_reg:x3; val_offset:44682*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44682*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x6507ffff; valaddr_reg:x3; val_offset:44685*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44685*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x650fffff; valaddr_reg:x3; val_offset:44688*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44688*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x651fffff; valaddr_reg:x3; val_offset:44691*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44691*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x653fffff; valaddr_reg:x3; val_offset:44694*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44694*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65400000; valaddr_reg:x3; val_offset:44697*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44697*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65600000; valaddr_reg:x3; val_offset:44700*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44700*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65700000; valaddr_reg:x3; val_offset:44703*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44703*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x65780000; valaddr_reg:x3; val_offset:44706*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44706*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657c0000; valaddr_reg:x3; val_offset:44709*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44709*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657e0000; valaddr_reg:x3; val_offset:44712*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44712*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657f0000; valaddr_reg:x3; val_offset:44715*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44715*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14906:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657f8000; valaddr_reg:x3; val_offset:44718*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44718*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14907:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657fc000; valaddr_reg:x3; val_offset:44721*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44721*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14908:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657fe000; valaddr_reg:x3; val_offset:44724*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44724*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14909:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657ff000; valaddr_reg:x3; val_offset:44727*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44727*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14910:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657ff800; valaddr_reg:x3; val_offset:44730*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44730*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657ffc00; valaddr_reg:x3; val_offset:44733*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44733*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657ffe00; valaddr_reg:x3; val_offset:44736*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44736*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657fff00; valaddr_reg:x3; val_offset:44739*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44739*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657fff80; valaddr_reg:x3; val_offset:44742*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44742*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657fffc0; valaddr_reg:x3; val_offset:44745*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44745*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657fffe0; valaddr_reg:x3; val_offset:44748*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44748*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657ffff0; valaddr_reg:x3; val_offset:44751*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44751*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657ffff8; valaddr_reg:x3; val_offset:44754*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44754*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657ffffc; valaddr_reg:x3; val_offset:44757*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44757*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657ffffe; valaddr_reg:x3; val_offset:44760*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44760*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xca and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x657fffff; valaddr_reg:x3; val_offset:44763*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44763*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f000001; valaddr_reg:x3; val_offset:44766*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44766*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f000003; valaddr_reg:x3; val_offset:44769*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44769*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f000007; valaddr_reg:x3; val_offset:44772*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44772*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f199999; valaddr_reg:x3; val_offset:44775*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44775*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f249249; valaddr_reg:x3; val_offset:44778*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44778*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f333333; valaddr_reg:x3; val_offset:44781*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44781*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:44784*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44784*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:44787*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44787*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f444444; valaddr_reg:x3; val_offset:44790*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44790*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:44793*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44793*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:44796*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44796*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f666666; valaddr_reg:x3; val_offset:44799*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44799*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:44802*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44802*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:44805*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44805*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14936:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:44808*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44808*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14937:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x163706 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5a2407 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e963706; op2val:0x405a2407;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:44811*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44811*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:44814*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44814*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:44817*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44817*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:44820*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44820*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14941:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:44823*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44823*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14942:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:44826*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44826*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14943:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:44829*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44829*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14944:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:44832*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44832*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14945:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:44835*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44835*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:44838*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44838*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:44841*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44841*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:44844*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44844*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:44847*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44847*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:44850*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44850*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:44853*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44853*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:44856*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44856*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:44859*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44859*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c000000; valaddr_reg:x3; val_offset:44862*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44862*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c000001; valaddr_reg:x3; val_offset:44865*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44865*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c000003; valaddr_reg:x3; val_offset:44868*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44868*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c000007; valaddr_reg:x3; val_offset:44871*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44871*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c00000f; valaddr_reg:x3; val_offset:44874*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44874*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c00001f; valaddr_reg:x3; val_offset:44877*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44877*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c00003f; valaddr_reg:x3; val_offset:44880*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44880*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14961:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c00007f; valaddr_reg:x3; val_offset:44883*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44883*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14962:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c0000ff; valaddr_reg:x3; val_offset:44886*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44886*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14963:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c0001ff; valaddr_reg:x3; val_offset:44889*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44889*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14964:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c0003ff; valaddr_reg:x3; val_offset:44892*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44892*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14965:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c0007ff; valaddr_reg:x3; val_offset:44895*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44895*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14966:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c000fff; valaddr_reg:x3; val_offset:44898*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44898*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14967:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c001fff; valaddr_reg:x3; val_offset:44901*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44901*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14968:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c003fff; valaddr_reg:x3; val_offset:44904*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44904*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14969:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c007fff; valaddr_reg:x3; val_offset:44907*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44907*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14970:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c00ffff; valaddr_reg:x3; val_offset:44910*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44910*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14971:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c01ffff; valaddr_reg:x3; val_offset:44913*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44913*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14972:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c03ffff; valaddr_reg:x3; val_offset:44916*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44916*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14973:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c07ffff; valaddr_reg:x3; val_offset:44919*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44919*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14974:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c0fffff; valaddr_reg:x3; val_offset:44922*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44922*0 + 3*116*FLEN/8, x4, x1, x2)

inst_14975:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x17313a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e97313a; op2val:0x80000000;
op3val:0x8c1fffff; valaddr_reg:x3; val_offset:44925*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 44925*0 + 3*116*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134479871,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134742015,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(135266303,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(136314879,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(138412031,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(138412032,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(140509184,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(141557760,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142082048,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142344192,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142475264,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142540800,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142573568,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142589952,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142598144,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142602240,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142604288,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142605312,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142605824,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606080,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606208,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606272,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606304,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606320,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606328,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606332,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606334,32,FLEN)
NAN_BOXED(2123742294,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606335,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694498816,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694498817,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694498819,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694498823,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694498831,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694498847,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694498879,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694498943,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694499071,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694499327,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694499839,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694500863,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694502911,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694507007,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694515199,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694531583,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694564351,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694629887,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1694760959,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1695023103,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1695547391,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1696595967,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1698693119,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1698693120,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1700790272,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1701838848,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702363136,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702625280,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702756352,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702821888,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702854656,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702871040,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702879232,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702883328,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702885376,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702886400,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702886912,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702887168,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702887296,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702887360,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702887392,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702887408,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702887416,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702887420,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702887422,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(1702887423,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2123773702,32,FLEN)
NAN_BOXED(1079649287,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810240,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810241,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810243,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810247,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810255,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810271,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810303,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810367,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810495,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810751,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348811263,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348812287,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348814335,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348818431,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348826623,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348843007,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348875775,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348941311,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349072383,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349334527,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349858815,32,FLEN)
NAN_BOXED(2123837754,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2350907391,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
