

================================================================
== Vitis HLS Report for 'sin_or_cos_double_s'
================================================================
* Date:           Fri Apr  4 06:19:24 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        dft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.618 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  75.000 ns|  75.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%do_cos_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %do_cos" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 17 'read' 'do_cos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 18 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %t_in_read" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 19 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 20 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 21 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i64 %data_V"   --->   Operation 22 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.61ns)   --->   "%closepath = icmp_ult  i11 %din_exp_V, i11 1022"   --->   Operation 23 'icmp' 'closepath' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_12 = trunc i64 %data_V"   --->   Operation 24 'trunc' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.73ns)   --->   "%add_ln214 = add i11 %din_exp_V, i11 1101"   --->   Operation 25 'add' 'add_ln214' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.30ns)   --->   "%addr = select i1 %closepath, i11 74, i11 %add_ln214"   --->   Operation 26 'select' 'addr' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %addr, i32 7, i32 10"   --->   Operation 27 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln668 = zext i4 %tmp"   --->   Operation 28 'zext' 'zext_ln668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ref_4oPi_table_256_V_addr = getelementptr i256 %ref_4oPi_table_256_V, i64 0, i64 %zext_ln668" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 29 'getelementptr' 'ref_4oPi_table_256_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.74ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 30 'load' 'table_256_V' <Predicate = true> <Delay = 0.74> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i11 %addr"   --->   Operation 31 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.98ns)   --->   "%icmp_ln1019_1 = icmp_eq  i52 %din_sig_V, i52 0"   --->   Operation 32 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 33 [1/2] (0.74ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 33 'load' 'table_256_V' <Predicate = true> <Delay = 0.74> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i7 %trunc_ln628"   --->   Operation 34 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.20ns)   --->   "%r_V_15 = shl i256 %table_256_V, i256 %zext_ln930"   --->   Operation 35 'shl' 'r_V_15' <Predicate = true> <Delay = 1.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%Med_V = partselect i170 @_ssdm_op_PartSelect.i170.i256.i32.i32, i256 %r_V_15, i32 86, i32 255"   --->   Operation 36 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_12"   --->   Operation 37 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i53 %p_Result_13"   --->   Operation 38 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.61ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 39 'mul' 'ret_V_5' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 40 [1/2] (3.61ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 40 'mul' 'ret_V_5' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i124 @_ssdm_op_PartSelect.i124.i170.i32.i32, i170 %ret_V_5, i32 43, i32 166"   --->   Operation 41 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i170.i32.i32, i170 %ret_V_5, i32 167, i32 169"   --->   Operation 42 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.99>
ST_5 : Operation 43 [1/1] (0.73ns)   --->   "%Ex_V = add i11 %din_exp_V, i11 1027"   --->   Operation 43 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i11 %Ex_V, i11 0" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 44 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i170.i32, i170 %ret_V_5, i32 167" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:259]   --->   Operation 45 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.27ns)   --->   "%k_V_1 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 46 'select' 'k_V_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%xor_ln1027 = xor i1 %closepath, i1 1"   --->   Operation 47 'xor' 'xor_ln1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%p_Result_s = and i1 %tmp_6, i1 %xor_ln1027"   --->   Operation 48 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.47ns)   --->   "%Mx_bits_V_1 = sub i124 0, i124 %Mx_bits_V"   --->   Operation 49 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.34ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %p_Result_s, i124 %Mx_bits_V_1, i124 %Mx_bits_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 50 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i61 @_ssdm_op_PartSelect.i61.i124.i32.i32, i124 %Mx_bits_V_3, i32 63, i32 123"   --->   Operation 51 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i61.i1, i61 %tmp_1, i1 1"   --->   Operation 52 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i62 @llvm.part.select.i62, i62 %p_Result_14, i32 61, i32 0"   --->   Operation 53 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i62, i1 1, i62 %p_Result_2"   --->   Operation 54 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1204 = sext i63 %p_Result_15"   --->   Operation 55 'sext' 'sext_ln1204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = cttz i64 @llvm.cttz.i64, i64 %sext_ln1204, i1 1"   --->   Operation 56 'cttz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i64 %tmp_s"   --->   Operation 57 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln841 = zext i7 %Mx_zeros"   --->   Operation 58 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i7 %Mx_zeros"   --->   Operation 59 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.17ns)   --->   "%r = shl i124 %Mx_bits_V_3, i124 %zext_ln1454"   --->   Operation 60 'shl' 'r' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%Mx_V = partselect i63 @_ssdm_op_PartSelect.i63.i124.i32.i32, i124 %r, i32 61, i32 123"   --->   Operation 61 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.73ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i11 %select_ln482, i11 %zext_ln841"   --->   Operation 62 'sub' 'Ex_V_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Ex_V_3, i32 10"   --->   Operation 63 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.61ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %din_exp_V, i11 0"   --->   Operation 64 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.61ns)   --->   "%icmp_ln1019_2 = icmp_eq  i11 %din_exp_V, i11 2047"   --->   Operation 65 'icmp' 'icmp_ln1019_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.13>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1535 = sext i11 %Ex_V_3"   --->   Operation 66 'sext' 'sext_ln1535' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.73ns)   --->   "%sub_ln1512 = sub i12 0, i12 %sext_ln1535"   --->   Operation 67 'sub' 'sub_ln1512' <Predicate = (isNeg)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sub_ln1512, i12 %sext_ln1535"   --->   Operation 68 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 69 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 70 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node r_V_16)   --->   "%r_V = lshr i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 71 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node r_V_16)   --->   "%r_V_2 = shl i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 72 'shl' 'r_V_2' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.09ns) (out node of the LUT)   --->   "%r_V_16 = select i1 %isNeg, i63 %r_V, i63 %r_V_2"   --->   Operation 73 'select' 'r_V_16' <Predicate = true> <Delay = 1.09> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %r_V_16, i32 56, i32 62"   --->   Operation 74 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%B_V = trunc i63 %r_V_16"   --->   Operation 75 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%B_trunc = partselect i49 @_ssdm_op_PartSelect.i49.i63.i32.i32, i63 %r_V_16, i32 7, i32 55"   --->   Operation 76 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.93>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i49 %B_trunc"   --->   Operation 77 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (2.93ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 78 'mul' 'r_V_4' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.93>
ST_8 : Operation 79 [1/1] (0.58ns)   --->   "%tmp_3 = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 79 'mux' 'tmp_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.12ns)   --->   "%xor_ln271 = xor i1 %tmp_3, i1 1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 80 'xor' 'xor_ln271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.27ns)   --->   "%cos_basis = select i1 %do_cos_read, i1 %xor_ln271, i1 %tmp_3" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 81 'select' 'cos_basis' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 82 [1/2] (2.93ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 82 'mul' 'r_V_4' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%B_squared_V = partselect i49 @_ssdm_op_PartSelect.i49.i98.i32.i32, i98 %r_V_4, i32 49, i32 97"   --->   Operation 83 'partselect' 'B_squared_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.27ns)   --->   "%sin_basis = select i1 %do_cos_read, i1 %tmp_3, i1 %xor_ln271" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:29]   --->   Operation 84 'select' 'sin_basis' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_4"   --->   Operation 85 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %p_Result_16"   --->   Operation 86 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K1_V_addr = getelementptr i52 %fourth_order_double_sin_cos_K1_V, i64 0, i64 %zext_ln541"   --->   Operation 87 'getelementptr' 'fourth_order_double_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (0.67ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 88 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K2_V_addr = getelementptr i44 %fourth_order_double_sin_cos_K2_V, i64 0, i64 %zext_ln541"   --->   Operation 89 'getelementptr' 'fourth_order_double_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [2/2] (0.67ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 90 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_11, i3 %k_V_1"   --->   Operation 91 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%tmp_9 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_17" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:296]   --->   Operation 92 'mux' 'tmp_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%tmp_2 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_17" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:296]   --->   Operation 93 'mux' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%results_sign_V = select i1 %cos_basis, i1 %tmp_9, i1 %tmp_2" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:271]   --->   Operation 94 'select' 'results_sign_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.12ns)   --->   "%and_ln300 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 95 'and' 'and_ln300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_4)   --->   "%xor_ln307 = xor i1 %do_cos_read, i1 1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:307]   --->   Operation 96 'xor' 'xor_ln307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_4)   --->   "%results_sign_V_2 = and i1 %p_Result_11, i1 %xor_ln307" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:307]   --->   Operation 97 'and' 'results_sign_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%xor_ln311 = xor i1 %icmp_ln1019_2, i1 1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 98 'xor' 'xor_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.49ns) (out node of the LUT)   --->   "%results_sign_V_3 = and i1 %results_sign_V, i1 %xor_ln311" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 99 'and' 'results_sign_V_3' <Predicate = true> <Delay = 0.49> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%results_sign_V_4 = select i1 %and_ln300, i1 %results_sign_V_2, i1 %results_sign_V_3" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 100 'select' 'results_sign_V_4' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.61>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i49 %B_squared_V"   --->   Operation 101 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [2/2] (2.93ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 102 'mul' 'r_V_5' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [2/2] (2.93ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 103 'mul' 'r_V_7' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K0_V_addr = getelementptr i59 %fourth_order_double_sin_cos_K0_V, i64 0, i64 %zext_ln541"   --->   Operation 104 'getelementptr' 'fourth_order_double_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [2/2] (0.67ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 105 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i56 %B_V"   --->   Operation 106 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/2] (0.67ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 107 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i52 %fourth_order_double_sin_cos_K1_V_load"   --->   Operation 108 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (2.94ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 109 'mul' 'r_V_9' <Predicate = true> <Delay = 2.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i49 %B_squared_V"   --->   Operation 110 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (0.67ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 111 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i44 %fourth_order_double_sin_cos_K2_V_load"   --->   Operation 112 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [2/2] (2.93ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 113 'mul' 'r_V_10' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K3_V_addr = getelementptr i33 %fourth_order_double_sin_cos_K3_V, i64 0, i64 %zext_ln541"   --->   Operation 114 'getelementptr' 'fourth_order_double_sin_cos_K3_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [2/2] (0.67ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 115 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K4_V_addr = getelementptr i25 %fourth_order_double_sin_cos_K4_V, i64 0, i64 %zext_ln541"   --->   Operation 116 'getelementptr' 'fourth_order_double_sin_cos_K4_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (0.65ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 117 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 2.94>
ST_10 : Operation 118 [1/2] (2.93ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 118 'mul' 'r_V_5' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/2] (2.93ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 119 'mul' 'r_V_7' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/2] (0.67ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 120 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_10 : Operation 121 [1/2] (2.94ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 121 'mul' 'r_V_9' <Predicate = true> <Delay = 2.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i56 @_ssdm_op_PartSelect.i56.i108.i32.i32, i108 %r_V_9, i32 52, i32 107"   --->   Operation 122 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/2] (2.93ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 123 'mul' 'r_V_10' <Predicate = true> <Delay = 2.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i48 @_ssdm_op_PartSelect.i48.i93.i32.i32, i93 %r_V_10, i32 45, i32 92"   --->   Operation 124 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i42 @_ssdm_op_PartSelect.i42.i98.i32.i32, i98 %r_V_5, i32 56, i32 97"   --->   Operation 125 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (0.67ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 126 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln1270_1 = partselect i35 @_ssdm_op_PartSelect.i35.i98.i32.i32, i98 %r_V_7, i32 63, i32 97"   --->   Operation 127 'partselect' 'trunc_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/2] (0.65ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 128 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 103 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 3.53>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%t1_V = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i59.i4, i59 %fourth_order_double_sin_cos_K0_V_load, i4 0"   --->   Operation 129 'bitconcatenate' 't1_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i42 %trunc_ln1"   --->   Operation 130 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i33 %fourth_order_double_sin_cos_K3_V_load"   --->   Operation 131 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (3.53ns)   --->   "%r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273"   --->   Operation 132 'mul' 'r_V_11' <Predicate = true> <Delay = 3.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i35 %trunc_ln1270_1"   --->   Operation 133 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i25 %fourth_order_double_sin_cos_K4_V_load"   --->   Operation 134 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (3.09ns)   --->   "%r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1"   --->   Operation 135 'mul' 'r_V_12' <Predicate = true> <Delay = 3.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_4 = partselect i29 @_ssdm_op_PartSelect.i29.i60.i32.i32, i60 %r_V_12, i32 31, i32 59"   --->   Operation 136 'partselect' 'rhs_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i63 %t1_V"   --->   Operation 137 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i56 %rhs_1"   --->   Operation 138 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_6 = add i64 %sext_ln813, i64 %sext_ln813_1"   --->   Operation 139 'add' 'ret_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i48 %rhs_2"   --->   Operation 140 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%ret_V_7 = add i64 %ret_V_6, i64 %sext_ln1347"   --->   Operation 141 'add' 'ret_V_7' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i37 @_ssdm_op_PartSelect.i37.i75.i32.i32, i75 %r_V_11, i32 38, i32 74"   --->   Operation 142 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.84>
ST_12 : Operation 143 [1/1] (0.39ns)   --->   "%Mx_V_2 = select i1 %cos_basis, i63 9223372036854775807, i63 %Mx_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:272]   --->   Operation 143 'select' 'Mx_V_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i37 %trunc_ln2"   --->   Operation 144 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i64 %ret_V_7, i64 %zext_ln1347"   --->   Operation 145 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i29 %rhs_4"   --->   Operation 146 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%ret_V = add i64 %ret_V_8, i64 %zext_ln1347_1"   --->   Operation 147 'add' 'ret_V' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.61>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i63 %Mx_V_2"   --->   Operation 148 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i64 %ret_V"   --->   Operation 149 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [2/2] (3.61ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 150 'mul' 'r_V_14' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.61>
ST_14 : Operation 151 [1/2] (3.61ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 151 'mul' 'r_V_14' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%result_V = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 63, i32 125"   --->   Operation 152 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_14, i32 110, i32 125"   --->   Operation 153 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_7_1 = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_14, i32 94, i32 109"   --->   Operation 154 'partselect' 'tmp_7_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_7_2 = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_14, i32 78, i32 93"   --->   Operation 155 'partselect' 'tmp_7_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i126.i32.i32, i126 %r_V_14, i32 63, i32 77"   --->   Operation 156 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.86>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_7, i16 32768"   --->   Operation 157 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_8_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_7_1, i16 32768"   --->   Operation 158 'bitconcatenate' 'p_Result_8_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_8_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_7_2, i16 32768"   --->   Operation 159 'bitconcatenate' 'p_Result_8_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln461)   --->   "%Ex_V_4 = select i1 %cos_basis, i11 0, i11 %Ex_V_3" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:272]   --->   Operation 160 'select' 'Ex_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_5, i17 65536"   --->   Operation 161 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_s_37 = partselect i32 @llvm.part.select.i32, i32 %p_Result_8, i32 31, i32 0"   --->   Operation 162 'partselect' 'p_Result_s_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_8 = cttz i32 @llvm.cttz.i32, i32 %p_Result_s_37, i1 1"   --->   Operation 163 'cttz' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_32_1 = partselect i32 @llvm.part.select.i32, i32 %p_Result_8_1, i32 31, i32 0"   --->   Operation 164 'partselect' 'p_Result_32_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_8_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_32_1, i1 1"   --->   Operation 165 'cttz' 'tmp_8_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_32_2 = partselect i32 @llvm.part.select.i32, i32 %p_Result_8_2, i32 31, i32 0"   --->   Operation 166 'partselect' 'p_Result_32_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_8_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_32_2, i1 1"   --->   Operation 167 'cttz' 'tmp_8_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_32_3 = partselect i32 @llvm.part.select.i32, i32 %p_Result_6, i32 31, i32 0"   --->   Operation 168 'partselect' 'p_Result_32_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_8_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_32_3, i1 1"   --->   Operation 169 'cttz' 'tmp_8_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln461)   --->   "%sext_ln186 = sext i11 %Ex_V_4"   --->   Operation 170 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %tmp_8"   --->   Operation 171 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (1.09ns)   --->   "%shl_ln1454 = shl i63 %result_V, i63 %zext_ln1488_1"   --->   Operation 172 'shl' 'shl_ln1454' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.85ns)   --->   "%icmp_ln453 = icmp_eq  i32 %tmp_8, i32 16" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 173 'icmp' 'icmp_ln453' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.88ns)   --->   "%add_ln451 = add i32 %tmp_8_1, i32 16" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:451]   --->   Operation 174 'add' 'add_ln451' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %tmp_8_1"   --->   Operation 175 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (1.09ns)   --->   "%shl_ln1454_1 = shl i63 %shl_ln1454, i63 %zext_ln1488_2"   --->   Operation 176 'shl' 'shl_ln1454_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.85ns)   --->   "%icmp_ln453_1 = icmp_eq  i32 %tmp_8_1, i32 16" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 177 'icmp' 'icmp_ln453_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.88ns)   --->   "%add_ln451_1 = add i32 %tmp_8_2, i32 %add_ln451" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:451]   --->   Operation 178 'add' 'add_ln451_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.85ns)   --->   "%icmp_ln453_2 = icmp_eq  i32 %tmp_8_2, i32 16" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 179 'icmp' 'icmp_ln453_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.88ns)   --->   "%add_ln451_2 = add i32 %tmp_8_3, i32 %add_ln451_1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:451]   --->   Operation 180 'add' 'add_ln451_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln453)   --->   "%xor_ln453 = xor i1 %icmp_ln453_1, i1 1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 181 'xor' 'xor_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln453 = and i1 %icmp_ln453, i1 %xor_ln453" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 182 'and' 'and_ln453' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln453_2)   --->   "%and_ln453_1 = and i1 %icmp_ln453_1, i1 %icmp_ln453_2" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 183 'and' 'and_ln453_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln453_2 = and i1 %and_ln453_1, i1 %icmp_ln453" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 184 'and' 'and_ln453_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_2)   --->   "%select_ln453 = select i1 %and_ln453_2, i32 %add_ln451_2, i32 %add_ln451" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 185 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_2)   --->   "%or_ln453 = or i1 %and_ln453_2, i1 %and_ln453" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 186 'or' 'or_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln453_1 = select i1 %icmp_ln453, i32 %add_ln451_1, i32 %tmp_8" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 187 'select' 'select_ln453_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln453_2 = select i1 %or_ln453, i32 %select_ln453, i32 %select_ln453_1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:453]   --->   Operation 188 'select' 'select_ln453_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln461 = add i12 %sext_ln186, i12 1023" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:461]   --->   Operation 189 'add' 'add_ln461' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (1.05ns)   --->   "%icmp_ln1653 = icmp_eq  i63 %result_V, i63 0"   --->   Operation 190 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.01>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i59 %fourth_order_double_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:16]   --->   Operation 191 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i52 %fourth_order_double_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:17]   --->   Operation 192 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i44 %fourth_order_double_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:18]   --->   Operation 193 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i33 %fourth_order_double_sin_cos_K3_V, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:19]   --->   Operation 194 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i25 %fourth_order_double_sin_cos_K4_V, i64 666, i64 34, i64 18446744073709551615" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:20]   --->   Operation 195 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %tmp_8_2"   --->   Operation 196 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (1.09ns)   --->   "%shl_ln1454_2 = shl i63 %shl_ln1454_1, i63 %zext_ln1488_3"   --->   Operation 197 'shl' 'shl_ln1454_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln462)   --->   "%zext_ln1488_4 = zext i32 %tmp_8_3"   --->   Operation 198 'zext' 'zext_ln1488_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln462)   --->   "%shl_ln1454_3 = shl i63 %shl_ln1454_2, i63 %zext_ln1488_4"   --->   Operation 199 'shl' 'shl_ln1454_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln461 = sext i12 %add_ln461" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:461]   --->   Operation 200 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.88ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln461, i32 %select_ln453_2" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:461]   --->   Operation 201 'sub' 'newexp' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:462]   --->   Operation 202 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.12ns)   --->   "%or_ln462 = or i1 %tmp_15, i1 %icmp_ln1653" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:462]   --->   Operation 203 'or' 'or_ln462' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln462_2)   --->   "%or_ln462_1 = or i1 %or_ln462, i1 %and_ln453_2" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:462]   --->   Operation 204 'or' 'or_ln462_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node significand)   --->   "%or_ln462_2 = or i1 %or_ln462, i1 %icmp_ln453" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:462]   --->   Operation 205 'or' 'or_ln462_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln462)   --->   "%tmp_10 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454_3, i32 10, i32 61"   --->   Operation 206 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (1.09ns) (out node of the LUT)   --->   "%select_ln462 = select i1 %or_ln462, i52 0, i52 %tmp_10" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:462]   --->   Operation 207 'select' 'select_ln462' <Predicate = true> <Delay = 1.09> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln462_2)   --->   "%tmp_11 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454_1, i32 10, i32 61"   --->   Operation 208 'partselect' 'tmp_11' <Predicate = (and_ln453)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln462_2)   --->   "%tmp_12 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454_2, i32 10, i32 61"   --->   Operation 209 'partselect' 'tmp_12' <Predicate = (!and_ln453)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln462_2)   --->   "%select_ln462_1 = select i1 %and_ln453, i52 %tmp_11, i52 %tmp_12" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:462]   --->   Operation 210 'select' 'select_ln462_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln462_2 = select i1 %or_ln462_1, i52 %select_ln462, i52 %select_ln462_1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:462]   --->   Operation 211 'select' 'select_ln462_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node significand)   --->   "%tmp_13 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454, i32 10, i32 61"   --->   Operation 212 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.27ns) (out node of the LUT)   --->   "%significand = select i1 %or_ln462_2, i52 %select_ln462_2, i52 %tmp_13" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:462]   --->   Operation 213 'select' 'significand' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%trunc_ln214 = trunc i32 %newexp"   --->   Operation 214 'trunc' 'trunc_ln214' <Predicate = (!and_ln300)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln288 = select i1 %do_cos_read, i11 1023, i11 0" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:288]   --->   Operation 215 'select' 'select_ln288' <Predicate = (and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln311 = select i1 %icmp_ln1019_2, i11 2047, i11 0" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 216 'select' 'select_ln311' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%or_ln311 = or i1 %icmp_ln1019_2, i1 %or_ln462" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 217 'or' 'or_ln311' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%results_exp_V_1 = select i1 %or_ln311, i11 %select_ln311, i11 %trunc_ln214" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:311]   --->   Operation 218 'select' 'results_exp_V_1' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.30ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %and_ln300, i11 %select_ln288, i11 %results_exp_V_1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 219 'select' 'results_exp_V' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%and_ln300_1 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 220 'and' 'and_ln300_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%xor_ln300 = xor i1 %and_ln300_1, i1 1" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 221 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300 = select i1 %xor_ln300, i52 4503599627370495, i52 0" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 222 'select' 'select_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%or_ln300 = or i1 %and_ln300, i1 %icmp_ln1019_2" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 223 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.27ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i52 %select_ln300, i52 %significand" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:300]   --->   Operation 224 'select' 'results_sig_V' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %results_sign_V_4, i11 %results_exp_V, i52 %results_sig_V"   --->   Operation 225 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_18" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:526]   --->   Operation 226 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i64 %bitcast_ln526" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:316]   --->   Operation 227 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ do_cos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
do_cos_read                           (read          ) [ 01111111111111111]
t_in_read                             (read          ) [ 00000000000000000]
data_V                                (bitcast       ) [ 00000000000000000]
p_Result_11                           (bitselect     ) [ 01111111100000000]
din_exp_V                             (partselect    ) [ 01111100000000000]
din_sig_V                             (trunc         ) [ 00000000000000000]
closepath                             (icmp          ) [ 01111100000000000]
p_Result_12                           (trunc         ) [ 01110000000000000]
add_ln214                             (add           ) [ 00000000000000000]
addr                                  (select        ) [ 00000000000000000]
tmp                                   (partselect    ) [ 00000000000000000]
zext_ln668                            (zext          ) [ 00000000000000000]
ref_4oPi_table_256_V_addr             (getelementptr ) [ 01100000000000000]
trunc_ln628                           (trunc         ) [ 01100000000000000]
icmp_ln1019_1                         (icmp          ) [ 01111111111111111]
table_256_V                           (load          ) [ 00000000000000000]
zext_ln930                            (zext          ) [ 00000000000000000]
r_V_15                                (shl           ) [ 00000000000000000]
Med_V                                 (partselect    ) [ 01011000000000000]
p_Result_13                           (bitconcatenate) [ 00000000000000000]
zext_ln1494                           (zext          ) [ 01001000000000000]
ret_V_5                               (mul           ) [ 01000100000000000]
Mx_bits_V                             (partselect    ) [ 01000100000000000]
k_V                                   (partselect    ) [ 01000100000000000]
Ex_V                                  (add           ) [ 00000000000000000]
select_ln482                          (select        ) [ 00000000000000000]
tmp_6                                 (bitselect     ) [ 00000000000000000]
k_V_1                                 (select        ) [ 01000011100000000]
xor_ln1027                            (xor           ) [ 00000000000000000]
p_Result_s                            (and           ) [ 00000000000000000]
Mx_bits_V_1                           (sub           ) [ 00000000000000000]
Mx_bits_V_3                           (select        ) [ 00000000000000000]
tmp_1                                 (partselect    ) [ 00000000000000000]
p_Result_14                           (bitconcatenate) [ 00000000000000000]
p_Result_2                            (partselect    ) [ 00000000000000000]
p_Result_15                           (bitconcatenate) [ 00000000000000000]
sext_ln1204                           (sext          ) [ 00000000000000000]
tmp_s                                 (cttz          ) [ 00000000000000000]
Mx_zeros                              (trunc         ) [ 00000000000000000]
zext_ln841                            (zext          ) [ 00000000000000000]
zext_ln1454                           (zext          ) [ 00000000000000000]
r                                     (shl           ) [ 00000000000000000]
Mx_V                                  (partselect    ) [ 01000011111110000]
Ex_V_3                                (sub           ) [ 01000011111111110]
isNeg                                 (bitselect     ) [ 01000010000000000]
icmp_ln1019                           (icmp          ) [ 01000011111111111]
icmp_ln1019_2                         (icmp          ) [ 01000011111111111]
sext_ln1535                           (sext          ) [ 00000000000000000]
sub_ln1512                            (sub           ) [ 00000000000000000]
ush                                   (select        ) [ 00000000000000000]
sext_ln1488                           (sext          ) [ 00000000000000000]
zext_ln1488                           (zext          ) [ 00000000000000000]
r_V                                   (lshr          ) [ 00000000000000000]
r_V_2                                 (shl           ) [ 00000000000000000]
r_V_16                                (select        ) [ 00000000000000000]
tmp_4                                 (partselect    ) [ 01000001100000000]
B_V                                   (trunc         ) [ 01000001110000000]
B_trunc                               (partselect    ) [ 01000001000000000]
zext_ln1271                           (zext          ) [ 01000000111000000]
tmp_3                                 (mux           ) [ 00000000000000000]
xor_ln271                             (xor           ) [ 00000000000000000]
cos_basis                             (select        ) [ 01000000011111110]
r_V_4                                 (mul           ) [ 00000000000000000]
B_squared_V                           (partselect    ) [ 01000000010000000]
sin_basis                             (select        ) [ 00000000000000000]
p_Result_16                           (bitconcatenate) [ 00000000000000000]
zext_ln541                            (zext          ) [ 01000000010000000]
fourth_order_double_sin_cos_K1_V_addr (getelementptr ) [ 01000000010000000]
fourth_order_double_sin_cos_K2_V_addr (getelementptr ) [ 01000000010000000]
p_Result_17                           (bitconcatenate) [ 00000000000000000]
tmp_9                                 (mux           ) [ 00000000000000000]
tmp_2                                 (mux           ) [ 00000000000000000]
results_sign_V                        (select        ) [ 00000000000000000]
and_ln300                             (and           ) [ 01000000011111111]
xor_ln307                             (xor           ) [ 00000000000000000]
results_sign_V_2                      (and           ) [ 00000000000000000]
xor_ln311                             (xor           ) [ 00000000000000000]
results_sign_V_3                      (and           ) [ 00000000000000000]
results_sign_V_4                      (select        ) [ 01000000011111111]
zext_ln818                            (zext          ) [ 01000000001000000]
fourth_order_double_sin_cos_K0_V_addr (getelementptr ) [ 01000000001000000]
zext_ln1271_1                         (zext          ) [ 01000000001000000]
fourth_order_double_sin_cos_K1_V_load (load          ) [ 00000000000000000]
sext_ln1273                           (sext          ) [ 01000000001000000]
zext_ln1271_2                         (zext          ) [ 01000000001000000]
fourth_order_double_sin_cos_K2_V_load (load          ) [ 00000000000000000]
sext_ln1273_1                         (sext          ) [ 01000000001000000]
fourth_order_double_sin_cos_K3_V_addr (getelementptr ) [ 01000000001000000]
fourth_order_double_sin_cos_K4_V_addr (getelementptr ) [ 01000000001000000]
r_V_5                                 (mul           ) [ 00000000000000000]
r_V_7                                 (mul           ) [ 00000000000000000]
fourth_order_double_sin_cos_K0_V_load (load          ) [ 01000000000100000]
r_V_9                                 (mul           ) [ 00000000000000000]
rhs_1                                 (partselect    ) [ 01000000000100000]
r_V_10                                (mul           ) [ 00000000000000000]
rhs_2                                 (partselect    ) [ 01000000000100000]
trunc_ln1                             (partselect    ) [ 01000000000100000]
fourth_order_double_sin_cos_K3_V_load (load          ) [ 01000000000100000]
trunc_ln1270_1                        (partselect    ) [ 01000000000100000]
fourth_order_double_sin_cos_K4_V_load (load          ) [ 01000000000100000]
t1_V                                  (bitconcatenate) [ 00000000000000000]
zext_ln1270                           (zext          ) [ 00000000000000000]
zext_ln1273                           (zext          ) [ 00000000000000000]
r_V_11                                (mul           ) [ 00000000000000000]
zext_ln1270_1                         (zext          ) [ 00000000000000000]
zext_ln1273_1                         (zext          ) [ 00000000000000000]
r_V_12                                (mul           ) [ 00000000000000000]
rhs_4                                 (partselect    ) [ 01000000000010000]
sext_ln813                            (sext          ) [ 00000000000000000]
sext_ln813_1                          (sext          ) [ 00000000000000000]
ret_V_6                               (add           ) [ 00000000000000000]
sext_ln1347                           (sext          ) [ 00000000000000000]
ret_V_7                               (add           ) [ 01000000000010000]
trunc_ln2                             (partselect    ) [ 01000000000010000]
Mx_V_2                                (select        ) [ 01000000000001000]
zext_ln1347                           (zext          ) [ 00000000000000000]
ret_V_8                               (add           ) [ 00000000000000000]
zext_ln1347_1                         (zext          ) [ 00000000000000000]
ret_V                                 (add           ) [ 01000000000001000]
zext_ln1270_2                         (zext          ) [ 01000000000000100]
sext_ln1273_2                         (sext          ) [ 01000000000000100]
r_V_14                                (mul           ) [ 00000000000000000]
result_V                              (partselect    ) [ 01000000000000010]
tmp_7                                 (partselect    ) [ 01000000000000010]
tmp_7_1                               (partselect    ) [ 01000000000000010]
tmp_7_2                               (partselect    ) [ 01000000000000010]
tmp_5                                 (partselect    ) [ 01000000000000010]
p_Result_8                            (bitconcatenate) [ 00000000000000000]
p_Result_8_1                          (bitconcatenate) [ 00000000000000000]
p_Result_8_2                          (bitconcatenate) [ 00000000000000000]
Ex_V_4                                (select        ) [ 00000000000000000]
p_Result_6                            (bitconcatenate) [ 00000000000000000]
p_Result_s_37                         (partselect    ) [ 00000000000000000]
tmp_8                                 (cttz          ) [ 00000000000000000]
p_Result_32_1                         (partselect    ) [ 00000000000000000]
tmp_8_1                               (cttz          ) [ 00000000000000000]
p_Result_32_2                         (partselect    ) [ 00000000000000000]
tmp_8_2                               (cttz          ) [ 01000000000000001]
p_Result_32_3                         (partselect    ) [ 00000000000000000]
tmp_8_3                               (cttz          ) [ 01000000000000001]
sext_ln186                            (sext          ) [ 00000000000000000]
zext_ln1488_1                         (zext          ) [ 00000000000000000]
shl_ln1454                            (shl           ) [ 01000000000000001]
icmp_ln453                            (icmp          ) [ 01000000000000001]
add_ln451                             (add           ) [ 00000000000000000]
zext_ln1488_2                         (zext          ) [ 00000000000000000]
shl_ln1454_1                          (shl           ) [ 01000000000000001]
icmp_ln453_1                          (icmp          ) [ 00000000000000000]
add_ln451_1                           (add           ) [ 00000000000000000]
icmp_ln453_2                          (icmp          ) [ 00000000000000000]
add_ln451_2                           (add           ) [ 00000000000000000]
xor_ln453                             (xor           ) [ 00000000000000000]
and_ln453                             (and           ) [ 01000000000000001]
and_ln453_1                           (and           ) [ 00000000000000000]
and_ln453_2                           (and           ) [ 01000000000000001]
select_ln453                          (select        ) [ 00000000000000000]
or_ln453                              (or            ) [ 00000000000000000]
select_ln453_1                        (select        ) [ 00000000000000000]
select_ln453_2                        (select        ) [ 01000000000000001]
add_ln461                             (add           ) [ 01000000000000001]
icmp_ln1653                           (icmp          ) [ 01000000000000001]
specmemcore_ln16                      (specmemcore   ) [ 00000000000000000]
specmemcore_ln17                      (specmemcore   ) [ 00000000000000000]
specmemcore_ln18                      (specmemcore   ) [ 00000000000000000]
specmemcore_ln19                      (specmemcore   ) [ 00000000000000000]
specmemcore_ln20                      (specmemcore   ) [ 00000000000000000]
zext_ln1488_3                         (zext          ) [ 00000000000000000]
shl_ln1454_2                          (shl           ) [ 00000000000000000]
zext_ln1488_4                         (zext          ) [ 00000000000000000]
shl_ln1454_3                          (shl           ) [ 00000000000000000]
sext_ln461                            (sext          ) [ 00000000000000000]
newexp                                (sub           ) [ 00000000000000000]
tmp_15                                (bitselect     ) [ 00000000000000000]
or_ln462                              (or            ) [ 00000000000000000]
or_ln462_1                            (or            ) [ 00000000000000000]
or_ln462_2                            (or            ) [ 00000000000000000]
tmp_10                                (partselect    ) [ 00000000000000000]
select_ln462                          (select        ) [ 00000000000000000]
tmp_11                                (partselect    ) [ 00000000000000000]
tmp_12                                (partselect    ) [ 00000000000000000]
select_ln462_1                        (select        ) [ 00000000000000000]
select_ln462_2                        (select        ) [ 00000000000000000]
tmp_13                                (partselect    ) [ 00000000000000000]
significand                           (select        ) [ 00000000000000000]
trunc_ln214                           (trunc         ) [ 00000000000000000]
select_ln288                          (select        ) [ 00000000000000000]
select_ln311                          (select        ) [ 00000000000000000]
or_ln311                              (or            ) [ 00000000000000000]
results_exp_V_1                       (select        ) [ 00000000000000000]
results_exp_V                         (select        ) [ 00000000000000000]
and_ln300_1                           (and           ) [ 00000000000000000]
xor_ln300                             (xor           ) [ 00000000000000000]
select_ln300                          (select        ) [ 00000000000000000]
or_ln300                              (or            ) [ 00000000000000000]
results_sig_V                         (select        ) [ 00000000000000000]
p_Result_18                           (bitconcatenate) [ 00000000000000000]
bitcast_ln526                         (bitcast       ) [ 00000000000000000]
ret_ln316                             (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="do_cos">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_cos"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i170.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i124.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i170.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i61.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i62"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i1.i62"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i59.i4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i75.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="214" class="1004" name="do_cos_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="do_cos_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="t_in_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ref_4oPi_table_256_V_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="256" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_256_V_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_256_V/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="fourth_order_double_sin_cos_K1_V_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="52" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K1_V_addr/8 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K1_V_load/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="fourth_order_double_sin_cos_K2_V_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="44" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K2_V_addr/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K2_V_load/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="fourth_order_double_sin_cos_K0_V_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="59" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="1"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K0_V_addr/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="59" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K0_V_load/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="fourth_order_double_sin_cos_K3_V_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="33" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="1"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K3_V_addr/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="33" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K3_V_load/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="fourth_order_double_sin_cos_K4_V_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="25" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="1"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K4_V_addr/9 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K4_V_load/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="data_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Result_11_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="0" index="2" bw="7" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="din_exp_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp_V/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="din_sig_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig_V/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="closepath_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="11" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_12_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln214_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="addr_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="0" index="2" bw="11" slack="0"/>
<pin id="350" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="0" index="3" bw="5" slack="0"/>
<pin id="359" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln668_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln668/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln628_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln1019_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="52" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln930_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="1"/>
<pin id="381" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln930/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="r_V_15_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="256" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_15/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="Med_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="170" slack="0"/>
<pin id="390" dir="0" index="1" bw="256" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="0" index="3" bw="9" slack="0"/>
<pin id="393" dir="1" index="4" bw="170" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Result_13_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="53" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="52" slack="2"/>
<pin id="402" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln1494_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="53" slack="0"/>
<pin id="407" dir="1" index="1" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="170" slack="1"/>
<pin id="411" dir="0" index="1" bw="53" slack="0"/>
<pin id="412" dir="1" index="2" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_5/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="Mx_bits_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="124" slack="0"/>
<pin id="416" dir="0" index="1" bw="170" slack="0"/>
<pin id="417" dir="0" index="2" bw="7" slack="0"/>
<pin id="418" dir="0" index="3" bw="9" slack="0"/>
<pin id="419" dir="1" index="4" bw="124" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits_V/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="k_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="0" index="1" bw="170" slack="0"/>
<pin id="427" dir="0" index="2" bw="9" slack="0"/>
<pin id="428" dir="0" index="3" bw="9" slack="0"/>
<pin id="429" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="Ex_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="4"/>
<pin id="436" dir="0" index="1" bw="11" slack="0"/>
<pin id="437" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex_V/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln482_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="4"/>
<pin id="441" dir="0" index="1" bw="11" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_6_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="170" slack="1"/>
<pin id="449" dir="0" index="2" bw="9" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="k_V_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="4"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="3" slack="1"/>
<pin id="457" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_V_1/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="xor_ln1027_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="4"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1027/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Result_s_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="Mx_bits_V_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="124" slack="1"/>
<pin id="473" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="Mx_bits_V_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="124" slack="0"/>
<pin id="478" dir="0" index="2" bw="124" slack="1"/>
<pin id="479" dir="1" index="3" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_V_3/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="61" slack="0"/>
<pin id="484" dir="0" index="1" bw="124" slack="0"/>
<pin id="485" dir="0" index="2" bw="7" slack="0"/>
<pin id="486" dir="0" index="3" bw="8" slack="0"/>
<pin id="487" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_Result_14_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="62" slack="0"/>
<pin id="494" dir="0" index="1" bw="61" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_Result_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="62" slack="0"/>
<pin id="502" dir="0" index="1" bw="62" slack="0"/>
<pin id="503" dir="0" index="2" bw="7" slack="0"/>
<pin id="504" dir="0" index="3" bw="1" slack="0"/>
<pin id="505" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_Result_15_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="63" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="62" slack="0"/>
<pin id="514" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sext_ln1204_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="63" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1204/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_s_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="63" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="Mx_zeros_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln841_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln1454_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="1" index="1" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="r_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="124" slack="0"/>
<pin id="544" dir="0" index="1" bw="7" slack="0"/>
<pin id="545" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="Mx_V_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="63" slack="0"/>
<pin id="550" dir="0" index="1" bw="124" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="0" index="3" bw="8" slack="0"/>
<pin id="553" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="Ex_V_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="11" slack="0"/>
<pin id="560" dir="0" index="1" bw="7" slack="0"/>
<pin id="561" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V_3/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="isNeg_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="11" slack="0"/>
<pin id="567" dir="0" index="2" bw="5" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln1019_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="4"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln1019_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="11" slack="4"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_2/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln1535_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="1"/>
<pin id="584" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1535/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sub_ln1512_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="11" slack="0"/>
<pin id="588" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="ush_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="12" slack="0"/>
<pin id="594" dir="0" index="2" bw="11" slack="0"/>
<pin id="595" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sext_ln1488_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln1488_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="r_V_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="63" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="r_V_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="63" slack="1"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="r_V_16_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="63" slack="0"/>
<pin id="619" dir="0" index="2" bw="63" slack="0"/>
<pin id="620" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_16/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="63" slack="0"/>
<pin id="626" dir="0" index="2" bw="7" slack="0"/>
<pin id="627" dir="0" index="3" bw="7" slack="0"/>
<pin id="628" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="B_V_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="63" slack="0"/>
<pin id="635" dir="1" index="1" bw="56" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B_V/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="B_trunc_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="49" slack="0"/>
<pin id="639" dir="0" index="1" bw="63" slack="0"/>
<pin id="640" dir="0" index="2" bw="4" slack="0"/>
<pin id="641" dir="0" index="3" bw="7" slack="0"/>
<pin id="642" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln1271_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="49" slack="1"/>
<pin id="649" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="49" slack="0"/>
<pin id="652" dir="0" index="1" bw="49" slack="0"/>
<pin id="653" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="0" index="3" bw="1" slack="0"/>
<pin id="661" dir="0" index="4" bw="1" slack="0"/>
<pin id="662" dir="0" index="5" bw="1" slack="0"/>
<pin id="663" dir="0" index="6" bw="1" slack="0"/>
<pin id="664" dir="0" index="7" bw="1" slack="0"/>
<pin id="665" dir="0" index="8" bw="1" slack="0"/>
<pin id="666" dir="0" index="9" bw="3" slack="3"/>
<pin id="667" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="xor_ln271_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="cos_basis_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="7"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="0" index="2" bw="1" slack="0"/>
<pin id="687" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_basis/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="B_squared_V_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="49" slack="0"/>
<pin id="692" dir="0" index="1" bw="98" slack="0"/>
<pin id="693" dir="0" index="2" bw="7" slack="0"/>
<pin id="694" dir="0" index="3" bw="8" slack="0"/>
<pin id="695" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared_V/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sin_basis_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="7"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="0" index="2" bw="1" slack="0"/>
<pin id="704" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_basis/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="p_Result_16_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="0" index="2" bw="7" slack="2"/>
<pin id="711" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln541_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_Result_17_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="7"/>
<pin id="723" dir="0" index="2" bw="3" slack="3"/>
<pin id="724" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_9_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="0" index="3" bw="1" slack="0"/>
<pin id="731" dir="0" index="4" bw="1" slack="0"/>
<pin id="732" dir="0" index="5" bw="1" slack="0"/>
<pin id="733" dir="0" index="6" bw="1" slack="0"/>
<pin id="734" dir="0" index="7" bw="1" slack="0"/>
<pin id="735" dir="0" index="8" bw="1" slack="0"/>
<pin id="736" dir="0" index="9" bw="1" slack="0"/>
<pin id="737" dir="0" index="10" bw="1" slack="0"/>
<pin id="738" dir="0" index="11" bw="1" slack="0"/>
<pin id="739" dir="0" index="12" bw="1" slack="0"/>
<pin id="740" dir="0" index="13" bw="1" slack="0"/>
<pin id="741" dir="0" index="14" bw="1" slack="0"/>
<pin id="742" dir="0" index="15" bw="1" slack="0"/>
<pin id="743" dir="0" index="16" bw="1" slack="0"/>
<pin id="744" dir="0" index="17" bw="4" slack="0"/>
<pin id="745" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="0" index="3" bw="1" slack="0"/>
<pin id="769" dir="0" index="4" bw="1" slack="0"/>
<pin id="770" dir="0" index="5" bw="1" slack="0"/>
<pin id="771" dir="0" index="6" bw="1" slack="0"/>
<pin id="772" dir="0" index="7" bw="1" slack="0"/>
<pin id="773" dir="0" index="8" bw="1" slack="0"/>
<pin id="774" dir="0" index="9" bw="1" slack="0"/>
<pin id="775" dir="0" index="10" bw="1" slack="0"/>
<pin id="776" dir="0" index="11" bw="1" slack="0"/>
<pin id="777" dir="0" index="12" bw="1" slack="0"/>
<pin id="778" dir="0" index="13" bw="1" slack="0"/>
<pin id="779" dir="0" index="14" bw="1" slack="0"/>
<pin id="780" dir="0" index="15" bw="1" slack="0"/>
<pin id="781" dir="0" index="16" bw="1" slack="0"/>
<pin id="782" dir="0" index="17" bw="4" slack="0"/>
<pin id="783" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="results_sign_V_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="0" index="2" bw="1" slack="0"/>
<pin id="806" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="and_ln300_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="3"/>
<pin id="812" dir="0" index="1" bw="1" slack="7"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="xor_ln307_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="7"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln307/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="results_sign_V_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="7"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_2/8 "/>
</bind>
</comp>

<comp id="824" class="1004" name="xor_ln311_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="3"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln311/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="results_sign_V_3_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_3/8 "/>
</bind>
</comp>

<comp id="835" class="1004" name="results_sign_V_4_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="0" index="2" bw="1" slack="0"/>
<pin id="839" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V_4/8 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln818_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="49" slack="1"/>
<pin id="845" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="grp_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="49" slack="0"/>
<pin id="848" dir="0" index="1" bw="49" slack="2"/>
<pin id="849" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="grp_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="49" slack="0"/>
<pin id="853" dir="0" index="1" bw="49" slack="0"/>
<pin id="854" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln1271_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="56" slack="3"/>
<pin id="859" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/9 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln1273_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="52" slack="0"/>
<pin id="862" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="grp_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="56" slack="0"/>
<pin id="866" dir="0" index="1" bw="52" slack="0"/>
<pin id="867" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/9 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zext_ln1271_2_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="49" slack="1"/>
<pin id="872" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/9 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sext_ln1273_1_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="44" slack="0"/>
<pin id="875" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/9 "/>
</bind>
</comp>

<comp id="877" class="1004" name="grp_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="49" slack="0"/>
<pin id="879" dir="0" index="1" bw="44" slack="0"/>
<pin id="880" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/9 "/>
</bind>
</comp>

<comp id="883" class="1004" name="rhs_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="56" slack="0"/>
<pin id="885" dir="0" index="1" bw="108" slack="0"/>
<pin id="886" dir="0" index="2" bw="7" slack="0"/>
<pin id="887" dir="0" index="3" bw="8" slack="0"/>
<pin id="888" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_1/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="rhs_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="48" slack="0"/>
<pin id="895" dir="0" index="1" bw="93" slack="0"/>
<pin id="896" dir="0" index="2" bw="7" slack="0"/>
<pin id="897" dir="0" index="3" bw="8" slack="0"/>
<pin id="898" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_2/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="trunc_ln1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="42" slack="0"/>
<pin id="905" dir="0" index="1" bw="98" slack="0"/>
<pin id="906" dir="0" index="2" bw="7" slack="0"/>
<pin id="907" dir="0" index="3" bw="8" slack="0"/>
<pin id="908" dir="1" index="4" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/10 "/>
</bind>
</comp>

<comp id="913" class="1004" name="trunc_ln1270_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="35" slack="0"/>
<pin id="915" dir="0" index="1" bw="98" slack="0"/>
<pin id="916" dir="0" index="2" bw="7" slack="0"/>
<pin id="917" dir="0" index="3" bw="8" slack="0"/>
<pin id="918" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1270_1/10 "/>
</bind>
</comp>

<comp id="923" class="1004" name="t1_V_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="63" slack="0"/>
<pin id="925" dir="0" index="1" bw="59" slack="1"/>
<pin id="926" dir="0" index="2" bw="1" slack="0"/>
<pin id="927" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t1_V/11 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln1270_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="42" slack="1"/>
<pin id="932" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/11 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln1273_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="33" slack="1"/>
<pin id="935" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/11 "/>
</bind>
</comp>

<comp id="936" class="1004" name="r_V_11_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="42" slack="0"/>
<pin id="938" dir="0" index="1" bw="33" slack="0"/>
<pin id="939" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/11 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln1270_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="35" slack="1"/>
<pin id="944" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/11 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln1273_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="25" slack="1"/>
<pin id="947" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/11 "/>
</bind>
</comp>

<comp id="948" class="1004" name="r_V_12_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="35" slack="0"/>
<pin id="950" dir="0" index="1" bw="25" slack="0"/>
<pin id="951" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/11 "/>
</bind>
</comp>

<comp id="954" class="1004" name="rhs_4_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="29" slack="0"/>
<pin id="956" dir="0" index="1" bw="60" slack="0"/>
<pin id="957" dir="0" index="2" bw="6" slack="0"/>
<pin id="958" dir="0" index="3" bw="7" slack="0"/>
<pin id="959" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_4/11 "/>
</bind>
</comp>

<comp id="964" class="1004" name="sext_ln813_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="63" slack="0"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/11 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sext_ln813_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="56" slack="1"/>
<pin id="970" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/11 "/>
</bind>
</comp>

<comp id="971" class="1004" name="ret_V_6_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="63" slack="0"/>
<pin id="973" dir="0" index="1" bw="56" slack="0"/>
<pin id="974" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/11 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sext_ln1347_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="48" slack="1"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/11 "/>
</bind>
</comp>

<comp id="980" class="1004" name="ret_V_7_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="64" slack="0"/>
<pin id="982" dir="0" index="1" bw="48" slack="0"/>
<pin id="983" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/11 "/>
</bind>
</comp>

<comp id="986" class="1004" name="trunc_ln2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="37" slack="0"/>
<pin id="988" dir="0" index="1" bw="75" slack="0"/>
<pin id="989" dir="0" index="2" bw="7" slack="0"/>
<pin id="990" dir="0" index="3" bw="8" slack="0"/>
<pin id="991" dir="1" index="4" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/11 "/>
</bind>
</comp>

<comp id="996" class="1004" name="Mx_V_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="4"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="0" index="2" bw="63" slack="7"/>
<pin id="1000" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_2/12 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="zext_ln1347_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="37" slack="1"/>
<pin id="1004" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/12 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="ret_V_8_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="64" slack="1"/>
<pin id="1007" dir="0" index="1" bw="37" slack="0"/>
<pin id="1008" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/12 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln1347_1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="29" slack="1"/>
<pin id="1012" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/12 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="ret_V_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="64" slack="0"/>
<pin id="1015" dir="0" index="1" bw="29" slack="0"/>
<pin id="1016" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/12 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="zext_ln1270_2_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="63" slack="1"/>
<pin id="1021" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_2/13 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="sext_ln1273_2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="1"/>
<pin id="1024" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/13 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="grp_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="0"/>
<pin id="1027" dir="0" index="1" bw="63" slack="0"/>
<pin id="1028" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/13 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="result_V_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="63" slack="0"/>
<pin id="1033" dir="0" index="1" bw="126" slack="0"/>
<pin id="1034" dir="0" index="2" bw="7" slack="0"/>
<pin id="1035" dir="0" index="3" bw="8" slack="0"/>
<pin id="1036" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/14 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_7_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="0"/>
<pin id="1043" dir="0" index="1" bw="126" slack="0"/>
<pin id="1044" dir="0" index="2" bw="8" slack="0"/>
<pin id="1045" dir="0" index="3" bw="8" slack="0"/>
<pin id="1046" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_7_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="0"/>
<pin id="1053" dir="0" index="1" bw="126" slack="0"/>
<pin id="1054" dir="0" index="2" bw="8" slack="0"/>
<pin id="1055" dir="0" index="3" bw="8" slack="0"/>
<pin id="1056" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_1/14 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_7_2_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="16" slack="0"/>
<pin id="1063" dir="0" index="1" bw="126" slack="0"/>
<pin id="1064" dir="0" index="2" bw="8" slack="0"/>
<pin id="1065" dir="0" index="3" bw="8" slack="0"/>
<pin id="1066" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_2/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_5_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="15" slack="0"/>
<pin id="1073" dir="0" index="1" bw="126" slack="0"/>
<pin id="1074" dir="0" index="2" bw="7" slack="0"/>
<pin id="1075" dir="0" index="3" bw="8" slack="0"/>
<pin id="1076" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="p_Result_8_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="0"/>
<pin id="1083" dir="0" index="1" bw="16" slack="1"/>
<pin id="1084" dir="0" index="2" bw="16" slack="0"/>
<pin id="1085" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/15 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="p_Result_8_1_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="0"/>
<pin id="1090" dir="0" index="1" bw="16" slack="1"/>
<pin id="1091" dir="0" index="2" bw="16" slack="0"/>
<pin id="1092" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8_1/15 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="p_Result_8_2_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="0" index="1" bw="16" slack="1"/>
<pin id="1098" dir="0" index="2" bw="16" slack="0"/>
<pin id="1099" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8_2/15 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="Ex_V_4_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="7"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="0" index="2" bw="11" slack="10"/>
<pin id="1106" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_4/15 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="p_Result_6_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="0"/>
<pin id="1110" dir="0" index="1" bw="15" slack="1"/>
<pin id="1111" dir="0" index="2" bw="17" slack="0"/>
<pin id="1112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/15 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="p_Result_s_37_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="0" index="2" bw="6" slack="0"/>
<pin id="1119" dir="0" index="3" bw="1" slack="0"/>
<pin id="1120" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_37/15 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_8_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="0"/>
<pin id="1128" dir="0" index="2" bw="1" slack="0"/>
<pin id="1129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_8/15 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="p_Result_32_1_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="0"/>
<pin id="1135" dir="0" index="1" bw="32" slack="0"/>
<pin id="1136" dir="0" index="2" bw="6" slack="0"/>
<pin id="1137" dir="0" index="3" bw="1" slack="0"/>
<pin id="1138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_32_1/15 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp_8_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="0"/>
<pin id="1145" dir="0" index="1" bw="32" slack="0"/>
<pin id="1146" dir="0" index="2" bw="1" slack="0"/>
<pin id="1147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_8_1/15 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="p_Result_32_2_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="0"/>
<pin id="1153" dir="0" index="1" bw="32" slack="0"/>
<pin id="1154" dir="0" index="2" bw="6" slack="0"/>
<pin id="1155" dir="0" index="3" bw="1" slack="0"/>
<pin id="1156" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_32_2/15 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_8_2_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="0"/>
<pin id="1163" dir="0" index="1" bw="32" slack="0"/>
<pin id="1164" dir="0" index="2" bw="1" slack="0"/>
<pin id="1165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_8_2/15 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="p_Result_32_3_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="0"/>
<pin id="1171" dir="0" index="1" bw="32" slack="0"/>
<pin id="1172" dir="0" index="2" bw="6" slack="0"/>
<pin id="1173" dir="0" index="3" bw="1" slack="0"/>
<pin id="1174" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_32_3/15 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_8_3_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="0"/>
<pin id="1181" dir="0" index="1" bw="32" slack="0"/>
<pin id="1182" dir="0" index="2" bw="1" slack="0"/>
<pin id="1183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_8_3/15 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="sext_ln186_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="11" slack="0"/>
<pin id="1189" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/15 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="zext_ln1488_1_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="0"/>
<pin id="1193" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/15 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="shl_ln1454_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="63" slack="1"/>
<pin id="1197" dir="0" index="1" bw="32" slack="0"/>
<pin id="1198" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454/15 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="icmp_ln453_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="0"/>
<pin id="1202" dir="0" index="1" bw="6" slack="0"/>
<pin id="1203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453/15 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="add_ln451_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="0"/>
<pin id="1208" dir="0" index="1" bw="6" slack="0"/>
<pin id="1209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451/15 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="zext_ln1488_2_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="0"/>
<pin id="1214" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/15 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="shl_ln1454_1_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="63" slack="0"/>
<pin id="1218" dir="0" index="1" bw="32" slack="0"/>
<pin id="1219" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_1/15 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="icmp_ln453_1_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="0"/>
<pin id="1224" dir="0" index="1" bw="6" slack="0"/>
<pin id="1225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453_1/15 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="add_ln451_1_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="0"/>
<pin id="1230" dir="0" index="1" bw="32" slack="0"/>
<pin id="1231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451_1/15 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="icmp_ln453_2_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="0"/>
<pin id="1236" dir="0" index="1" bw="6" slack="0"/>
<pin id="1237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453_2/15 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="add_ln451_2_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="0"/>
<pin id="1242" dir="0" index="1" bw="32" slack="0"/>
<pin id="1243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451_2/15 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="xor_ln453_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="0"/>
<pin id="1248" dir="0" index="1" bw="1" slack="0"/>
<pin id="1249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln453/15 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="and_ln453_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453/15 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="and_ln453_1_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="0"/>
<pin id="1260" dir="0" index="1" bw="1" slack="0"/>
<pin id="1261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453_1/15 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="and_ln453_2_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="0"/>
<pin id="1266" dir="0" index="1" bw="1" slack="0"/>
<pin id="1267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453_2/15 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="select_ln453_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="0"/>
<pin id="1272" dir="0" index="1" bw="32" slack="0"/>
<pin id="1273" dir="0" index="2" bw="32" slack="0"/>
<pin id="1274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/15 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="or_ln453_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="0"/>
<pin id="1280" dir="0" index="1" bw="1" slack="0"/>
<pin id="1281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln453/15 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="select_ln453_1_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="32" slack="0"/>
<pin id="1287" dir="0" index="2" bw="32" slack="0"/>
<pin id="1288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_1/15 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="select_ln453_2_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="0"/>
<pin id="1294" dir="0" index="1" bw="32" slack="0"/>
<pin id="1295" dir="0" index="2" bw="32" slack="0"/>
<pin id="1296" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_2/15 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="add_ln461_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="11" slack="0"/>
<pin id="1302" dir="0" index="1" bw="11" slack="0"/>
<pin id="1303" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln461/15 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="icmp_ln1653_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="63" slack="1"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/15 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="zext_ln1488_3_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_3/16 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="shl_ln1454_2_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="63" slack="1"/>
<pin id="1316" dir="0" index="1" bw="32" slack="0"/>
<pin id="1317" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_2/16 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="zext_ln1488_4_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="1"/>
<pin id="1321" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_4/16 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="shl_ln1454_3_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="63" slack="0"/>
<pin id="1324" dir="0" index="1" bw="32" slack="0"/>
<pin id="1325" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_3/16 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="sext_ln461_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="12" slack="1"/>
<pin id="1330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln461/16 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="newexp_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="12" slack="0"/>
<pin id="1333" dir="0" index="1" bw="32" slack="1"/>
<pin id="1334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/16 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="tmp_15_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="0"/>
<pin id="1338" dir="0" index="1" bw="32" slack="0"/>
<pin id="1339" dir="0" index="2" bw="6" slack="0"/>
<pin id="1340" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="or_ln462_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="0"/>
<pin id="1346" dir="0" index="1" bw="1" slack="1"/>
<pin id="1347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln462/16 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="or_ln462_1_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="0"/>
<pin id="1351" dir="0" index="1" bw="1" slack="1"/>
<pin id="1352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln462_1/16 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="or_ln462_2_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="0"/>
<pin id="1356" dir="0" index="1" bw="1" slack="1"/>
<pin id="1357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln462_2/16 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_10_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="52" slack="0"/>
<pin id="1361" dir="0" index="1" bw="63" slack="0"/>
<pin id="1362" dir="0" index="2" bw="5" slack="0"/>
<pin id="1363" dir="0" index="3" bw="7" slack="0"/>
<pin id="1364" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/16 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="select_ln462_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="0"/>
<pin id="1371" dir="0" index="1" bw="1" slack="0"/>
<pin id="1372" dir="0" index="2" bw="52" slack="0"/>
<pin id="1373" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln462/16 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="tmp_11_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="52" slack="0"/>
<pin id="1379" dir="0" index="1" bw="63" slack="1"/>
<pin id="1380" dir="0" index="2" bw="5" slack="0"/>
<pin id="1381" dir="0" index="3" bw="7" slack="0"/>
<pin id="1382" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/16 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="tmp_12_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="52" slack="0"/>
<pin id="1388" dir="0" index="1" bw="63" slack="0"/>
<pin id="1389" dir="0" index="2" bw="5" slack="0"/>
<pin id="1390" dir="0" index="3" bw="7" slack="0"/>
<pin id="1391" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/16 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="select_ln462_1_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="0" index="1" bw="52" slack="0"/>
<pin id="1399" dir="0" index="2" bw="52" slack="0"/>
<pin id="1400" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln462_1/16 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="select_ln462_2_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="0"/>
<pin id="1405" dir="0" index="1" bw="52" slack="0"/>
<pin id="1406" dir="0" index="2" bw="52" slack="0"/>
<pin id="1407" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln462_2/16 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="tmp_13_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="52" slack="0"/>
<pin id="1413" dir="0" index="1" bw="63" slack="1"/>
<pin id="1414" dir="0" index="2" bw="5" slack="0"/>
<pin id="1415" dir="0" index="3" bw="7" slack="0"/>
<pin id="1416" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/16 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="significand_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="0"/>
<pin id="1422" dir="0" index="1" bw="52" slack="0"/>
<pin id="1423" dir="0" index="2" bw="52" slack="0"/>
<pin id="1424" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand/16 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="trunc_ln214_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="32" slack="0"/>
<pin id="1430" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln214/16 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="select_ln288_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="15"/>
<pin id="1434" dir="0" index="1" bw="11" slack="0"/>
<pin id="1435" dir="0" index="2" bw="1" slack="0"/>
<pin id="1436" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln288/16 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="select_ln311_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="11"/>
<pin id="1441" dir="0" index="1" bw="1" slack="0"/>
<pin id="1442" dir="0" index="2" bw="1" slack="0"/>
<pin id="1443" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/16 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="or_ln311_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="11"/>
<pin id="1448" dir="0" index="1" bw="1" slack="0"/>
<pin id="1449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln311/16 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="results_exp_V_1_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="0"/>
<pin id="1453" dir="0" index="1" bw="11" slack="0"/>
<pin id="1454" dir="0" index="2" bw="11" slack="0"/>
<pin id="1455" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V_1/16 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="results_exp_V_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="8"/>
<pin id="1461" dir="0" index="1" bw="11" slack="0"/>
<pin id="1462" dir="0" index="2" bw="11" slack="0"/>
<pin id="1463" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V/16 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="and_ln300_1_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="11"/>
<pin id="1468" dir="0" index="1" bw="1" slack="15"/>
<pin id="1469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300_1/16 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="xor_ln300_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="0"/>
<pin id="1472" dir="0" index="1" bw="1" slack="0"/>
<pin id="1473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300/16 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="select_ln300_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="0"/>
<pin id="1478" dir="0" index="1" bw="1" slack="0"/>
<pin id="1479" dir="0" index="2" bw="1" slack="0"/>
<pin id="1480" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300/16 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="or_ln300_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="8"/>
<pin id="1486" dir="0" index="1" bw="1" slack="11"/>
<pin id="1487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/16 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="results_sig_V_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="0"/>
<pin id="1490" dir="0" index="1" bw="52" slack="0"/>
<pin id="1491" dir="0" index="2" bw="52" slack="0"/>
<pin id="1492" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig_V/16 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="p_Result_18_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="64" slack="0"/>
<pin id="1498" dir="0" index="1" bw="1" slack="8"/>
<pin id="1499" dir="0" index="2" bw="11" slack="0"/>
<pin id="1500" dir="0" index="3" bw="52" slack="0"/>
<pin id="1501" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/16 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="bitcast_ln526_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="64" slack="0"/>
<pin id="1507" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/16 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="do_cos_read_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="7"/>
<pin id="1511" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="do_cos_read "/>
</bind>
</comp>

<comp id="1517" class="1005" name="p_Result_11_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="7"/>
<pin id="1519" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="din_exp_V_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="11" slack="4"/>
<pin id="1525" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="din_exp_V "/>
</bind>
</comp>

<comp id="1530" class="1005" name="closepath_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="1" slack="3"/>
<pin id="1532" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1537" class="1005" name="p_Result_12_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="52" slack="2"/>
<pin id="1539" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="ref_4oPi_table_256_V_addr_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="4" slack="1"/>
<pin id="1544" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_256_V_addr "/>
</bind>
</comp>

<comp id="1547" class="1005" name="trunc_ln628_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="7" slack="1"/>
<pin id="1549" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="icmp_ln1019_1_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="1" slack="7"/>
<pin id="1554" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="Med_V_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="170" slack="1"/>
<pin id="1560" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1563" class="1005" name="zext_ln1494_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="170" slack="1"/>
<pin id="1565" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="ret_V_5_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="170" slack="1"/>
<pin id="1570" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="Mx_bits_V_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="124" slack="1"/>
<pin id="1575" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V "/>
</bind>
</comp>

<comp id="1579" class="1005" name="k_V_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="3" slack="1"/>
<pin id="1581" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="1584" class="1005" name="k_V_1_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="3" slack="3"/>
<pin id="1586" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="k_V_1 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="Mx_V_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="63" slack="1"/>
<pin id="1592" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1597" class="1005" name="Ex_V_3_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="11" slack="1"/>
<pin id="1599" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V_3 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="isNeg_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="1" slack="1"/>
<pin id="1605" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1609" class="1005" name="icmp_ln1019_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="1" slack="3"/>
<pin id="1611" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="icmp_ln1019_2_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="1" slack="3"/>
<pin id="1617" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1019_2 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="tmp_4_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="7" slack="2"/>
<pin id="1625" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="B_V_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="56" slack="3"/>
<pin id="1630" dir="1" index="1" bw="56" slack="3"/>
</pin_list>
<bind>
<opset="B_V "/>
</bind>
</comp>

<comp id="1633" class="1005" name="B_trunc_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="49" slack="1"/>
<pin id="1635" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="1638" class="1005" name="zext_ln1271_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="98" slack="1"/>
<pin id="1640" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="cos_basis_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="4"/>
<pin id="1647" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1651" class="1005" name="B_squared_V_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="49" slack="1"/>
<pin id="1653" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_squared_V "/>
</bind>
</comp>

<comp id="1657" class="1005" name="zext_ln541_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="64" slack="1"/>
<pin id="1659" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="fourth_order_double_sin_cos_K1_V_addr_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="8" slack="1"/>
<pin id="1666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1669" class="1005" name="fourth_order_double_sin_cos_K2_V_addr_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="8" slack="1"/>
<pin id="1671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1674" class="1005" name="and_ln300_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="1" slack="8"/>
<pin id="1676" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="and_ln300 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="results_sign_V_4_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="1" slack="8"/>
<pin id="1682" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="results_sign_V_4 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="zext_ln818_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="98" slack="1"/>
<pin id="1687" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln818 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="fourth_order_double_sin_cos_K0_V_addr_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="8" slack="1"/>
<pin id="1694" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1697" class="1005" name="zext_ln1271_1_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="108" slack="1"/>
<pin id="1699" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_1 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="sext_ln1273_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="108" slack="1"/>
<pin id="1704" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="zext_ln1271_2_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="93" slack="1"/>
<pin id="1709" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_2 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="sext_ln1273_1_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="93" slack="1"/>
<pin id="1714" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="fourth_order_double_sin_cos_K3_V_addr_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="8" slack="1"/>
<pin id="1719" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_addr "/>
</bind>
</comp>

<comp id="1722" class="1005" name="fourth_order_double_sin_cos_K4_V_addr_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="8" slack="1"/>
<pin id="1724" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K4_V_addr "/>
</bind>
</comp>

<comp id="1727" class="1005" name="fourth_order_double_sin_cos_K0_V_load_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="59" slack="1"/>
<pin id="1729" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_load "/>
</bind>
</comp>

<comp id="1732" class="1005" name="rhs_1_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="56" slack="1"/>
<pin id="1734" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="rhs_2_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="48" slack="1"/>
<pin id="1739" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="trunc_ln1_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="42" slack="1"/>
<pin id="1744" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="fourth_order_double_sin_cos_K3_V_load_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="33" slack="1"/>
<pin id="1749" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_load "/>
</bind>
</comp>

<comp id="1752" class="1005" name="trunc_ln1270_1_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="35" slack="1"/>
<pin id="1754" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1270_1 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="fourth_order_double_sin_cos_K4_V_load_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="25" slack="1"/>
<pin id="1759" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K4_V_load "/>
</bind>
</comp>

<comp id="1762" class="1005" name="rhs_4_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="29" slack="1"/>
<pin id="1764" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_4 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="ret_V_7_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="64" slack="1"/>
<pin id="1769" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="trunc_ln2_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="37" slack="1"/>
<pin id="1774" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="Mx_V_2_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="63" slack="1"/>
<pin id="1779" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V_2 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="ret_V_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="64" slack="1"/>
<pin id="1784" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1787" class="1005" name="zext_ln1270_2_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="126" slack="1"/>
<pin id="1789" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_2 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="sext_ln1273_2_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="126" slack="1"/>
<pin id="1794" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_2 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="result_V_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="63" slack="1"/>
<pin id="1799" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1803" class="1005" name="tmp_7_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="16" slack="1"/>
<pin id="1805" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="tmp_7_1_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="16" slack="1"/>
<pin id="1810" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_1 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="tmp_7_2_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="16" slack="1"/>
<pin id="1815" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_2 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="tmp_5_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="15" slack="1"/>
<pin id="1820" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="tmp_8_2_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="32" slack="1"/>
<pin id="1825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="tmp_8_3_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="32" slack="1"/>
<pin id="1830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_3 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="shl_ln1454_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="63" slack="1"/>
<pin id="1835" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1454 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="icmp_ln453_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="1" slack="1"/>
<pin id="1840" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln453 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="shl_ln1454_1_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="63" slack="1"/>
<pin id="1845" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1454_1 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="and_ln453_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="1" slack="1"/>
<pin id="1851" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln453 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="and_ln453_2_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="1" slack="1"/>
<pin id="1856" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln453_2 "/>
</bind>
</comp>

<comp id="1859" class="1005" name="select_ln453_2_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="32" slack="1"/>
<pin id="1861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln453_2 "/>
</bind>
</comp>

<comp id="1864" class="1005" name="add_ln461_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="12" slack="1"/>
<pin id="1866" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln461 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="icmp_ln1653_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="1" slack="1"/>
<pin id="1871" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1653 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="218"><net_src comp="16" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="14" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="220" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="22" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="304" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="304" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="316" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="304" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="316" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="32" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="330" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="340" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="346" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="354" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="372"><net_src comp="346" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="326" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="386"><net_src comp="233" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="409" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="58" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="60" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="409" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="64" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="438"><net_src comp="68" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="70" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="64" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="74" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="54" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="446" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="76" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="464" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="488"><net_src comp="78" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="475" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="22" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="80" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="482" pin="4"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="492" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="86" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="88" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="515"><net_src comp="90" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="54" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="500" pin="4"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="92" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="54" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="530" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="475" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="554"><net_src comp="94" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="80" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="562"><net_src comp="439" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="534" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="96" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="40" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="70" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="98" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="589"><net_src comp="100" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="582" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="601"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="602" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="606" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="622"><net_src comp="611" pin="2"/><net_sink comp="616" pin=2"/></net>

<net id="629"><net_src comp="102" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="616" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="104" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="28" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="636"><net_src comp="616" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="106" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="616" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="38" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="108" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="668"><net_src comp="110" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="669"><net_src comp="112" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="670"><net_src comp="54" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="671"><net_src comp="54" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="672"><net_src comp="112" pin="0"/><net_sink comp="656" pin=4"/></net>

<net id="673"><net_src comp="112" pin="0"/><net_sink comp="656" pin=5"/></net>

<net id="674"><net_src comp="54" pin="0"/><net_sink comp="656" pin=6"/></net>

<net id="675"><net_src comp="54" pin="0"/><net_sink comp="656" pin=7"/></net>

<net id="676"><net_src comp="112" pin="0"/><net_sink comp="656" pin=8"/></net>

<net id="681"><net_src comp="656" pin="10"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="54" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="689"><net_src comp="656" pin="10"/><net_sink comp="683" pin=2"/></net>

<net id="696"><net_src comp="114" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="650" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="116" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="118" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="705"><net_src comp="656" pin="10"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="677" pin="2"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="120" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="700" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="725"><net_src comp="122" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="746"><net_src comp="124" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="747"><net_src comp="112" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="748"><net_src comp="112" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="749"><net_src comp="112" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="750"><net_src comp="54" pin="0"/><net_sink comp="726" pin=4"/></net>

<net id="751"><net_src comp="54" pin="0"/><net_sink comp="726" pin=5"/></net>

<net id="752"><net_src comp="54" pin="0"/><net_sink comp="726" pin=6"/></net>

<net id="753"><net_src comp="54" pin="0"/><net_sink comp="726" pin=7"/></net>

<net id="754"><net_src comp="112" pin="0"/><net_sink comp="726" pin=8"/></net>

<net id="755"><net_src comp="112" pin="0"/><net_sink comp="726" pin=9"/></net>

<net id="756"><net_src comp="54" pin="0"/><net_sink comp="726" pin=10"/></net>

<net id="757"><net_src comp="54" pin="0"/><net_sink comp="726" pin=11"/></net>

<net id="758"><net_src comp="54" pin="0"/><net_sink comp="726" pin=12"/></net>

<net id="759"><net_src comp="54" pin="0"/><net_sink comp="726" pin=13"/></net>

<net id="760"><net_src comp="112" pin="0"/><net_sink comp="726" pin=14"/></net>

<net id="761"><net_src comp="112" pin="0"/><net_sink comp="726" pin=15"/></net>

<net id="762"><net_src comp="112" pin="0"/><net_sink comp="726" pin=16"/></net>

<net id="763"><net_src comp="720" pin="3"/><net_sink comp="726" pin=17"/></net>

<net id="784"><net_src comp="124" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="785"><net_src comp="112" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="786"><net_src comp="112" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="787"><net_src comp="54" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="788"><net_src comp="112" pin="0"/><net_sink comp="764" pin=4"/></net>

<net id="789"><net_src comp="54" pin="0"/><net_sink comp="764" pin=5"/></net>

<net id="790"><net_src comp="54" pin="0"/><net_sink comp="764" pin=6"/></net>

<net id="791"><net_src comp="112" pin="0"/><net_sink comp="764" pin=7"/></net>

<net id="792"><net_src comp="54" pin="0"/><net_sink comp="764" pin=8"/></net>

<net id="793"><net_src comp="54" pin="0"/><net_sink comp="764" pin=9"/></net>

<net id="794"><net_src comp="112" pin="0"/><net_sink comp="764" pin=10"/></net>

<net id="795"><net_src comp="54" pin="0"/><net_sink comp="764" pin=11"/></net>

<net id="796"><net_src comp="54" pin="0"/><net_sink comp="764" pin=12"/></net>

<net id="797"><net_src comp="112" pin="0"/><net_sink comp="764" pin=13"/></net>

<net id="798"><net_src comp="54" pin="0"/><net_sink comp="764" pin=14"/></net>

<net id="799"><net_src comp="112" pin="0"/><net_sink comp="764" pin=15"/></net>

<net id="800"><net_src comp="112" pin="0"/><net_sink comp="764" pin=16"/></net>

<net id="801"><net_src comp="720" pin="3"/><net_sink comp="764" pin=17"/></net>

<net id="807"><net_src comp="683" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="726" pin="18"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="764" pin="18"/><net_sink comp="802" pin=2"/></net>

<net id="818"><net_src comp="54" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="814" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="54" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="802" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="824" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="840"><net_src comp="810" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="819" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="829" pin="2"/><net_sink comp="835" pin=2"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="843" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="843" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="863"><net_src comp="246" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="857" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="860" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="876"><net_src comp="259" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="870" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="873" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="889"><net_src comp="126" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="864" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="26" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="892"><net_src comp="128" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="899"><net_src comp="130" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="877" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="132" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="902"><net_src comp="134" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="909"><net_src comp="136" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="846" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="911"><net_src comp="104" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="912"><net_src comp="118" pin="0"/><net_sink comp="903" pin=3"/></net>

<net id="919"><net_src comp="138" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="851" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="921"><net_src comp="22" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="922"><net_src comp="118" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="928"><net_src comp="140" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="142" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="940"><net_src comp="930" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="952"><net_src comp="942" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="945" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="960"><net_src comp="144" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="948" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="146" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="963"><net_src comp="148" pin="0"/><net_sink comp="954" pin=3"/></net>

<net id="967"><net_src comp="923" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="975"><net_src comp="964" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="968" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="984"><net_src comp="971" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="992"><net_src comp="150" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="936" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="994"><net_src comp="152" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="995"><net_src comp="154" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="1001"><net_src comp="156" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1009"><net_src comp="1002" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1017"><net_src comp="1005" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1029"><net_src comp="1022" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1019" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1037"><net_src comp="158" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1038"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1039"><net_src comp="22" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1040"><net_src comp="160" pin="0"/><net_sink comp="1031" pin=3"/></net>

<net id="1047"><net_src comp="162" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="1025" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1049"><net_src comp="164" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1050"><net_src comp="160" pin="0"/><net_sink comp="1041" pin=3"/></net>

<net id="1057"><net_src comp="162" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="1025" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1059"><net_src comp="166" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1060"><net_src comp="168" pin="0"/><net_sink comp="1051" pin=3"/></net>

<net id="1067"><net_src comp="162" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="1025" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1069"><net_src comp="170" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1070"><net_src comp="172" pin="0"/><net_sink comp="1061" pin=3"/></net>

<net id="1077"><net_src comp="174" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="1025" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="22" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1080"><net_src comp="176" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1086"><net_src comp="178" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1087"><net_src comp="180" pin="0"/><net_sink comp="1081" pin=2"/></net>

<net id="1093"><net_src comp="178" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="180" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1100"><net_src comp="178" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="180" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1107"><net_src comp="70" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1113"><net_src comp="182" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="184" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1121"><net_src comp="186" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="1081" pin="3"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="146" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1124"><net_src comp="88" pin="0"/><net_sink comp="1115" pin=3"/></net>

<net id="1130"><net_src comp="188" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1115" pin="4"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="54" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1139"><net_src comp="186" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1140"><net_src comp="1088" pin="3"/><net_sink comp="1133" pin=1"/></net>

<net id="1141"><net_src comp="146" pin="0"/><net_sink comp="1133" pin=2"/></net>

<net id="1142"><net_src comp="88" pin="0"/><net_sink comp="1133" pin=3"/></net>

<net id="1148"><net_src comp="188" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="1133" pin="4"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="54" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1157"><net_src comp="186" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="1095" pin="3"/><net_sink comp="1151" pin=1"/></net>

<net id="1159"><net_src comp="146" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1160"><net_src comp="88" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1166"><net_src comp="188" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1167"><net_src comp="1151" pin="4"/><net_sink comp="1161" pin=1"/></net>

<net id="1168"><net_src comp="54" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1175"><net_src comp="186" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1176"><net_src comp="1108" pin="3"/><net_sink comp="1169" pin=1"/></net>

<net id="1177"><net_src comp="146" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1178"><net_src comp="88" pin="0"/><net_sink comp="1169" pin=3"/></net>

<net id="1184"><net_src comp="188" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="1169" pin="4"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="54" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1190"><net_src comp="1102" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="1125" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1199"><net_src comp="1191" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1204"><net_src comp="1125" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="190" pin="0"/><net_sink comp="1200" pin=1"/></net>

<net id="1210"><net_src comp="1143" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="190" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1215"><net_src comp="1143" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1220"><net_src comp="1195" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="1212" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1226"><net_src comp="1143" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1227"><net_src comp="190" pin="0"/><net_sink comp="1222" pin=1"/></net>

<net id="1232"><net_src comp="1161" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1233"><net_src comp="1206" pin="2"/><net_sink comp="1228" pin=1"/></net>

<net id="1238"><net_src comp="1161" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="190" pin="0"/><net_sink comp="1234" pin=1"/></net>

<net id="1244"><net_src comp="1179" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="1228" pin="2"/><net_sink comp="1240" pin=1"/></net>

<net id="1250"><net_src comp="1222" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="54" pin="0"/><net_sink comp="1246" pin=1"/></net>

<net id="1256"><net_src comp="1200" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="1246" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1262"><net_src comp="1222" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="1234" pin="2"/><net_sink comp="1258" pin=1"/></net>

<net id="1268"><net_src comp="1258" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="1200" pin="2"/><net_sink comp="1264" pin=1"/></net>

<net id="1275"><net_src comp="1264" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1276"><net_src comp="1240" pin="2"/><net_sink comp="1270" pin=1"/></net>

<net id="1277"><net_src comp="1206" pin="2"/><net_sink comp="1270" pin=2"/></net>

<net id="1282"><net_src comp="1264" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="1252" pin="2"/><net_sink comp="1278" pin=1"/></net>

<net id="1289"><net_src comp="1200" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1290"><net_src comp="1228" pin="2"/><net_sink comp="1284" pin=1"/></net>

<net id="1291"><net_src comp="1125" pin="3"/><net_sink comp="1284" pin=2"/></net>

<net id="1297"><net_src comp="1278" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1298"><net_src comp="1270" pin="3"/><net_sink comp="1292" pin=1"/></net>

<net id="1299"><net_src comp="1284" pin="3"/><net_sink comp="1292" pin=2"/></net>

<net id="1304"><net_src comp="1187" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="192" pin="0"/><net_sink comp="1300" pin=1"/></net>

<net id="1310"><net_src comp="194" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1318"><net_src comp="1311" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1326"><net_src comp="1314" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1319" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1335"><net_src comp="1328" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1341"><net_src comp="204" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1342"><net_src comp="1331" pin="2"/><net_sink comp="1336" pin=1"/></net>

<net id="1343"><net_src comp="146" pin="0"/><net_sink comp="1336" pin=2"/></net>

<net id="1348"><net_src comp="1336" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1353"><net_src comp="1344" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1358"><net_src comp="1344" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1365"><net_src comp="206" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1366"><net_src comp="1322" pin="2"/><net_sink comp="1359" pin=1"/></net>

<net id="1367"><net_src comp="40" pin="0"/><net_sink comp="1359" pin=2"/></net>

<net id="1368"><net_src comp="86" pin="0"/><net_sink comp="1359" pin=3"/></net>

<net id="1374"><net_src comp="1344" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1375"><net_src comp="44" pin="0"/><net_sink comp="1369" pin=1"/></net>

<net id="1376"><net_src comp="1359" pin="4"/><net_sink comp="1369" pin=2"/></net>

<net id="1383"><net_src comp="206" pin="0"/><net_sink comp="1377" pin=0"/></net>

<net id="1384"><net_src comp="40" pin="0"/><net_sink comp="1377" pin=2"/></net>

<net id="1385"><net_src comp="86" pin="0"/><net_sink comp="1377" pin=3"/></net>

<net id="1392"><net_src comp="206" pin="0"/><net_sink comp="1386" pin=0"/></net>

<net id="1393"><net_src comp="1314" pin="2"/><net_sink comp="1386" pin=1"/></net>

<net id="1394"><net_src comp="40" pin="0"/><net_sink comp="1386" pin=2"/></net>

<net id="1395"><net_src comp="86" pin="0"/><net_sink comp="1386" pin=3"/></net>

<net id="1401"><net_src comp="1377" pin="4"/><net_sink comp="1396" pin=1"/></net>

<net id="1402"><net_src comp="1386" pin="4"/><net_sink comp="1396" pin=2"/></net>

<net id="1408"><net_src comp="1349" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1409"><net_src comp="1369" pin="3"/><net_sink comp="1403" pin=1"/></net>

<net id="1410"><net_src comp="1396" pin="3"/><net_sink comp="1403" pin=2"/></net>

<net id="1417"><net_src comp="206" pin="0"/><net_sink comp="1411" pin=0"/></net>

<net id="1418"><net_src comp="40" pin="0"/><net_sink comp="1411" pin=2"/></net>

<net id="1419"><net_src comp="86" pin="0"/><net_sink comp="1411" pin=3"/></net>

<net id="1425"><net_src comp="1354" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1426"><net_src comp="1403" pin="3"/><net_sink comp="1420" pin=1"/></net>

<net id="1427"><net_src comp="1411" pin="4"/><net_sink comp="1420" pin=2"/></net>

<net id="1431"><net_src comp="1331" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1437"><net_src comp="208" pin="0"/><net_sink comp="1432" pin=1"/></net>

<net id="1438"><net_src comp="70" pin="0"/><net_sink comp="1432" pin=2"/></net>

<net id="1444"><net_src comp="98" pin="0"/><net_sink comp="1439" pin=1"/></net>

<net id="1445"><net_src comp="70" pin="0"/><net_sink comp="1439" pin=2"/></net>

<net id="1450"><net_src comp="1344" pin="2"/><net_sink comp="1446" pin=1"/></net>

<net id="1456"><net_src comp="1446" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1457"><net_src comp="1439" pin="3"/><net_sink comp="1451" pin=1"/></net>

<net id="1458"><net_src comp="1428" pin="1"/><net_sink comp="1451" pin=2"/></net>

<net id="1464"><net_src comp="1432" pin="3"/><net_sink comp="1459" pin=1"/></net>

<net id="1465"><net_src comp="1451" pin="3"/><net_sink comp="1459" pin=2"/></net>

<net id="1474"><net_src comp="1466" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1475"><net_src comp="54" pin="0"/><net_sink comp="1470" pin=1"/></net>

<net id="1481"><net_src comp="1470" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1482"><net_src comp="210" pin="0"/><net_sink comp="1476" pin=1"/></net>

<net id="1483"><net_src comp="44" pin="0"/><net_sink comp="1476" pin=2"/></net>

<net id="1493"><net_src comp="1484" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1494"><net_src comp="1476" pin="3"/><net_sink comp="1488" pin=1"/></net>

<net id="1495"><net_src comp="1420" pin="3"/><net_sink comp="1488" pin=2"/></net>

<net id="1502"><net_src comp="212" pin="0"/><net_sink comp="1496" pin=0"/></net>

<net id="1503"><net_src comp="1459" pin="3"/><net_sink comp="1496" pin=2"/></net>

<net id="1504"><net_src comp="1488" pin="3"/><net_sink comp="1496" pin=3"/></net>

<net id="1508"><net_src comp="1496" pin="4"/><net_sink comp="1505" pin=0"/></net>

<net id="1512"><net_src comp="214" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1515"><net_src comp="1509" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1516"><net_src comp="1509" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1520"><net_src comp="308" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1526"><net_src comp="316" pin="4"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1529"><net_src comp="1523" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1533"><net_src comp="330" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1535"><net_src comp="1530" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1536"><net_src comp="1530" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1540"><net_src comp="336" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1545"><net_src comp="226" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1550"><net_src comp="369" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1555"><net_src comp="373" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1557"><net_src comp="1552" pin="1"/><net_sink comp="1466" pin=1"/></net>

<net id="1561"><net_src comp="388" pin="4"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1566"><net_src comp="405" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1571"><net_src comp="409" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1576"><net_src comp="414" pin="4"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1578"><net_src comp="1573" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1582"><net_src comp="424" pin="4"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1587"><net_src comp="453" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="656" pin=9"/></net>

<net id="1589"><net_src comp="1584" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1593"><net_src comp="548" pin="4"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1595"><net_src comp="1590" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1596"><net_src comp="1590" pin="1"/><net_sink comp="996" pin=2"/></net>

<net id="1600"><net_src comp="558" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1602"><net_src comp="1597" pin="1"/><net_sink comp="1102" pin=2"/></net>

<net id="1606"><net_src comp="564" pin="3"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1608"><net_src comp="1603" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1612"><net_src comp="572" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1614"><net_src comp="1609" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1618"><net_src comp="577" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1620"><net_src comp="1615" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1621"><net_src comp="1615" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1622"><net_src comp="1615" pin="1"/><net_sink comp="1484" pin=1"/></net>

<net id="1626"><net_src comp="623" pin="4"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="1631"><net_src comp="633" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1636"><net_src comp="637" pin="4"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1641"><net_src comp="647" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1643"><net_src comp="1638" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1644"><net_src comp="1638" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1648"><net_src comp="683" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1650"><net_src comp="1645" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1654"><net_src comp="690" pin="4"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1656"><net_src comp="1651" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1660"><net_src comp="714" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1663"><net_src comp="1657" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1667"><net_src comp="239" pin="3"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1672"><net_src comp="252" pin="3"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1677"><net_src comp="810" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1679"><net_src comp="1674" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1683"><net_src comp="835" pin="3"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="1496" pin=1"/></net>

<net id="1688"><net_src comp="843" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1690"><net_src comp="1685" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1691"><net_src comp="1685" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1695"><net_src comp="265" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1700"><net_src comp="857" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1705"><net_src comp="860" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1710"><net_src comp="870" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1715"><net_src comp="873" pin="1"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1720"><net_src comp="278" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1725"><net_src comp="291" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1730"><net_src comp="272" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1735"><net_src comp="883" pin="4"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1740"><net_src comp="893" pin="4"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1745"><net_src comp="903" pin="4"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1750"><net_src comp="285" pin="3"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1755"><net_src comp="913" pin="4"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1760"><net_src comp="298" pin="3"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1765"><net_src comp="954" pin="4"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1770"><net_src comp="980" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1775"><net_src comp="986" pin="4"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1780"><net_src comp="996" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1785"><net_src comp="1013" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1790"><net_src comp="1019" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1795"><net_src comp="1022" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1800"><net_src comp="1031" pin="4"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1802"><net_src comp="1797" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1806"><net_src comp="1041" pin="4"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1811"><net_src comp="1051" pin="4"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1816"><net_src comp="1061" pin="4"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1821"><net_src comp="1071" pin="4"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1826"><net_src comp="1161" pin="3"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1831"><net_src comp="1179" pin="3"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1836"><net_src comp="1195" pin="2"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="1411" pin=1"/></net>

<net id="1841"><net_src comp="1200" pin="2"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1846"><net_src comp="1216" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1848"><net_src comp="1843" pin="1"/><net_sink comp="1377" pin=1"/></net>

<net id="1852"><net_src comp="1252" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1857"><net_src comp="1264" pin="2"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1862"><net_src comp="1292" pin="3"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1867"><net_src comp="1300" pin="2"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1872"><net_src comp="1306" pin="2"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="1344" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sin_or_cos<double> : t_in | {1 }
	Port: sin_or_cos<double> : do_cos | {1 }
	Port: sin_or_cos<double> : ref_4oPi_table_256_V | {1 2 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K0_V | {9 10 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K1_V | {8 9 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K2_V | {8 9 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K3_V | {9 10 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K4_V | {9 10 }
  - Chain level:
	State 1
		p_Result_11 : 1
		din_exp_V : 1
		din_sig_V : 1
		closepath : 2
		p_Result_12 : 1
		add_ln214 : 2
		addr : 3
		tmp : 4
		zext_ln668 : 5
		ref_4oPi_table_256_V_addr : 6
		table_256_V : 7
		trunc_ln628 : 4
		icmp_ln1019_1 : 2
	State 2
		r_V_15 : 1
		Med_V : 2
	State 3
		zext_ln1494 : 1
		ret_V_5 : 2
	State 4
		Mx_bits_V : 1
		k_V : 1
	State 5
		select_ln482 : 1
		tmp_1 : 1
		p_Result_14 : 2
		p_Result_2 : 3
		p_Result_15 : 4
		sext_ln1204 : 5
		tmp_s : 6
		Mx_zeros : 7
		zext_ln841 : 8
		zext_ln1454 : 8
		r : 9
		Mx_V : 10
		Ex_V_3 : 9
		isNeg : 10
	State 6
		sub_ln1512 : 1
		ush : 2
		sext_ln1488 : 3
		zext_ln1488 : 4
		r_V : 5
		r_V_2 : 5
		r_V_16 : 6
		tmp_4 : 7
		B_V : 7
		B_trunc : 7
	State 7
		r_V_4 : 1
	State 8
		xor_ln271 : 1
		cos_basis : 1
		B_squared_V : 1
		sin_basis : 1
		p_Result_16 : 2
		zext_ln541 : 3
		fourth_order_double_sin_cos_K1_V_addr : 4
		fourth_order_double_sin_cos_K1_V_load : 5
		fourth_order_double_sin_cos_K2_V_addr : 4
		fourth_order_double_sin_cos_K2_V_load : 5
		tmp_9 : 1
		tmp_2 : 1
		results_sign_V : 2
		results_sign_V_3 : 3
		results_sign_V_4 : 3
	State 9
		r_V_5 : 1
		r_V_7 : 1
		fourth_order_double_sin_cos_K0_V_load : 1
		sext_ln1273 : 1
		r_V_9 : 2
		sext_ln1273_1 : 1
		r_V_10 : 2
		fourth_order_double_sin_cos_K3_V_load : 1
		fourth_order_double_sin_cos_K4_V_load : 1
	State 10
		rhs_1 : 1
		rhs_2 : 1
		trunc_ln1 : 1
		trunc_ln1270_1 : 1
	State 11
		r_V_11 : 1
		r_V_12 : 1
		rhs_4 : 2
		sext_ln813 : 1
		ret_V_6 : 2
		ret_V_7 : 3
		trunc_ln2 : 2
	State 12
		ret_V_8 : 1
		ret_V : 2
	State 13
		r_V_14 : 1
	State 14
		result_V : 1
		tmp_7 : 1
		tmp_7_1 : 1
		tmp_7_2 : 1
		tmp_5 : 1
	State 15
		p_Result_s_37 : 1
		tmp_8 : 2
		p_Result_32_1 : 1
		tmp_8_1 : 2
		p_Result_32_2 : 1
		tmp_8_2 : 2
		p_Result_32_3 : 1
		tmp_8_3 : 2
		sext_ln186 : 1
		zext_ln1488_1 : 3
		shl_ln1454 : 4
		icmp_ln453 : 3
		add_ln451 : 3
		zext_ln1488_2 : 3
		shl_ln1454_1 : 5
		icmp_ln453_1 : 3
		add_ln451_1 : 4
		icmp_ln453_2 : 3
		add_ln451_2 : 5
		xor_ln453 : 4
		and_ln453 : 4
		and_ln453_1 : 4
		and_ln453_2 : 4
		select_ln453 : 4
		or_ln453 : 4
		select_ln453_1 : 5
		select_ln453_2 : 4
		add_ln461 : 2
	State 16
		shl_ln1454_2 : 1
		shl_ln1454_3 : 2
		newexp : 1
		tmp_15 : 2
		or_ln462 : 3
		or_ln462_1 : 3
		or_ln462_2 : 3
		tmp_10 : 3
		select_ln462 : 3
		tmp_12 : 2
		select_ln462_1 : 3
		select_ln462_2 : 4
		significand : 5
		trunc_ln214 : 2
		or_ln311 : 3
		results_exp_V_1 : 3
		results_exp_V : 4
		results_sig_V : 6
		p_Result_18 : 7
		bitcast_ln526 : 8
		ret_ln316 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_409       |    27   |   361   |   178   |
|          |        grp_fu_650       |    8    |   135   |    87   |
|          |        grp_fu_846       |    8    |   135   |    87   |
|          |        grp_fu_851       |    8    |   135   |    87   |
|    mul   |        grp_fu_864       |    9    |   176   |   219   |
|          |        grp_fu_877       |    5    |   135   |    87   |
|          |      r_V_11_fu_936      |    4    |    0    |    22   |
|          |      r_V_12_fu_948      |    2    |    0    |    23   |
|          |       grp_fu_1025       |    15   |   361   |   178   |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_15_fu_382      |    0    |    0    |   950   |
|          |         r_fu_542        |    0    |    0    |   409   |
|          |       r_V_2_fu_611      |    0    |    0    |   179   |
|    shl   |    shl_ln1454_fu_1195   |    0    |    0    |   179   |
|          |   shl_ln1454_1_fu_1216  |    0    |    0    |   179   |
|          |   shl_ln1454_2_fu_1314  |    0    |    0    |   179   |
|          |   shl_ln1454_3_fu_1322  |    0    |    0    |   179   |
|----------|-------------------------|---------|---------|---------|
|          |       addr_fu_346       |    0    |    0    |    11   |
|          |   select_ln482_fu_439   |    0    |    0    |    11   |
|          |       k_V_1_fu_453      |    0    |    0    |    3    |
|          |    Mx_bits_V_3_fu_475   |    0    |    0    |   119   |
|          |        ush_fu_591       |    0    |    0    |    12   |
|          |      r_V_16_fu_616      |    0    |    0    |    62   |
|          |     cos_basis_fu_683    |    0    |    0    |    2    |
|          |     sin_basis_fu_700    |    0    |    0    |    2    |
|          |  results_sign_V_fu_802  |    0    |    0    |    2    |
|          | results_sign_V_4_fu_835 |    0    |    0    |    2    |
|          |      Mx_V_2_fu_996      |    0    |    0    |    62   |
|          |      Ex_V_4_fu_1102     |    0    |    0    |    11   |
|  select  |   select_ln453_fu_1270  |    0    |    0    |    32   |
|          |  select_ln453_1_fu_1284 |    0    |    0    |    32   |
|          |  select_ln453_2_fu_1292 |    0    |    0    |    32   |
|          |   select_ln462_fu_1369  |    0    |    0    |    52   |
|          |  select_ln462_1_fu_1396 |    0    |    0    |    52   |
|          |  select_ln462_2_fu_1403 |    0    |    0    |    52   |
|          |   significand_fu_1420   |    0    |    0    |    52   |
|          |   select_ln288_fu_1432  |    0    |    0    |    11   |
|          |   select_ln311_fu_1439  |    0    |    0    |    2    |
|          | results_exp_V_1_fu_1451 |    0    |    0    |    11   |
|          |  results_exp_V_fu_1459  |    0    |    0    |    11   |
|          |   select_ln300_fu_1476  |    0    |    0    |    2    |
|          |  results_sig_V_fu_1488  |    0    |    0    |    52   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln214_fu_340    |    0    |    0    |    18   |
|          |       Ex_V_fu_434       |    0    |    0    |    18   |
|          |      ret_V_6_fu_971     |    0    |    0    |    63   |
|          |      ret_V_7_fu_980     |    0    |    0    |    64   |
|    add   |     ret_V_8_fu_1005     |    0    |    0    |    64   |
|          |      ret_V_fu_1013      |    0    |    0    |    64   |
|          |    add_ln451_fu_1206    |    0    |    0    |    39   |
|          |   add_ln451_1_fu_1228   |    0    |    0    |    39   |
|          |   add_ln451_2_fu_1240   |    0    |    0    |    39   |
|          |    add_ln461_fu_1300    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |    Mx_bits_V_1_fu_470   |    0    |    0    |   131   |
|    sub   |      Ex_V_3_fu_558      |    0    |    0    |    18   |
|          |    sub_ln1512_fu_585    |    0    |    0    |    18   |
|          |      newexp_fu_1331     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |        r_V_fu_606       |    0    |    0    |   179   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_656      |    0    |    0    |    43   |
|    mux   |       tmp_9_fu_726      |    0    |    0    |    65   |
|          |       tmp_2_fu_764      |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|          |     closepath_fu_330    |    0    |    0    |    11   |
|          |   icmp_ln1019_1_fu_373  |    0    |    0    |    24   |
|          |    icmp_ln1019_fu_572   |    0    |    0    |    11   |
|   icmp   |   icmp_ln1019_2_fu_577  |    0    |    0    |    11   |
|          |    icmp_ln453_fu_1200   |    0    |    0    |    20   |
|          |   icmp_ln453_1_fu_1222  |    0    |    0    |    20   |
|          |   icmp_ln453_2_fu_1234  |    0    |    0    |    20   |
|          |   icmp_ln1653_fu_1306   |    0    |    0    |    28   |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_s_fu_464    |    0    |    0    |    2    |
|          |     and_ln300_fu_810    |    0    |    0    |    2    |
|          | results_sign_V_2_fu_819 |    0    |    0    |    2    |
|    and   | results_sign_V_3_fu_829 |    0    |    0    |    2    |
|          |    and_ln453_fu_1252    |    0    |    0    |    2    |
|          |   and_ln453_1_fu_1258   |    0    |    0    |    2    |
|          |   and_ln453_2_fu_1264   |    0    |    0    |    2    |
|          |   and_ln300_1_fu_1466   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    xor_ln1027_fu_459    |    0    |    0    |    2    |
|          |     xor_ln271_fu_677    |    0    |    0    |    2    |
|    xor   |     xor_ln307_fu_814    |    0    |    0    |    2    |
|          |     xor_ln311_fu_824    |    0    |    0    |    2    |
|          |    xor_ln453_fu_1246    |    0    |    0    |    2    |
|          |    xor_ln300_fu_1470    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln453_fu_1278    |    0    |    0    |    2    |
|          |     or_ln462_fu_1344    |    0    |    0    |    2    |
|    or    |    or_ln462_1_fu_1349   |    0    |    0    |    2    |
|          |    or_ln462_2_fu_1354   |    0    |    0    |    2    |
|          |     or_ln311_fu_1446    |    0    |    0    |    2    |
|          |     or_ln300_fu_1484    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   | do_cos_read_read_fu_214 |    0    |    0    |    0    |
|          |  t_in_read_read_fu_220  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_11_fu_308   |    0    |    0    |    0    |
| bitselect|       tmp_6_fu_446      |    0    |    0    |    0    |
|          |       isNeg_fu_564      |    0    |    0    |    0    |
|          |      tmp_15_fu_1336     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_exp_V_fu_316    |    0    |    0    |    0    |
|          |        tmp_fu_354       |    0    |    0    |    0    |
|          |       Med_V_fu_388      |    0    |    0    |    0    |
|          |     Mx_bits_V_fu_414    |    0    |    0    |    0    |
|          |        k_V_fu_424       |    0    |    0    |    0    |
|          |       tmp_1_fu_482      |    0    |    0    |    0    |
|          |    p_Result_2_fu_500    |    0    |    0    |    0    |
|          |       Mx_V_fu_548       |    0    |    0    |    0    |
|          |       tmp_4_fu_623      |    0    |    0    |    0    |
|          |      B_trunc_fu_637     |    0    |    0    |    0    |
|          |    B_squared_V_fu_690   |    0    |    0    |    0    |
|          |       rhs_1_fu_883      |    0    |    0    |    0    |
|          |       rhs_2_fu_893      |    0    |    0    |    0    |
|          |     trunc_ln1_fu_903    |    0    |    0    |    0    |
|partselect|  trunc_ln1270_1_fu_913  |    0    |    0    |    0    |
|          |       rhs_4_fu_954      |    0    |    0    |    0    |
|          |     trunc_ln2_fu_986    |    0    |    0    |    0    |
|          |     result_V_fu_1031    |    0    |    0    |    0    |
|          |      tmp_7_fu_1041      |    0    |    0    |    0    |
|          |     tmp_7_1_fu_1051     |    0    |    0    |    0    |
|          |     tmp_7_2_fu_1061     |    0    |    0    |    0    |
|          |      tmp_5_fu_1071      |    0    |    0    |    0    |
|          |  p_Result_s_37_fu_1115  |    0    |    0    |    0    |
|          |  p_Result_32_1_fu_1133  |    0    |    0    |    0    |
|          |  p_Result_32_2_fu_1151  |    0    |    0    |    0    |
|          |  p_Result_32_3_fu_1169  |    0    |    0    |    0    |
|          |      tmp_10_fu_1359     |    0    |    0    |    0    |
|          |      tmp_11_fu_1377     |    0    |    0    |    0    |
|          |      tmp_12_fu_1386     |    0    |    0    |    0    |
|          |      tmp_13_fu_1411     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_sig_V_fu_326    |    0    |    0    |    0    |
|          |    p_Result_12_fu_336   |    0    |    0    |    0    |
|   trunc  |    trunc_ln628_fu_369   |    0    |    0    |    0    |
|          |     Mx_zeros_fu_530     |    0    |    0    |    0    |
|          |        B_V_fu_633       |    0    |    0    |    0    |
|          |   trunc_ln214_fu_1428   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln668_fu_364    |    0    |    0    |    0    |
|          |    zext_ln930_fu_379    |    0    |    0    |    0    |
|          |    zext_ln1494_fu_405   |    0    |    0    |    0    |
|          |    zext_ln841_fu_534    |    0    |    0    |    0    |
|          |    zext_ln1454_fu_538   |    0    |    0    |    0    |
|          |    zext_ln1488_fu_602   |    0    |    0    |    0    |
|          |    zext_ln1271_fu_647   |    0    |    0    |    0    |
|          |    zext_ln541_fu_714    |    0    |    0    |    0    |
|          |    zext_ln818_fu_843    |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_857  |    0    |    0    |    0    |
|   zext   |   zext_ln1271_2_fu_870  |    0    |    0    |    0    |
|          |    zext_ln1270_fu_930   |    0    |    0    |    0    |
|          |    zext_ln1273_fu_933   |    0    |    0    |    0    |
|          |   zext_ln1270_1_fu_942  |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_945  |    0    |    0    |    0    |
|          |   zext_ln1347_fu_1002   |    0    |    0    |    0    |
|          |  zext_ln1347_1_fu_1010  |    0    |    0    |    0    |
|          |  zext_ln1270_2_fu_1019  |    0    |    0    |    0    |
|          |  zext_ln1488_1_fu_1191  |    0    |    0    |    0    |
|          |  zext_ln1488_2_fu_1212  |    0    |    0    |    0    |
|          |  zext_ln1488_3_fu_1311  |    0    |    0    |    0    |
|          |  zext_ln1488_4_fu_1319  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_13_fu_398   |    0    |    0    |    0    |
|          |    p_Result_14_fu_492   |    0    |    0    |    0    |
|          |    p_Result_15_fu_510   |    0    |    0    |    0    |
|          |    p_Result_16_fu_707   |    0    |    0    |    0    |
|          |    p_Result_17_fu_720   |    0    |    0    |    0    |
|bitconcatenate|       t1_V_fu_923       |    0    |    0    |    0    |
|          |    p_Result_8_fu_1081   |    0    |    0    |    0    |
|          |   p_Result_8_1_fu_1088  |    0    |    0    |    0    |
|          |   p_Result_8_2_fu_1095  |    0    |    0    |    0    |
|          |    p_Result_6_fu_1108   |    0    |    0    |    0    |
|          |   p_Result_18_fu_1496   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1204_fu_518   |    0    |    0    |    0    |
|          |    sext_ln1535_fu_582   |    0    |    0    |    0    |
|          |    sext_ln1488_fu_598   |    0    |    0    |    0    |
|          |    sext_ln1273_fu_860   |    0    |    0    |    0    |
|          |   sext_ln1273_1_fu_873  |    0    |    0    |    0    |
|   sext   |    sext_ln813_fu_964    |    0    |    0    |    0    |
|          |   sext_ln813_1_fu_968   |    0    |    0    |    0    |
|          |    sext_ln1347_fu_977   |    0    |    0    |    0    |
|          |  sext_ln1273_2_fu_1022  |    0    |    0    |    0    |
|          |    sext_ln186_fu_1187   |    0    |    0    |    0    |
|          |    sext_ln461_fu_1328   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_522      |    0    |    0    |    0    |
|          |      tmp_8_fu_1125      |    0    |    0    |    0    |
|   cttz   |     tmp_8_1_fu_1143     |    0    |    0    |    0    |
|          |     tmp_8_2_fu_1161     |    0    |    0    |    0    |
|          |     tmp_8_3_fu_1179     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    86   |   1438  |   5083  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------+--------+
|                                              |   FF   |
+----------------------------------------------+--------+
|                 B_V_reg_1628                 |   56   |
|             B_squared_V_reg_1651             |   49   |
|               B_trunc_reg_1633               |   49   |
|                Ex_V_3_reg_1597               |   11   |
|                Med_V_reg_1558                |   170  |
|                Mx_V_2_reg_1777               |   63   |
|                 Mx_V_reg_1590                |   63   |
|              Mx_bits_V_reg_1573              |   124  |
|              add_ln461_reg_1864              |   12   |
|              and_ln300_reg_1674              |    1   |
|             and_ln453_2_reg_1854             |    1   |
|              and_ln453_reg_1849              |    1   |
|              closepath_reg_1530              |    1   |
|              cos_basis_reg_1645              |    1   |
|              din_exp_V_reg_1523              |   11   |
|             do_cos_read_reg_1509             |    1   |
|fourth_order_double_sin_cos_K0_V_addr_reg_1692|    8   |
|fourth_order_double_sin_cos_K0_V_load_reg_1727|   59   |
|fourth_order_double_sin_cos_K1_V_addr_reg_1664|    8   |
|fourth_order_double_sin_cos_K2_V_addr_reg_1669|    8   |
|fourth_order_double_sin_cos_K3_V_addr_reg_1717|    8   |
|fourth_order_double_sin_cos_K3_V_load_reg_1747|   33   |
|fourth_order_double_sin_cos_K4_V_addr_reg_1722|    8   |
|fourth_order_double_sin_cos_K4_V_load_reg_1757|   25   |
|            icmp_ln1019_1_reg_1552            |    1   |
|            icmp_ln1019_2_reg_1615            |    1   |
|             icmp_ln1019_reg_1609             |    1   |
|             icmp_ln1653_reg_1869             |    1   |
|              icmp_ln453_reg_1838             |    1   |
|                isNeg_reg_1603                |    1   |
|                k_V_1_reg_1584                |    3   |
|                 k_V_reg_1579                 |    3   |
|             p_Result_11_reg_1517             |    1   |
|             p_Result_12_reg_1537             |   52   |
|      ref_4oPi_table_256_V_addr_reg_1542      |    4   |
|               result_V_reg_1797              |   63   |
|           results_sign_V_4_reg_1680          |    1   |
|               ret_V_5_reg_1568               |   170  |
|               ret_V_7_reg_1767               |   64   |
|                ret_V_reg_1782                |   64   |
|                rhs_1_reg_1732                |   56   |
|                rhs_2_reg_1737                |   48   |
|                rhs_4_reg_1762                |   29   |
|            select_ln453_2_reg_1859           |   32   |
|            sext_ln1273_1_reg_1712            |   93   |
|            sext_ln1273_2_reg_1792            |   126  |
|             sext_ln1273_reg_1702             |   108  |
|             shl_ln1454_1_reg_1843            |   63   |
|              shl_ln1454_reg_1833             |   63   |
|                tmp_4_reg_1623                |    7   |
|                tmp_5_reg_1818                |   15   |
|               tmp_7_1_reg_1808               |   16   |
|               tmp_7_2_reg_1813               |   16   |
|                tmp_7_reg_1803                |   16   |
|               tmp_8_2_reg_1823               |   32   |
|               tmp_8_3_reg_1828               |   32   |
|            trunc_ln1270_1_reg_1752           |   35   |
|              trunc_ln1_reg_1742              |   42   |
|              trunc_ln2_reg_1772              |   37   |
|             trunc_ln628_reg_1547             |    7   |
|            zext_ln1270_2_reg_1787            |   126  |
|            zext_ln1271_1_reg_1697            |   108  |
|            zext_ln1271_2_reg_1707            |   93   |
|             zext_ln1271_reg_1638             |   98   |
|             zext_ln1494_reg_1563             |   170  |
|              zext_ln541_reg_1657             |   64   |
|              zext_ln818_reg_1685             |   98   |
+----------------------------------------------+--------+
|                     Total                    |  2832  |
+----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_233 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_246 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_259 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_285 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_298 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_409    |  p1  |   2  |  53  |   106  ||    9    |
|     grp_fu_650    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_650    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_846    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_851    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_851    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_864    |  p0  |   2  |  56  |   112  ||    9    |
|     grp_fu_864    |  p1  |   2  |  52  |   104  ||    9    |
|     grp_fu_877    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_877    |  p1  |   2  |  44  |   88   ||    9    |
|    grp_fu_1025    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_1025    |  p1  |   2  |  63  |   126  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1340  ||  6.966  ||   162   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   86   |    -   |  1438  |  5083  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   162  |
|  Register |    -   |    -   |  2832  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   86   |    6   |  4270  |  5245  |
+-----------+--------+--------+--------+--------+
