fast_a frequency_n acquisition_n phase-frequency_n detectors_n for_ gsamples/s_n phase-locked_a loops_n this_ paper_n describes_v two_ techniques_n for_ designing_v phase-frequency_n detectors_n (_ pfds_n )_ with_ higher_a operating_v frequencies_n [_ periods_n of_ less_a than_ 8_ *_ the_ delay_n of_ a_ fan-out-4_n inverter_n (_ fo-4_n )_ ]_ and_ faster_r frequency_n acquisition_n ._ prototypes_n designed_v in_ 0.25-_ mu_n m_n cmos_n process_n exhibit_n operating_v frequencies_n of_ 1.25_ ghz_n [_n =_ 1/_ (_ 8.fo-4_ )_ ]_ and_ 1.5_ ghz_n [_n =_ 1/_ (_ 6.7.fo-4_ )_ ]_ for_ two_ techniques_n ,_ respectively_r ,_ whereas_ a_ conventional_a pfd_n operates_v at_ <_n 1_ ghz_n [_n =_ 1/_ (_ 10.fo-4_ )_ ]_ ._ the_ two_ proposed_v pfds_n achieve_v a_ capture_n range_n of_ 1.7_ *_ and_ 1.4_ *_ the_ conventional_a design_n ,_ respectively_r