-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv14_3FFE : STD_LOGIC_VECTOR (13 downto 0) := "11111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond460_i_reg_1469 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_reg_1469_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1501 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1356 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1351 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal or_cond_i_reg_1497 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1497_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_1_reg_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_277 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op159_read_state7 : BOOLEAN;
    signal ap_predicate_op160_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_277_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_cols_V_read_cas_fu_284_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_cols_V_read_cas_reg_1291 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_read_cas_fu_288_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_src_rows_V_read_cas_reg_1297 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_fu_302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_reg_1309 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_cast_fu_316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_cast_reg_1314 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_328_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_reg_1319 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_346_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_reg_1326 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_cast_fu_370_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_cast_reg_1333 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_374_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_reg_1338 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_385_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_1346 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_2_fu_391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond461_i_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1361 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_1_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_1_reg_1365 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1369 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_429_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_reg_1376 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_reg_1383 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_reg_1390 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_7_reg_1395 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_1_fu_453_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_1_reg_1400 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_1_fu_467_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_7_1_reg_1412 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_fu_473_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_reg_1417 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_reg_1424 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_2_fu_487_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_7_2_reg_1429 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_622_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_42_fu_648_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_reg_1439 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_674_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_reg_1444 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_65_0_not_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_0_not_reg_1449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal row_assign_9_0_t_fu_687_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_t_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_1_t_fu_691_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_1_t_reg_1459 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_2_t_fu_695_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_2_t_reg_1464 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond460_i_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal exitcond460_i_reg_1469_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_reg_1469_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_reg_1469_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond460_i_reg_1469_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_704_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ImagLoc_x_fu_726_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ImagLoc_x_reg_1478 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_reg_1484 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_fu_754_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_reg_1490 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1497_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1497_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1497_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1497_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1497_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1497_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1497_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1501_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1501_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_814_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_1505 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_53_fu_821_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_reg_1510 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1515 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1515_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1515_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_1522 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_2_t_fu_836_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_2_t_reg_1528 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_2_t_reg_1528_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_1535 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_1535_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1541 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1541_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_load_reg_1547 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_load_reg_1553 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_load_reg_1559 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_869_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_reg_1564 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_886_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_reg_1572 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_reg_1580 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_953_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_1588 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_967_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_1595 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_1595_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_981_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_1602 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp25_fu_1064_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp25_reg_1608 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp27_fu_1070_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp27_reg_1613 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp28_fu_1076_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp28_reg_1618 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp30_fu_1082_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp30_reg_1623 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_1628 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_1166_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_reg_1634 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_reg_1639 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_3_fu_1210_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_3_reg_1644 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter4_state9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_255 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_35_fu_830_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_src_cols_V_read_cas_fu_284_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_src_rows_V_read_cas_fu_288_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_cols_V_read_cas_1_fu_292_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_src_cols_V_read_cas_1_fu_292_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_296_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_src_rows_V_read_cas_1_fu_306_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_rows_V_read_cas_1_fu_306_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_310_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_fu_320_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_fu_324_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_fu_320_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_334_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_fu_334_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_338_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_352_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_352_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_cast_fu_360_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_fu_364_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_4_fu_324_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_396_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_20_fu_493_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i497_i_fu_516_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_530_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_1_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i497_i_1_fu_553_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_567_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_2_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i497_i_2_fu_590_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_526_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_604_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i496_i_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_617_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_609_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_563_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_144_1_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_630_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i496_i_1_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_643_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_635_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_600_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_144_2_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_656_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i496_i_2_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_669_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_661_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_710_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_50_fu_740_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_not_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_3_fu_790_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_858_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_875_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_892_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_945_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_959_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_973_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_0_2_cast_fu_1000_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_0_cast_fu_996_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_0_2_fu_1003_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_1013_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_1021_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_1_fu_1025_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_214_cast_fu_1043_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_2_fu_1047_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_151_2_cast_fu_1053_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_151_1_cast_fu_1031_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_151_2_2_cast_cas_fu_1061_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_V_0_2_cast_cast_fu_1009_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_57_fu_1039_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1035_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_1057_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_2_fu_1123_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_151_1_cast_45_fu_1130_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp27_cast_fu_1139_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp26_fu_1142_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_1148_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_59_fu_1134_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp29_fu_1161_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_i_fu_1205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_1197_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_153 : BOOLEAN;
    signal ap_enable_state7_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_161 : BOOLEAN;
    signal ap_enable_state8_pp0_iter3_stage0 : BOOLEAN;
    signal ap_predicate_op164_store_state8 : BOOLEAN;
    signal ap_enable_operation_164 : BOOLEAN;
    signal ap_predicate_op166_store_state8 : BOOLEAN;
    signal ap_enable_operation_166 : BOOLEAN;
    signal ap_enable_operation_156 : BOOLEAN;
    signal ap_enable_operation_162 : BOOLEAN;
    signal ap_predicate_op186_store_state9 : BOOLEAN;
    signal ap_enable_operation_186 : BOOLEAN;
    signal ap_enable_state9_pp0_iter4_stage0 : BOOLEAN;
    signal ap_predicate_op191_store_state9 : BOOLEAN;
    signal ap_enable_operation_191 : BOOLEAN;
    signal ap_predicate_op158_load_state7 : BOOLEAN;
    signal ap_enable_operation_158 : BOOLEAN;
    signal ap_predicate_op163_load_state8 : BOOLEAN;
    signal ap_enable_operation_163 : BOOLEAN;
    signal ap_predicate_op184_store_state9 : BOOLEAN;
    signal ap_enable_operation_184 : BOOLEAN;
    signal ap_predicate_op190_store_state9 : BOOLEAN;
    signal ap_enable_operation_190 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1129 : BOOLEAN;

    component SobelX_accel_mux_eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => reg_277);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    SobelX_accel_mux_eOg_U15 : component SobelX_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_146,
        din1 => right_border_buf_0_1_fu_150,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_t_reg_1528_pp0_iter3_reg,
        dout => tmp_39_fu_858_p5);

    SobelX_accel_mux_eOg_U16 : component SobelX_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_3_fu_158,
        din1 => right_border_buf_0_4_fu_162,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_t_reg_1528_pp0_iter3_reg,
        dout => tmp_40_fu_875_p5);

    SobelX_accel_mux_eOg_U17 : component SobelX_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_5_fu_166,
        din1 => right_border_buf_0_2_fu_154,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_t_reg_1528_pp0_iter3_reg,
        dout => tmp_41_fu_892_p5);

    SobelX_accel_mux_eOg_U18 : component SobelX_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_1564,
        din1 => col_buf_0_val_1_0_reg_1572,
        din2 => col_buf_0_val_2_0_reg_1580,
        din3 => row_assign_9_0_t_reg_1454,
        dout => tmp_47_fu_945_p5);

    SobelX_accel_mux_eOg_U19 : component SobelX_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_1564,
        din1 => col_buf_0_val_1_0_reg_1572,
        din2 => col_buf_0_val_2_0_reg_1580,
        din3 => row_assign_9_1_t_reg_1459,
        dout => tmp_51_fu_959_p5);

    SobelX_accel_mux_eOg_U20 : component SobelX_accel_mux_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_1564,
        din1 => col_buf_0_val_1_0_reg_1572,
        din2 => col_buf_0_val_2_0_reg_1580,
        din3 => row_assign_9_2_t_reg_1464,
        dout => tmp_52_fu_973_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond460_i_fu_699_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter4_state9)) then 
                        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_1_reg_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_fu_699_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_1_reg_266 <= j_V_fu_704_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                t_V_1_reg_266 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                t_V_reg_255 <= i_V_reg_1346;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                t_V_reg_255 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_fu_699_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ImagLoc_x_reg_1478 <= ImagLoc_x_fu_726_p2;
                or_cond_i_reg_1497 <= or_cond_i_fu_762_p2;
                p_p2_i_i_reg_1490 <= p_p2_i_i_fu_754_p3;
                tmp_49_reg_1484 <= ImagLoc_x_fu_726_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1469 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_1515 <= brmerge_fu_825_p2;
                or_cond_i_i_reg_1501 <= or_cond_i_i_fu_776_p2;
                tmp_53_reg_1510 <= tmp_53_fu_821_p1;
                x_reg_1505 <= x_fu_814_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                brmerge_reg_1515_pp0_iter2_reg <= brmerge_reg_1515;
                brmerge_reg_1515_pp0_iter3_reg <= brmerge_reg_1515_pp0_iter2_reg;
                col_assign_2_t_reg_1528_pp0_iter3_reg <= col_assign_2_t_reg_1528;
                exitcond460_i_reg_1469_pp0_iter2_reg <= exitcond460_i_reg_1469_pp0_iter1_reg;
                exitcond460_i_reg_1469_pp0_iter3_reg <= exitcond460_i_reg_1469_pp0_iter2_reg;
                exitcond460_i_reg_1469_pp0_iter4_reg <= exitcond460_i_reg_1469_pp0_iter3_reg;
                exitcond460_i_reg_1469_pp0_iter5_reg <= exitcond460_i_reg_1469_pp0_iter4_reg;
                k_buf_0_val_4_addr_reg_1535_pp0_iter3_reg <= k_buf_0_val_4_addr_reg_1535;
                k_buf_0_val_5_addr_reg_1541_pp0_iter3_reg <= k_buf_0_val_5_addr_reg_1541;
                or_cond_i_i_reg_1501_pp0_iter2_reg <= or_cond_i_i_reg_1501;
                or_cond_i_i_reg_1501_pp0_iter3_reg <= or_cond_i_i_reg_1501_pp0_iter2_reg;
                or_cond_i_reg_1497_pp0_iter2_reg <= or_cond_i_reg_1497_pp0_iter1_reg;
                or_cond_i_reg_1497_pp0_iter3_reg <= or_cond_i_reg_1497_pp0_iter2_reg;
                or_cond_i_reg_1497_pp0_iter4_reg <= or_cond_i_reg_1497_pp0_iter3_reg;
                or_cond_i_reg_1497_pp0_iter5_reg <= or_cond_i_reg_1497_pp0_iter4_reg;
                or_cond_i_reg_1497_pp0_iter6_reg <= or_cond_i_reg_1497_pp0_iter5_reg;
                or_cond_i_reg_1497_pp0_iter7_reg <= or_cond_i_reg_1497_pp0_iter6_reg;
                or_cond_i_reg_1497_pp0_iter8_reg <= or_cond_i_reg_1497_pp0_iter7_reg;
                reg_277_pp0_iter3_reg <= reg_277;
                src_kernel_win_0_va_6_reg_1588 <= src_kernel_win_0_va_6_fu_953_p3;
                src_kernel_win_0_va_7_reg_1595 <= src_kernel_win_0_va_7_fu_967_p3;
                src_kernel_win_0_va_7_reg_1595_pp0_iter6_reg <= src_kernel_win_0_va_7_reg_1595;
                src_kernel_win_0_va_8_reg_1602 <= src_kernel_win_0_va_8_fu_981_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1469_pp0_iter1_reg = ap_const_lv1_0))) then
                col_assign_2_t_reg_1528 <= col_assign_2_t_fu_836_p2;
                k_buf_0_val_3_addr_reg_1522 <= tmp_35_fu_830_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1535 <= tmp_35_fu_830_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1541 <= tmp_35_fu_830_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0))) then
                col_buf_0_val_0_0_reg_1564 <= col_buf_0_val_0_0_fu_869_p3;
                col_buf_0_val_1_0_reg_1572 <= col_buf_0_val_1_0_fu_886_p3;
                col_buf_0_val_2_0_reg_1580 <= col_buf_0_val_2_0_fu_903_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond460_i_reg_1469 <= exitcond460_i_fu_699_p2;
                exitcond460_i_reg_1469_pp0_iter1_reg <= exitcond460_i_reg_1469;
                or_cond_i_reg_1497_pp0_iter1_reg <= or_cond_i_reg_1497;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_1346 <= i_V_fu_385_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_fu_380_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_1356 <= icmp_fu_406_p2;
                p_assign_6_1_reg_1400 <= p_assign_6_1_fu_453_p2;
                p_assign_6_2_reg_1417 <= p_assign_6_2_fu_473_p2;
                p_assign_7_1_reg_1412 <= p_assign_7_1_fu_467_p2;
                p_assign_7_2_reg_1429 <= p_assign_7_2_fu_487_p2;
                p_assign_7_reg_1395 <= p_assign_7_fu_447_p2;
                tmp_109_1_reg_1365 <= tmp_109_1_fu_418_p2;
                tmp_16_reg_1361 <= tmp_16_fu_412_p2;
                tmp_17_reg_1369 <= tmp_17_fu_424_p2;
                tmp_18_reg_1376 <= tmp_18_fu_429_p1;
                tmp_19_reg_1383 <= tmp_19_fu_433_p2;
                tmp_22_reg_1390 <= tmp_19_fu_433_p2(31 downto 31);
                tmp_26_reg_1407 <= p_assign_6_1_fu_453_p2(31 downto 31);
                tmp_29_reg_1424 <= p_assign_6_2_fu_473_p2(31 downto 31);
                tmp_2_reg_1351 <= tmp_2_fu_391_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                k_buf_0_val_3_load_reg_1547 <= k_buf_0_val_3_q0;
                k_buf_0_val_4_load_reg_1553 <= k_buf_0_val_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (brmerge_reg_1515_pp0_iter2_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                k_buf_0_val_5_load_reg_1559 <= k_buf_0_val_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_reg_1497_pp0_iter6_reg = ap_const_lv1_1))) then
                p_Result_s_reg_1628 <= p_Val2_s_fu_1148_p2(10 downto 10);
                p_Val2_1_reg_1634 <= p_Val2_1_fu_1166_p2;
                tmp_54_reg_1639 <= p_Val2_s_fu_1148_p2(10 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_reg_1497_pp0_iter7_reg = ap_const_lv1_1))) then
                p_Val2_3_reg_1644 <= p_Val2_3_fu_1210_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                p_src_cols_V_read_cas_reg_1291 <= p_src_cols_V_read_cas_fu_284_p1;
                p_src_rows_V_read_cas_reg_1297 <= p_src_rows_V_read_cas_fu_288_p1;
                    tmp_13_cast_reg_1333(31 downto 1) <= tmp_13_cast_fu_370_p1(31 downto 1);
                tmp_14_reg_1338 <= tmp_14_fu_374_p2;
                tmp_1_cast_reg_1314 <= tmp_1_cast_fu_316_p1;
                tmp_6_reg_1319 <= tmp_6_fu_328_p2;
                tmp_9_reg_1326 <= tmp_9_fu_346_p2;
                tmp_cast_reg_1309 <= tmp_cast_fu_302_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op160_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op159_read_state7 = ap_const_boolean_1)))) then
                reg_277 <= p_src_data_stream_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                right_border_buf_0_1_fu_150 <= right_border_buf_0_s_fu_146;
                right_border_buf_0_2_fu_154 <= right_border_buf_0_5_fu_166;
                right_border_buf_0_3_fu_158 <= col_buf_0_val_1_0_fu_886_p3;
                right_border_buf_0_4_fu_162 <= right_border_buf_0_3_fu_158;
                right_border_buf_0_5_fu_166 <= col_buf_0_val_2_0_fu_903_p3;
                right_border_buf_0_s_fu_146 <= col_buf_0_val_0_0_fu_869_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_17_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                row_assign_9_0_t_reg_1454 <= row_assign_9_0_t_fu_687_p2;
                row_assign_9_1_t_reg_1459 <= row_assign_9_1_t_fu_691_p2;
                row_assign_9_2_t_reg_1464 <= row_assign_9_2_t_fu_695_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond460_i_reg_1469_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                src_kernel_win_0_va_1_fu_126 <= src_kernel_win_0_va_fu_122;
                src_kernel_win_0_va_2_fu_130 <= src_kernel_win_0_va_7_reg_1595;
                src_kernel_win_0_va_3_fu_134 <= src_kernel_win_0_va_2_fu_130;
                src_kernel_win_0_va_4_fu_138 <= src_kernel_win_0_va_8_reg_1602;
                src_kernel_win_0_va_5_fu_142 <= src_kernel_win_0_va_4_fu_138;
                src_kernel_win_0_va_fu_122 <= src_kernel_win_0_va_6_reg_1588;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_reg_1497_pp0_iter5_reg = ap_const_lv1_1))) then
                tmp25_reg_1608 <= tmp25_fu_1064_p2;
                tmp27_reg_1613 <= tmp27_fu_1070_p2;
                tmp28_reg_1618 <= tmp28_fu_1076_p2;
                tmp30_reg_1623 <= tmp30_fu_1082_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_17_reg_1369 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_34_reg_1434 <= tmp_34_fu_622_p3;
                tmp_42_reg_1439 <= tmp_42_fu_648_p3;
                tmp_46_reg_1444 <= tmp_46_fu_674_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_65_0_not_reg_1449 <= tmp_65_0_not_fu_682_p2;
            end if;
        end if;
    end process;
    tmp_13_cast_reg_1333(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter9, ap_CS_fsm_state2, exitcond461_i_fu_380_p2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond461_i_fu_380_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ImagLoc_x_fu_726_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_1_reg_266));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state15 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, or_cond_i_reg_1497_pp0_iter8_reg, ap_predicate_op159_read_state7, ap_predicate_op160_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((or_cond_i_reg_1497_pp0_iter8_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op160_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op159_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, or_cond_i_reg_1497_pp0_iter8_reg, ap_predicate_op159_read_state7, ap_predicate_op160_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((or_cond_i_reg_1497_pp0_iter8_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op160_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op159_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, or_cond_i_reg_1497_pp0_iter8_reg, ap_predicate_op159_read_state7, ap_predicate_op160_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((or_cond_i_reg_1497_pp0_iter8_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op160_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op159_read_state7 = ap_const_boolean_1)))));
    end process;

        ap_block_state10_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state14_pp0_stage0_iter9_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_reg_1497_pp0_iter8_reg)
    begin
                ap_block_state14_pp0_stage0_iter9 <= ((or_cond_i_reg_1497_pp0_iter8_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op159_read_state7, ap_predicate_op160_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter2 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op160_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op159_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1129_assign_proc : process(ap_block_pp0_stage0, exitcond460_i_reg_1469_pp0_iter3_reg, or_cond_i_i_reg_1501_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
                ap_condition_1129 <= ((or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter4_state9_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter4_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter4_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond461_i_fu_380_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond461_i_fu_380_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_153_assign_proc : process(exitcond460_i_reg_1469_pp0_iter1_reg)
    begin
                ap_enable_operation_153 <= (exitcond460_i_reg_1469_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_156_assign_proc : process(exitcond460_i_reg_1469_pp0_iter1_reg)
    begin
                ap_enable_operation_156 <= (exitcond460_i_reg_1469_pp0_iter1_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_158_assign_proc : process(ap_predicate_op158_load_state7)
    begin
                ap_enable_operation_158 <= (ap_predicate_op158_load_state7 = ap_const_boolean_1);
    end process;


    ap_enable_operation_161_assign_proc : process(exitcond460_i_reg_1469_pp0_iter2_reg)
    begin
                ap_enable_operation_161 <= (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_162_assign_proc : process(exitcond460_i_reg_1469_pp0_iter2_reg)
    begin
                ap_enable_operation_162 <= (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_163_assign_proc : process(ap_predicate_op163_load_state8)
    begin
                ap_enable_operation_163 <= (ap_predicate_op163_load_state8 = ap_const_boolean_1);
    end process;


    ap_enable_operation_164_assign_proc : process(ap_predicate_op164_store_state8)
    begin
                ap_enable_operation_164 <= (ap_predicate_op164_store_state8 = ap_const_boolean_1);
    end process;


    ap_enable_operation_166_assign_proc : process(ap_predicate_op166_store_state8)
    begin
                ap_enable_operation_166 <= (ap_predicate_op166_store_state8 = ap_const_boolean_1);
    end process;


    ap_enable_operation_184_assign_proc : process(ap_predicate_op184_store_state9)
    begin
                ap_enable_operation_184 <= (ap_predicate_op184_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_186_assign_proc : process(ap_predicate_op186_store_state9)
    begin
                ap_enable_operation_186 <= (ap_predicate_op186_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_190_assign_proc : process(ap_predicate_op190_store_state9)
    begin
                ap_enable_operation_190 <= (ap_predicate_op190_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_191_assign_proc : process(ap_predicate_op191_store_state9)
    begin
                ap_enable_operation_191 <= (ap_predicate_op191_store_state9 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state7_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage0)
    begin
                ap_enable_state7_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state8_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state8_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state9_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state9_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op158_load_state7_assign_proc : process(exitcond460_i_reg_1469_pp0_iter1_reg, brmerge_reg_1515)
    begin
                ap_predicate_op158_load_state7 <= ((brmerge_reg_1515 = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op159_read_state7_assign_proc : process(exitcond460_i_reg_1469_pp0_iter1_reg, or_cond_i_i_reg_1501, icmp_reg_1356)
    begin
                ap_predicate_op159_read_state7 <= ((or_cond_i_i_reg_1501 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op160_read_state7_assign_proc : process(exitcond460_i_reg_1469_pp0_iter1_reg, or_cond_i_i_reg_1501, icmp_reg_1356, tmp_2_reg_1351)
    begin
                ap_predicate_op160_read_state7 <= ((tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501 = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op163_load_state8_assign_proc : process(exitcond460_i_reg_1469_pp0_iter2_reg, brmerge_reg_1515_pp0_iter2_reg)
    begin
                ap_predicate_op163_load_state8 <= ((brmerge_reg_1515_pp0_iter2_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op164_store_state8_assign_proc : process(icmp_reg_1356, tmp_16_reg_1361, exitcond460_i_reg_1469_pp0_iter2_reg, or_cond_i_i_reg_1501_pp0_iter2_reg)
    begin
                ap_predicate_op164_store_state8 <= ((or_cond_i_i_reg_1501_pp0_iter2_reg = ap_const_lv1_1) and (tmp_16_reg_1361 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op166_store_state8_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, exitcond460_i_reg_1469_pp0_iter2_reg, or_cond_i_i_reg_1501_pp0_iter2_reg)
    begin
                ap_predicate_op166_store_state8 <= ((tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501_pp0_iter2_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op184_store_state9_assign_proc : process(icmp_reg_1356, tmp_16_reg_1361, exitcond460_i_reg_1469_pp0_iter3_reg, or_cond_i_i_reg_1501_pp0_iter3_reg)
    begin
                ap_predicate_op184_store_state9 <= ((or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_16_reg_1361 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op186_store_state9_assign_proc : process(icmp_reg_1356, tmp_109_1_reg_1365, exitcond460_i_reg_1469_pp0_iter3_reg, or_cond_i_i_reg_1501_pp0_iter3_reg)
    begin
                ap_predicate_op186_store_state9 <= ((or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_109_1_reg_1365 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op190_store_state9_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, exitcond460_i_reg_1469_pp0_iter3_reg, or_cond_i_i_reg_1501_pp0_iter3_reg)
    begin
                ap_predicate_op190_store_state9 <= ((tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op191_store_state9_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, exitcond460_i_reg_1469_pp0_iter3_reg, or_cond_i_i_reg_1501_pp0_iter3_reg)
    begin
                ap_predicate_op191_store_state9 <= ((tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond461_i_fu_380_p2)
    begin
        if (((exitcond461_i_fu_380_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_825_p2 <= (tmp_65_0_not_reg_1449 or tmp_5_fu_772_p2);
    col_assign_2_t_fu_836_p2 <= std_logic_vector(unsigned(tmp_14_reg_1338) - unsigned(tmp_53_reg_1510));
    col_buf_0_val_0_0_fu_869_p3 <= 
        k_buf_0_val_3_load_reg_1547 when (brmerge_reg_1515_pp0_iter3_reg(0) = '1') else 
        tmp_39_fu_858_p5;
    col_buf_0_val_1_0_fu_886_p3 <= 
        k_buf_0_val_4_load_reg_1553 when (brmerge_reg_1515_pp0_iter3_reg(0) = '1') else 
        tmp_40_fu_875_p5;
    col_buf_0_val_2_0_fu_903_p3 <= 
        k_buf_0_val_5_load_reg_1559 when (brmerge_reg_1515_pp0_iter3_reg(0) = '1') else 
        tmp_41_fu_892_p5;
    exitcond460_i_fu_699_p2 <= "1" when (t_V_1_reg_266 = tmp_cast_reg_1309) else "0";
    exitcond461_i_fu_380_p2 <= "1" when (t_V_reg_255 = tmp_1_cast_reg_1314) else "0";
    i_V_fu_385_p2 <= std_logic_vector(unsigned(t_V_reg_255) + unsigned(ap_const_lv32_1));
    icmp1_fu_720_p2 <= "0" when (tmp_48_fu_710_p4 = ap_const_lv31_0) else "1";
    icmp_fu_406_p2 <= "0" when (tmp_15_fu_396_p4 = ap_const_lv31_0) else "1";
    j_V_fu_704_p2 <= std_logic_vector(unsigned(t_V_1_reg_266) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_35_fu_830_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_1522;

    k_buf_0_val_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, ap_block_pp0_stage0_11001, tmp_16_reg_1361, exitcond460_i_reg_1469_pp0_iter2_reg, or_cond_i_i_reg_1501_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501_pp0_iter2_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1501_pp0_iter2_reg = ap_const_lv1_1) and (tmp_16_reg_1361 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, ap_block_pp0_stage0_11001, tmp_16_reg_1361, exitcond460_i_reg_1469_pp0_iter2_reg, or_cond_i_i_reg_1501_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501_pp0_iter2_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1501_pp0_iter2_reg = ap_const_lv1_1) and (tmp_16_reg_1361 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_35_fu_830_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_1535_pp0_iter3_reg;

    k_buf_0_val_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, ap_block_pp0_stage0_11001, tmp_109_1_reg_1365, exitcond460_i_reg_1469_pp0_iter3_reg, or_cond_i_i_reg_1501_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_109_1_reg_1365 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, reg_277_pp0_iter3_reg, tmp_109_1_reg_1365, k_buf_0_val_3_load_reg_1547, ap_condition_1129)
    begin
        if ((ap_const_boolean_1 = ap_condition_1129)) then
            if (((tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_load_reg_1547;
            elsif (((tmp_109_1_reg_1365 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= reg_277_pp0_iter3_reg;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, ap_block_pp0_stage0_11001, tmp_109_1_reg_1365, exitcond460_i_reg_1469_pp0_iter3_reg, or_cond_i_i_reg_1501_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_109_1_reg_1365 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_35_fu_830_p1(11 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_1541_pp0_iter3_reg;

    k_buf_0_val_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, ap_block_pp0_stage0_11001, tmp_16_reg_1361, exitcond460_i_reg_1469_pp0_iter3_reg, or_cond_i_i_reg_1501_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_16_reg_1361 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, reg_277_pp0_iter3_reg, tmp_16_reg_1361, k_buf_0_val_4_load_reg_1553, ap_condition_1129)
    begin
        if ((ap_const_boolean_1 = ap_condition_1129)) then
            if (((tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_load_reg_1553;
            elsif (((tmp_16_reg_1361 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= reg_277_pp0_iter3_reg;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(icmp_reg_1356, tmp_2_reg_1351, ap_block_pp0_stage0_11001, tmp_16_reg_1361, exitcond460_i_reg_1469_pp0_iter3_reg, or_cond_i_i_reg_1501_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_i_reg_1501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_16_reg_1361 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_fu_1186_p2 <= "0" when (tmp_54_reg_1639 = ap_const_lv3_0) else "1";
    or_cond_i496_i_1_fu_547_p2 <= (tmp_135_1_fu_543_p2 and rev1_fu_537_p2);
    or_cond_i496_i_2_fu_584_p2 <= (tmp_135_2_fu_580_p2 and rev2_fu_574_p2);
    or_cond_i496_i_fu_510_p2 <= (tmp_21_fu_506_p2 and rev_fu_500_p2);
    or_cond_i_fu_762_p2 <= (icmp_reg_1356 and icmp1_fu_720_p2);
    or_cond_i_i_fu_776_p2 <= (tmp_5_fu_772_p2 and rev3_fu_767_p2);
    overflow_fu_1191_p2 <= (tmp_i_i_fu_1181_p2 and not_i_i_fu_1186_p2);
    p_Val2_1_fu_1166_p2 <= std_logic_vector(unsigned(tmp28_reg_1618) + unsigned(tmp29_fu_1161_p2));
    p_Val2_3_fu_1210_p3 <= 
        p_mux_i_i_cast_fu_1197_p3 when (tmp_9_i_i_fu_1205_p2(0) = '1') else 
        p_Val2_1_reg_1634;
    p_Val2_s_fu_1148_p2 <= std_logic_vector(unsigned(tmp25_reg_1608) + unsigned(tmp26_fu_1142_p2));
    p_assign_1_fu_748_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_1_reg_266));
    p_assign_2_fu_786_p2 <= std_logic_vector(signed(tmp_13_cast_reg_1333) - signed(p_p2_i_i_reg_1490));
    p_assign_3_fu_790_p3 <= 
        ImagLoc_x_reg_1478 when (or_cond_i_i_fu_776_p2(0) = '1') else 
        p_assign_2_fu_786_p2;
    p_assign_6_1_fu_453_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_255));
    p_assign_6_2_fu_473_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_255));
    p_assign_7_1_fu_467_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_255));
    p_assign_7_2_fu_487_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_255));
    p_assign_7_fu_447_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_255));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter9, or_cond_i_reg_1497_pp0_iter8_reg)
    begin
        if (((or_cond_i_reg_1497_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= p_Val2_3_reg_1644;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter9, or_cond_i_reg_1497_pp0_iter8_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond_i_reg_1497_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i_cast_fu_1197_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_1181_p2(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i497_i_1_fu_553_p3 <= 
        p_assign_7_1_reg_1412 when (tmp_26_reg_1407(0) = '1') else 
        p_assign_6_1_reg_1400;
    p_p2_i497_i_2_fu_590_p3 <= 
        p_assign_7_2_reg_1429 when (tmp_29_reg_1424(0) = '1') else 
        p_assign_6_2_reg_1417;
    p_p2_i497_i_fu_516_p3 <= 
        p_assign_7_reg_1395 when (tmp_22_reg_1390(0) = '1') else 
        tmp_19_reg_1383;
    p_p2_i_i_fu_754_p3 <= 
        p_assign_1_fu_748_p2 when (tmp_50_fu_740_p3(0) = '1') else 
        ImagLoc_x_fu_726_p2;
    p_shl_cast_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_1013_p3),10));
    p_shl_fu_1013_p3 <= (src_kernel_win_0_va_3_fu_134 & ap_const_lv1_0);
    p_src_cols_V_read_cas_1_fu_292_p0 <= p_src_cols_V_read;
        p_src_cols_V_read_cas_1_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_cols_V_read_cas_1_fu_292_p0),13));

    p_src_cols_V_read_cas_fu_284_p0 <= p_src_cols_V_read;
        p_src_cols_V_read_cas_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_cols_V_read_cas_fu_284_p0),32));


    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond460_i_reg_1469_pp0_iter1_reg, or_cond_i_i_reg_1501, icmp_reg_1356, tmp_2_reg_1351)
    begin
        if ((((tmp_2_reg_1351 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_1) and (or_cond_i_i_reg_1501 = ap_const_lv1_1) and (exitcond460_i_reg_1469_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_cond_i_i_reg_1501 = ap_const_lv1_1) and (icmp_reg_1356 = ap_const_lv1_0) and (exitcond460_i_reg_1469_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op159_read_state7, ap_predicate_op160_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op160_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op159_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_src_rows_V_read_cas_1_fu_306_p0 <= p_src_rows_V_read;
        p_src_rows_V_read_cas_1_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_rows_V_read_cas_1_fu_306_p0),12));

    p_src_rows_V_read_cas_fu_288_p0 <= p_src_rows_V_read;
        p_src_rows_V_read_cas_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src_rows_V_read_cas_fu_288_p0),32));

    r_V_0_cast_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_142),9));
    r_V_214_cast_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_126),9));
    r_V_2_1_2_fu_1123_p3 <= (src_kernel_win_0_va_7_reg_1595_pp0_iter6_reg & ap_const_lv1_0);
    r_V_2_1_fu_1025_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl_cast_fu_1021_p1));
    r_V_2_2_fu_1047_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_214_cast_fu_1043_p1));
    rev1_fu_537_p2 <= (tmp_25_fu_530_p3 xor ap_const_lv1_1);
    rev2_fu_574_p2 <= (tmp_28_fu_567_p3 xor ap_const_lv1_1);
    rev3_fu_767_p2 <= (tmp_49_reg_1484 xor ap_const_lv1_1);
    rev_fu_500_p2 <= (tmp_20_fu_493_p3 xor ap_const_lv1_1);
    row_assign_9_0_t_fu_687_p2 <= std_logic_vector(unsigned(tmp_6_reg_1319) - unsigned(tmp_34_reg_1434));
    row_assign_9_1_t_fu_691_p2 <= std_logic_vector(unsigned(tmp_6_reg_1319) - unsigned(tmp_42_reg_1439));
    row_assign_9_2_t_fu_695_p2 <= std_logic_vector(unsigned(tmp_6_reg_1319) - unsigned(tmp_46_reg_1444));
    sel_tmp7_fu_803_p2 <= (tmp_5_not_fu_797_p2 or tmp_49_reg_1484);
    sel_tmp8_fu_808_p2 <= (tmp_11_fu_782_p2 and sel_tmp7_fu_803_p2);
    src_kernel_win_0_va_6_fu_953_p3 <= 
        tmp_47_fu_945_p5 when (tmp_17_reg_1369(0) = '1') else 
        col_buf_0_val_0_0_reg_1564;
    src_kernel_win_0_va_7_fu_967_p3 <= 
        tmp_51_fu_959_p5 when (tmp_17_reg_1369(0) = '1') else 
        col_buf_0_val_1_0_reg_1572;
    src_kernel_win_0_va_8_fu_981_p3 <= 
        tmp_52_fu_973_p5 when (tmp_17_reg_1369(0) = '1') else 
        col_buf_0_val_2_0_reg_1580;
        sum_V_0_2_cast_cast_fu_1009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_0_2_fu_1003_p2),10));

    sum_V_0_2_fu_1003_p2 <= std_logic_vector(unsigned(tmp_151_0_2_cast_fu_1000_p1) - unsigned(r_V_0_cast_fu_996_p1));
    tmp25_fu_1064_p2 <= std_logic_vector(signed(tmp_151_2_cast_fu_1053_p1) + signed(tmp_151_1_cast_fu_1031_p1));
    tmp26_fu_1142_p2 <= std_logic_vector(unsigned(tmp_151_1_cast_45_fu_1130_p1) + unsigned(tmp27_cast_fu_1139_p1));
        tmp27_cast_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp27_reg_1613),11));

    tmp27_fu_1070_p2 <= std_logic_vector(unsigned(tmp_151_2_2_cast_cas_fu_1061_p1) + unsigned(sum_V_0_2_cast_cast_fu_1009_p1));
    tmp28_fu_1076_p2 <= std_logic_vector(unsigned(tmp_57_fu_1039_p1) + unsigned(tmp_56_fu_1035_p1));
    tmp29_fu_1161_p2 <= std_logic_vector(unsigned(tmp_59_fu_1134_p2) + unsigned(tmp30_reg_1623));
    tmp30_fu_1082_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_reg_1588) + unsigned(tmp_60_fu_1057_p1));
    tmp_109_1_fu_418_p2 <= "1" when (t_V_reg_255 = ap_const_lv32_0) else "0";
    tmp_11_fu_782_p2 <= "1" when (signed(p_p2_i_i_reg_1490) < signed(p_src_cols_V_read_cas_reg_1291)) else "0";
        tmp_12_cast_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_352_p3),14));

    tmp_12_fu_352_p1 <= p_src_cols_V_read;
    tmp_12_fu_352_p3 <= (tmp_12_fu_352_p1 & ap_const_lv1_0);
    tmp_135_1_fu_543_p2 <= "1" when (signed(p_assign_6_1_reg_1400) < signed(p_src_rows_V_read_cas_reg_1297)) else "0";
    tmp_135_2_fu_580_p2 <= "1" when (signed(p_assign_6_2_reg_1417) < signed(p_src_rows_V_read_cas_reg_1297)) else "0";
        tmp_13_cast_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_364_p2),32));

    tmp_13_fu_364_p2 <= std_logic_vector(signed(ap_const_lv14_3FFE) + signed(tmp_12_cast_fu_360_p1));
    tmp_144_1_fu_558_p2 <= "1" when (signed(p_p2_i497_i_1_fu_553_p3) < signed(p_src_rows_V_read_cas_reg_1297)) else "0";
    tmp_144_2_fu_595_p2 <= "1" when (signed(p_p2_i497_i_2_fu_590_p3) < signed(p_src_rows_V_read_cas_reg_1297)) else "0";
    tmp_14_fu_374_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_4_fu_324_p1));
    tmp_151_0_2_cast_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_1602),9));
    tmp_151_1_cast_45_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_1_2_fu_1123_p3),11));
        tmp_151_1_cast_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_fu_1025_p2),11));

    tmp_151_2_2_cast_cas_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_1588),10));
        tmp_151_2_cast_fu_1053_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_fu_1047_p2),11));

    tmp_15_fu_396_p4 <= t_V_reg_255(31 downto 1);
    tmp_16_fu_412_p2 <= "1" when (t_V_reg_255 = ap_const_lv32_1) else "0";
    tmp_17_fu_424_p2 <= "1" when (unsigned(t_V_reg_255) > unsigned(p_src_rows_V_read_cas_reg_1297)) else "0";
    tmp_18_fu_429_p1 <= t_V_reg_255(2 - 1 downto 0);
    tmp_19_fu_433_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_255));
        tmp_1_cast_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_310_p2),32));

    tmp_1_fu_310_p2 <= std_logic_vector(unsigned(ap_const_lv12_2) + unsigned(p_src_rows_V_read_cas_1_fu_306_p1));
    tmp_20_fu_493_p3 <= tmp_19_reg_1383(31 downto 31);
    tmp_21_fu_506_p2 <= "1" when (signed(tmp_19_reg_1383) < signed(p_src_rows_V_read_cas_reg_1297)) else "0";
    tmp_23_fu_521_p2 <= "1" when (signed(p_p2_i497_i_fu_516_p3) < signed(p_src_rows_V_read_cas_reg_1297)) else "0";
    tmp_24_fu_526_p1 <= p_p2_i497_i_fu_516_p3(2 - 1 downto 0);
    tmp_25_fu_530_p3 <= p_assign_6_1_reg_1400(31 downto 31);
    tmp_27_fu_563_p1 <= p_p2_i497_i_1_fu_553_p3(2 - 1 downto 0);
    tmp_28_fu_567_p3 <= p_assign_6_2_reg_1417(31 downto 31);
    tmp_2_fu_391_p2 <= "1" when (unsigned(t_V_reg_255) < unsigned(p_src_rows_V_read_cas_reg_1297)) else "0";
    tmp_30_fu_600_p1 <= p_p2_i497_i_2_fu_590_p3(2 - 1 downto 0);
    tmp_31_fu_604_p2 <= std_logic_vector(unsigned(tmp_9_reg_1326) - unsigned(tmp_24_fu_526_p1));
    tmp_32_fu_609_p3 <= 
        tmp_24_fu_526_p1 when (tmp_23_fu_521_p2(0) = '1') else 
        tmp_31_fu_604_p2;
    tmp_33_fu_617_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_18_reg_1376));
    tmp_34_fu_622_p3 <= 
        tmp_33_fu_617_p2 when (or_cond_i496_i_fu_510_p2(0) = '1') else 
        tmp_32_fu_609_p3;
    tmp_35_fu_830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_1505),64));
    tmp_36_fu_630_p2 <= std_logic_vector(unsigned(tmp_9_reg_1326) - unsigned(tmp_27_fu_563_p1));
    tmp_37_fu_635_p3 <= 
        tmp_27_fu_563_p1 when (tmp_144_1_fu_558_p2(0) = '1') else 
        tmp_36_fu_630_p2;
    tmp_38_fu_643_p2 <= (tmp_18_reg_1376 xor ap_const_lv2_2);
    tmp_3_fu_320_p0 <= p_src_rows_V_read;
    tmp_3_fu_320_p1 <= tmp_3_fu_320_p0(2 - 1 downto 0);
    tmp_42_fu_648_p3 <= 
        tmp_38_fu_643_p2 when (or_cond_i496_i_1_fu_547_p2(0) = '1') else 
        tmp_37_fu_635_p3;
    tmp_43_fu_656_p2 <= std_logic_vector(unsigned(tmp_9_reg_1326) - unsigned(tmp_30_fu_600_p1));
    tmp_44_fu_661_p3 <= 
        tmp_30_fu_600_p1 when (tmp_144_2_fu_595_p2(0) = '1') else 
        tmp_43_fu_656_p2;
    tmp_45_fu_669_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_18_reg_1376));
    tmp_46_fu_674_p3 <= 
        tmp_45_fu_669_p2 when (or_cond_i496_i_2_fu_584_p2(0) = '1') else 
        tmp_44_fu_661_p3;
    tmp_48_fu_710_p4 <= t_V_1_reg_266(31 downto 1);
    tmp_4_fu_324_p0 <= p_src_cols_V_read;
    tmp_4_fu_324_p1 <= tmp_4_fu_324_p0(2 - 1 downto 0);
    tmp_50_fu_740_p3 <= ImagLoc_x_fu_726_p2(31 downto 31);
    tmp_53_fu_821_p1 <= x_fu_814_p3(2 - 1 downto 0);
    tmp_56_fu_1035_p1 <= sum_V_0_2_fu_1003_p2(8 - 1 downto 0);
    tmp_57_fu_1039_p1 <= r_V_2_1_fu_1025_p2(8 - 1 downto 0);
    tmp_59_fu_1134_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_7_reg_1595_pp0_iter6_reg),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_5_fu_772_p2 <= "1" when (signed(ImagLoc_x_reg_1478) < signed(p_src_cols_V_read_cas_reg_1291)) else "0";
    tmp_5_not_fu_797_p2 <= (tmp_5_fu_772_p2 xor ap_const_lv1_1);
    tmp_60_fu_1057_p1 <= r_V_2_2_fu_1047_p2(8 - 1 downto 0);
    tmp_65_0_not_fu_682_p2 <= (tmp_2_reg_1351 xor ap_const_lv1_1);
    tmp_6_fu_328_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_3_fu_320_p1));
    tmp_7_fu_334_p0 <= p_src_rows_V_read;
    tmp_7_fu_334_p1 <= tmp_7_fu_334_p0(1 - 1 downto 0);
    tmp_8_fu_338_p3 <= (tmp_7_fu_334_p1 & ap_const_lv1_0);
    tmp_9_fu_346_p2 <= (tmp_8_fu_338_p3 xor ap_const_lv2_2);
    tmp_9_i_i_fu_1205_p2 <= (p_Result_s_reg_1628 or overflow_fu_1191_p2);
        tmp_cast_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_296_p2),32));

    tmp_i_i_fu_1181_p2 <= (p_Result_s_reg_1628 xor ap_const_lv1_1);
    tmp_s_fu_296_p2 <= std_logic_vector(unsigned(ap_const_lv13_2) + unsigned(p_src_cols_V_read_cas_1_fu_292_p1));
    x_fu_814_p3 <= 
        p_p2_i_i_reg_1490 when (sel_tmp8_fu_808_p2(0) = '1') else 
        p_assign_3_fu_790_p3;
end behav;
