#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x9696e50 .scope module, "cpu_tb" "cpu_tb" 2 14;
 .timescale -9 -11;
L_0x96c6150 .functor NOT 1, v0x96c4600_0, C4<0>, C4<0>, C4<0>;
v0x96c4420_0 .var "clk", 0 0;
v0x96c4470_0 .var "e1", 7 0;
v0x96c44c0_0 .var "e2", 7 0;
v0x96c4510_0 .var "e3", 7 0;
v0x96c4560_0 .var "e4", 7 0;
v0x96c45b0_0 .net "opcode", 5 0, L_0x96c4aa8; 1 drivers
v0x96c4600_0 .var "reset", 0 0;
v0x96c4650_0 .net "s1", 7 0, v0x96bd3d0_0; 1 drivers
v0x96c46a0_0 .net "s2", 7 0, v0x96bd0e8_0; 1 drivers
v0x96c46f0_0 .net "s3", 7 0, v0x96bcdb0_0; 1 drivers
v0x96c4740_0 .net "s4", 7 0, v0x96bca88_0; 1 drivers
v0x96c4790_0 .var "vgae", 0 0;
v0x96c47e0_0 .net "vgaw", 0 0, C4<1>; 1 drivers
v0x96c4830_0 .net "vgax", 7 0, C4<00000000>; 1 drivers
v0x96c4880_0 .net "vgay", 7 0, C4<00000000>; 1 drivers
v0x96c48d0_0 .net "z", 0 0, v0x96bfea0_0; 1 drivers
L_0x96c6428 .part v0x96c4470_0, 0, 4;
L_0x96c6478 .part v0x96c44c0_0, 0, 4;
L_0x96c6500 .part v0x96c4510_0, 0, 2;
S_0x96953d0 .scope module, "cpu_" "cpu" 2 57, 3 1, S_0x9696e50;
 .timescale -9 -11;
RS_0x969abac .resolv tri, v0x96c3168_0, v0x96c4790_0, C4<z>, C4<z>;
L_0x96c3208 .functor BUFZ 1, RS_0x969abac, C4<0>, C4<0>, C4<0>;
L_0x96c3778 .functor NOT 1, L_0x96c6150, C4<0>, C4<0>, C4<0>;
L_0x96c25b8 .functor NOT 1, L_0x96c6150, C4<0>, C4<0>, C4<0>;
L_0x96c3060 .functor NOT 1, L_0x96c6150, C4<0>, C4<0>, C4<0>;
v0x96c3350_0 .net *"_s11", 3 0, C4<0000>; 1 drivers
v0x96c33a0_0 .net *"_s16", 3 0, C4<0000>; 1 drivers
v0x96c33f0_0 .net *"_s21", 5 0, C4<000000>; 1 drivers
v0x96c3440_0 .net "clk", 0 0, v0x96c4420_0; 1 drivers
v0x96c3490_0 .net "data_in", 7 0, v0x96bda90_0; 1 drivers
v0x96c3548_0 .net "data_mem", 7 0, L_0x96c4af8; 1 drivers
v0x96c3598_0 .net "data_reg", 7 0, L_0x96c18a8; 1 drivers
v0x96c35e8_0 .net "e1", 3 0, L_0x96c6428; 1 drivers
v0x96c3638_0 .net "e2", 3 0, L_0x96c6478; 1 drivers
v0x96c3688_0 .net "e3", 1 0, L_0x96c6500; 1 drivers
v0x96c36d8_0 .net "e4", 7 0, v0x96c4560_0; 1 drivers
v0x96c3728_0 .net "id_in", 1 0, L_0x96c4d38; 1 drivers
v0x96c37b0_0 .net "id_out", 1 0, L_0x96c4c80; 1 drivers
v0x96c3868_0 .net "op", 2 0, L_0x96c4988; 1 drivers
v0x96c38b8_0 .alias "opcode", 5 0, v0x96c45b0_0;
v0x96c3908_0 .net "reset", 0 0, L_0x96c6150; 1 drivers
v0x96c39a0_0 .net "rwe1", 0 0, v0x96c2b48_0; 1 drivers
v0x96c39f0_0 .net "rwe2", 0 0, v0x96c2bd0_0; 1 drivers
v0x96c3a90_0 .net "rwe3", 0 0, v0x96c2c58_0; 1 drivers
v0x96c3ae0_0 .net "rwe4", 0 0, v0x96c2ce0_0; 1 drivers
v0x96c3a40_0 .alias "s1", 7 0, v0x96c4650_0;
v0x96c3b88_0 .alias "s2", 7 0, v0x96c46a0_0;
v0x96c3b30_0 .alias "s3", 7 0, v0x96c46f0_0;
v0x96c3c70_0 .alias "s4", 7 0, v0x96c4740_0;
v0x96c3d28_0 .net "s_es", 0 0, v0x96c2d68_0; 1 drivers
v0x96c3d78_0 .net "s_rel", 0 0, v0x96c2f38_0; 1 drivers
v0x96c3cc0_0 .net "s_ret", 0 0, v0x96c2fc0_0; 1 drivers
v0x96c3e38_0 .net "sec", 0 0, v0x96c3010_0; 1 drivers
v0x96c3dc8_0 .net "sinc", 0 0, v0x96c2df0_0; 1 drivers
v0x96c3f00_0 .net "sinm", 0 0, v0x96c2e78_0; 1 drivers
v0x96c3e88_0 .net "swe", 0 0, v0x96c3098_0; 1 drivers
v0x96c3fd0_0 .net "vga_e", 0 0, L_0x96c3208; 1 drivers
v0x96c3f50_0 .net8 "vgae", 0 0, RS_0x969abac; 2 drivers
v0x96c40e0_0 .net "vgae2", 0 0, v0x96c31b8_0; 1 drivers
v0x96c41c0_0 .alias "vgaw", 0 0, v0x96c47e0_0;
v0x96c4210_0 .alias "vgax", 7 0, v0x96c4830_0;
v0x96c4168_0 .alias "vgay", 7 0, v0x96c4880_0;
v0x96c4330_0 .net "we3", 0 0, v0x96c3258_0; 1 drivers
v0x96c4260_0 .alias "z", 0 0, v0x96c48d0_0;
L_0x96c60a0 .concat [ 4 4 0 0], L_0x96c6428, C4<0000>;
L_0x96c6188 .concat [ 4 4 0 0], L_0x96c6478, C4<0000>;
L_0x96c6270 .concat [ 2 6 0 0], L_0x96c6500, C4<000000>;
S_0x96c27f8 .scope module, "uc_" "uc" 3 26, 4 1, S_0x96953d0;
 .timescale -9 -11;
v0x96c2980_0 .alias "clock", 0 0, v0x96c3440_0;
v0x96c29d0_0 .alias "id_out", 1 0, v0x96c37b0_0;
v0x96c2a20_0 .alias "op", 2 0, v0x96c3868_0;
v0x96c2aa8_0 .alias "opcode", 5 0, v0x96c45b0_0;
v0x96c2af8_0 .net "reset", 0 0, L_0x96c3778; 1 drivers
v0x96c2b48_0 .var "rwe1", 0 0;
v0x96c2bd0_0 .var "rwe2", 0 0;
v0x96c2c58_0 .var "rwe3", 0 0;
v0x96c2ce0_0 .var "rwe4", 0 0;
v0x96c2d68_0 .var "s_es", 0 0;
v0x96c2df0_0 .var "s_inc", 0 0;
v0x96c2e78_0 .var "s_inm", 0 0;
v0x96c2f38_0 .var "s_rel", 0 0;
v0x96c2fc0_0 .var "s_ret", 0 0;
v0x96c3010_0 .var "sec", 0 0;
v0x96c3098_0 .var "swe", 0 0;
v0x96c3168_0 .var "vgae", 0 0;
v0x96c31b8_0 .var "vgae2", 0 0;
v0x96c3258_0 .var "we3", 0 0;
v0x96c32a8_0 .alias "z", 0 0, v0x96c48d0_0;
E_0x96c0578 .event edge, v0x96c2af8_0, v0x96c1f40_0, v0x96bd8f0_0, v0x96bfea0_0;
L_0x96c4988 .part L_0x96c4aa8, 0, 3;
S_0x96be990 .scope module, "microc_" "microc" 3 27, 5 1, S_0x96953d0;
 .timescale -9 -11;
L_0x96c18a8 .functor BUFZ 8, L_0x96c5128, C4<00000000>, C4<00000000>, C4<00000000>;
v0x96c1718_0 .net "alu_mux2", 7 0, v0x96c0438_0; 1 drivers
v0x96c17a0_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96c17f0_0 .alias "data_in", 7 0, v0x96c3490_0;
v0x96c1840_0 .alias "data_mem", 7 0, v0x96c3548_0;
v0x96c18e0_0 .alias "data_reg", 7 0, v0x96c3598_0;
v0x96c1968_0 .alias "id_in", 1 0, v0x96c3728_0;
v0x96c19f0_0 .alias "id_out", 1 0, v0x96c37b0_0;
v0x96c1a78_0 .net "memprog", 15 0, L_0x96c1ef8; 1 drivers
v0x96c1af0_0 .net "mux1_pc", 9 0, L_0x96c4df0; 1 drivers
v0x96c1b78_0 .net "mux2_out", 7 0, L_0x96c57a0; 1 drivers
v0x96c1c00_0 .net "mux4_sum", 9 0, L_0x96c59c8; 1 drivers
v0x96c1c88_0 .net "mux5_pc", 9 0, L_0x96c5b60; 1 drivers
v0x96c1d48_0 .net "mux_subreg", 9 0, L_0x96c5c80; 1 drivers
v0x96c1dd0_0 .net "num", 3 0, v0x96befe0_0; 1 drivers
v0x96c1e20_0 .net "num_vga", 15 0, L_0x96c1cd8; 1 drivers
v0x96c1ea8_0 .alias "op", 2 0, v0x96c3868_0;
v0x96c1f40_0 .alias "opcode", 5 0, v0x96c45b0_0;
v0x96c1f90_0 .net "pc_memprog", 9 0, v0x96c1430_0; 1 drivers
v0x96c2098_0 .net "rd1", 7 0, L_0x96c5128; 1 drivers
v0x96c20e8_0 .net "rd2", 7 0, L_0x96c53f0; 1 drivers
v0x96c1fe0_0 .net "reset", 0 0, L_0x96c25b8; 1 drivers
v0x96c21f8_0 .alias "s_es", 0 0, v0x96c3d28_0;
v0x96c2138_0 .alias "s_inc", 0 0, v0x96c3dc8_0;
v0x96c22a8_0 .alias "s_inm", 0 0, v0x96c3f00_0;
v0x96c2248_0 .alias "s_rel", 0 0, v0x96c3d78_0;
v0x96c2360_0 .alias "s_ret", 0 0, v0x96c3cc0_0;
v0x96c22f8_0 .net "sub_mux5", 9 0, v0x96bf6b0_0; 1 drivers
v0x96c2420_0 .net "sum_mux1", 9 0, L_0x96c4ef8; 1 drivers
v0x96c23b0_0 .alias "swe", 0 0, v0x96c3e88_0;
v0x96c24e8_0 .alias "vgae", 0 0, v0x96c3f50_0;
v0x96c2470_0 .alias "vgae2", 0 0, v0x96c40e0_0;
v0x96c25f0_0 .alias "vgaw", 0 0, v0x96c47e0_0;
v0x96c2538_0 .alias "vgax", 7 0, v0x96c4830_0;
v0x96c26c8_0 .alias "vgay", 7 0, v0x96c4880_0;
v0x96c2640_0 .net "wd3", 7 0, L_0x96c58a8; 1 drivers
v0x96c27a8_0 .alias "we3", 0 0, v0x96c4330_0;
v0x96c2718_0 .alias "z", 0 0, v0x96c48d0_0;
v0x96c2890_0 .net "zero", 0 0, L_0x96c1768; 1 drivers
L_0x96c4aa8 .part L_0x96c1ef8, 0, 6;
L_0x96c4af8 .part L_0x96c1ef8, 4, 8;
L_0x96c4c80 .part L_0x96c1ef8, 14, 2;
L_0x96c4d38 .part L_0x96c1ef8, 4, 2;
L_0x96c4ea8 .part L_0x96c1ef8, 6, 10;
L_0x96c54e8 .part L_0x96c1ef8, 4, 4;
L_0x96c4cd0 .part L_0x96c1ef8, 8, 4;
L_0x96c5600 .part L_0x96c1ef8, 12, 4;
L_0x96c5858 .part L_0x96c1ef8, 4, 8;
L_0x96c5b10 .part L_0x96c1ef8, 6, 10;
S_0x96c14d0 .scope module, "mux1_" "mux1" 5 36, 6 51, S_0x96be990;
 .timescale -9 -11;
P_0x96c1554 .param/l "WIDTH" 6 51, +C4<01010>;
v0x96c1588_0 .net "d0", 9 0, L_0x96c4ea8; 1 drivers
v0x96c15e8_0 .alias "d1", 9 0, v0x96c2420_0;
v0x96c1658_0 .alias "s", 0 0, v0x96c3dc8_0;
v0x96c16a8_0 .alias "y", 9 0, v0x96c1af0_0;
L_0x96c4df0 .functor MUXZ 10, L_0x96c4ea8, L_0x96c4ef8, v0x96c2df0_0, C4<>;
S_0x96c12b0 .scope module, "PC_" "registro" 5 37, 6 30, S_0x96be990;
 .timescale -9 -11;
P_0x96c1334 .param/l "WIDTH" 6 30, +C4<01010>;
v0x96c1360_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96c13c0_0 .alias "d", 9 0, v0x96c1c88_0;
v0x96c1430_0 .var "q", 9 0;
v0x96c1480_0 .alias "reset", 0 0, v0x96c1fe0_0;
S_0x96c10e8 .scope module, "sumador_" "sum" 5 38, 6 23, S_0x96be990;
 .timescale -9 -11;
v0x96c1168_0 .alias "a", 9 0, v0x96c1c00_0;
v0x96c11d8_0 .alias "b", 9 0, v0x96c1f90_0;
v0x96c1260_0 .alias "y", 9 0, v0x96c2420_0;
L_0x96c4ef8 .arith/sum 10, L_0x96c59c8, v0x96c1430_0;
S_0x96c0ed8 .scope module, "memoria_" "memprog" 5 39, 7 3, S_0x96be990;
 .timescale -9 -11;
L_0x96c1ef8 .functor BUFZ 16, L_0x96c4fb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x96c0f58_0 .net *"_s0", 15 0, L_0x96c4fb0; 1 drivers
v0x96c0fa8_0 .alias "a", 9 0, v0x96c1f90_0;
v0x96c0ff8_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96c1048 .array "mem", 1023 0, 15 0;
v0x96c1098_0 .alias "rd", 15 0, v0x96c1a78_0;
L_0x96c4fb0 .array/port v0x96c1048, v0x96c1430_0;
S_0x96c0598 .scope module, "banco_" "regfile" 5 40, 6 4, S_0x96be990;
 .timescale -9 -11;
v0x96c0648_0 .net *"_s0", 4 0, L_0x96c5000; 1 drivers
v0x96c06b8_0 .net *"_s10", 7 0, C4<00000000>; 1 drivers
v0x96c0718_0 .net *"_s14", 4 0, L_0x96c5220; 1 drivers
v0x96c0778_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x96c07c8_0 .net *"_s18", 4 0, C4<00000>; 1 drivers
v0x96c0828_0 .net *"_s20", 0 0, L_0x96c52a8; 1 drivers
v0x96c08a8_0 .net *"_s22", 7 0, L_0x96c5368; 1 drivers
v0x96c0908_0 .net *"_s24", 7 0, C4<00000000>; 1 drivers
v0x96c0990_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x96c09f0_0 .net *"_s4", 4 0, C4<00000>; 1 drivers
v0x96c0a50_0 .net *"_s6", 0 0, L_0x96c5050; 1 drivers
v0x96c0ab0_0 .net *"_s8", 7 0, L_0x96c50a0; 1 drivers
v0x96c0b48_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96c0b98_0 .net "ra1", 3 0, L_0x96c54e8; 1 drivers
v0x96c0bf8_0 .net "ra2", 3 0, L_0x96c4cd0; 1 drivers
v0x96c0c58_0 .alias "rd1", 7 0, v0x96c2098_0;
v0x96c0cf0_0 .alias "rd2", 7 0, v0x96c20e8_0;
v0x96c0d40 .array "regb", 15 0, 7 0;
v0x96c0de0_0 .net "wa3", 3 0, L_0x96c5600; 1 drivers
v0x96c0e30_0 .alias "wd3", 7 0, v0x96c2640_0;
v0x96c0d90_0 .alias "we3", 0 0, v0x96c4330_0;
E_0x96c0618 .event posedge, v0x966f1f0_0;
L_0x96c5000 .concat [ 4 1 0 0], L_0x96c54e8, C4<0>;
L_0x96c5050 .cmp/ne 5, L_0x96c5000, C4<00000>;
L_0x96c50a0 .array/port v0x96c0d40, L_0x96c54e8;
L_0x96c5128 .functor MUXZ 8, C4<00000000>, L_0x96c50a0, L_0x96c5050, C4<>;
L_0x96c5220 .concat [ 4 1 0 0], L_0x96c4cd0, C4<0>;
L_0x96c52a8 .cmp/ne 5, L_0x96c5220, C4<00000>;
L_0x96c5368 .array/port v0x96c0d40, L_0x96c4cd0;
L_0x96c53f0 .functor MUXZ 8, C4<00000000>, L_0x96c5368, L_0x96c52a8, C4<>;
S_0x96c0200 .scope module, "alu_" "alu" 5 41, 8 1, S_0x96be990;
 .timescale -9 -11;
L_0x96c1768 .functor NOT 1, L_0x96c56b0, C4<0>, C4<0>, C4<0>;
v0x96c02a0_0 .net *"_s3", 0 0, L_0x96c56b0; 1 drivers
v0x96c0310_0 .alias "a", 7 0, v0x96c2098_0;
v0x96c0380_0 .alias "b", 7 0, v0x96c20e8_0;
v0x96c03d0_0 .alias "op", 2 0, v0x96c3868_0;
v0x96c0438_0 .var "s", 7 0;
v0x96c0498_0 .alias "y", 7 0, v0x96c1718_0;
v0x96c0528_0 .alias "zero", 0 0, v0x96c2890_0;
E_0x96c0280 .event edge, v0x96c03d0_0, v0x96c0380_0, v0x96bf080_0;
L_0x96c56b0 .reduce/or v0x96c0438_0;
S_0x96bffa0 .scope module, "mux2_" "mux2" 5 42, 6 61, S_0x96be990;
 .timescale -9 -11;
P_0x96bf774 .param/l "WIDTH" 6 61, +C4<01000>;
v0x96c0060_0 .alias "d0", 7 0, v0x96c1718_0;
v0x96c00d0_0 .net "d1", 7 0, L_0x96c5858; 1 drivers
v0x96c0130_0 .alias "s", 0 0, v0x96c3f00_0;
v0x96c0190_0 .alias "y", 7 0, v0x96c1b78_0;
L_0x96c57a0 .functor MUXZ 8, v0x96c0438_0, L_0x96c5858, v0x96c2e78_0, C4<>;
S_0x96bfc80 .scope module, "ffzero" "registro" 5 43, 6 30, S_0x96be990;
 .timescale -9 -11;
P_0x96bde84 .param/l "WIDTH" 6 30, +C4<01>;
v0x96bfd78_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96bddc8_0 .alias "d", 0 0, v0x96c2890_0;
v0x96bfea0_0 .var "q", 0 0;
v0x96bff00_0 .alias "reset", 0 0, v0x96c1fe0_0;
E_0x96bfd48 .event posedge, v0x96beb80_0, v0x966f1f0_0;
S_0x96bfa20 .scope module, "mux3_" "mux2" 5 48, 6 61, S_0x96be990;
 .timescale -9 -11;
P_0x96bfaa4 .param/l "WIDTH" 6 61, +C4<01000>;
v0x96bfb10_0 .alias "d0", 7 0, v0x96c1b78_0;
v0x96bfb80_0 .alias "d1", 7 0, v0x96c3490_0;
v0x96bfbd0_0 .alias "s", 0 0, v0x96c3d28_0;
v0x96bfc30_0 .alias "y", 7 0, v0x96c2640_0;
L_0x96c58a8 .functor MUXZ 8, L_0x96c57a0, v0x96bda90_0, v0x96c2d68_0, C4<>;
S_0x96bf7e0 .scope module, "mux4_" "mux1" 5 52, 6 51, S_0x96be990;
 .timescale -9 -11;
P_0x96bf864 .param/l "WIDTH" 6 51, +C4<01010>;
v0x96bf8c0_0 .net "d0", 9 0, C4<0000000001>; 1 drivers
v0x96bf910_0 .net "d1", 9 0, L_0x96c5b10; 1 drivers
v0x96bf970_0 .alias "s", 0 0, v0x96c3d78_0;
v0x96bf9d0_0 .alias "y", 9 0, v0x96c1c00_0;
L_0x96c59c8 .functor MUXZ 10, C4<0000000001>, L_0x96c5b10, v0x96c2f38_0, C4<>;
S_0x96bf500 .scope module, "sub_reg" "retorno_reg" 5 53, 6 40, S_0x96be990;
 .timescale -9 -11;
P_0x96bf584 .param/l "WIDTH" 6 40, +C4<01010>;
v0x96bf630_0 .alias "d", 9 0, v0x96c1d48_0;
v0x96bf6b0_0 .var "q", 9 0;
v0x96bf720_0 .alias "reset", 0 0, v0x96c1fe0_0;
v0x96bf790_0 .alias "swe", 0 0, v0x96c3e88_0;
E_0x96bf5f0 .event posedge, v0x96beb80_0, v0x96bf790_0;
S_0x96bf320 .scope module, "mux5_" "mux1" 5 54, 6 51, S_0x96be990;
 .timescale -9 -11;
P_0x96bf3a4 .param/l "WIDTH" 6 51, +C4<01010>;
v0x96bf3c0_0 .alias "d0", 9 0, v0x96c1af0_0;
v0x96bf410_0 .alias "d1", 9 0, v0x96c22f8_0;
v0x96bf460_0 .alias "s", 0 0, v0x96c3cc0_0;
v0x96bf4b0_0 .alias "y", 9 0, v0x96c1c88_0;
L_0x96c5b60 .functor MUXZ 10, L_0x96c4df0, v0x96bf6b0_0, v0x96c2fc0_0, C4<>;
S_0x96bf1b0 .scope module, "sumador2" "sum" 5 55, 6 23, S_0x96be990;
 .timescale -9 -11;
v0x96bf230_0 .net "a", 9 0, C4<0000000001>; 1 drivers
v0x96bf280_0 .alias "b", 9 0, v0x96c1f90_0;
v0x96bf2d0_0 .alias "y", 9 0, v0x96c1d48_0;
L_0x96c5c80 .arith/sum 10, C4<0000000001>, v0x96c1430_0;
S_0x96bef40 .scope module, "regtovga_" "regtovga" 5 59, 9 1, S_0x96be990;
 .timescale -9 -11;
v0x96befe0_0 .var "aux", 3 0;
v0x96bf030_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96bf080_0 .alias "e", 7 0, v0x96c2098_0;
v0x96bf0d0_0 .alias "num", 3 0, v0x96c1dd0_0;
v0x96bf140_0 .alias "vgae2", 0 0, v0x96c40e0_0;
E_0x96befc0 .event edge, v0x96bebd0_0, v0x96bf080_0;
S_0x96bed10 .scope module, "memvga_" "memvga" 5 60, 10 3, S_0x96be990;
 .timescale -9 -11;
L_0x96c1cd8 .functor BUFZ 16, L_0x96c5cf8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x96bed90_0 .net *"_s0", 15 0, L_0x96c5cf8; 1 drivers
v0x96bede0_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96bee30 .array "mem", 15 0, 15 0;
v0x96bee80_0 .alias "ra", 3 0, v0x96c1dd0_0;
v0x96beed0_0 .alias "rd", 15 0, v0x96c1e20_0;
L_0x96c5cf8 .array/port v0x96bee30, v0x96befe0_0;
S_0x96bea10 .scope module, "printvga_" "printvga" 5 61, 11 1, S_0x96be990;
 .timescale -9 -11;
v0x96bea90_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96beae0_0 .alias "e", 15 0, v0x96c1e20_0;
v0x96beb30_0 .var/i "i", 31 0;
v0x96beb80_0 .alias "reset", 0 0, v0x96c1fe0_0;
v0x96bebd0_0 .alias "vgae", 0 0, v0x96c40e0_0;
v0x96bec20_0 .alias "vgaw", 0 0, v0x96c47e0_0;
v0x96bec70_0 .alias "vgax", 7 0, v0x96c4830_0;
v0x96becc0_0 .alias "vgay", 7 0, v0x96c4880_0;
S_0x96937c8 .scope module, "e_s_" "e_s" 3 28, 12 1, S_0x96953d0;
 .timescale -9 -11;
v0x96bdd68_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96bde30_0 .alias "data_in", 7 0, v0x96c3490_0;
v0x96bdea0_0 .alias "data_mem", 7 0, v0x96c3548_0;
v0x96bdf10_0 .alias "data_reg", 7 0, v0x96c3598_0;
v0x96bdf80_0 .alias "id_in", 1 0, v0x96c3728_0;
v0x96bdff0_0 .alias "id_out", 1 0, v0x96c37b0_0;
v0x96be080_0 .net "in1", 7 0, L_0x96c60a0; 1 drivers
v0x96be0f0_0 .net "in2", 7 0, L_0x96c6188; 1 drivers
v0x96be168_0 .net "in3", 7 0, L_0x96c6270; 1 drivers
v0x96be1d8_0 .alias "in4", 7 0, v0x96c36d8_0;
v0x96be278_0 .net "mux_reg1", 7 0, v0x96bd670_0; 1 drivers
v0x96be2c8_0 .net "mux_reg2", 7 0, v0x96bd6e0_0; 1 drivers
v0x96be388_0 .net "mux_reg3", 7 0, v0x96bd750_0; 1 drivers
v0x96be410_0 .net "mux_reg4", 7 0, v0x96bd7c0_0; 1 drivers
v0x96be4a0_0 .alias "out1", 7 0, v0x96c4650_0;
v0x96be4f0_0 .alias "out2", 7 0, v0x96c46a0_0;
v0x96be588_0 .alias "out3", 7 0, v0x96c46f0_0;
v0x96be5d8_0 .alias "out4", 7 0, v0x96c4740_0;
v0x96be678_0 .net "reset", 0 0, L_0x96c3060; 1 drivers
v0x96be730_0 .alias "rwe1", 0 0, v0x96c39a0_0;
v0x96be628_0 .alias "rwe2", 0 0, v0x96c39f0_0;
v0x96be7d8_0 .alias "rwe3", 0 0, v0x96c3a90_0;
v0x96be888_0 .alias "rwe4", 0 0, v0x96c3ae0_0;
v0x96be8d8_0 .alias "sec", 0 0, v0x96c3e38_0;
S_0x96bd9b8 .scope module, "mux_entrada" "mux_in" 12 7, 6 87, S_0x96937c8;
 .timescale -9 -11;
P_0x96bd884 .param/l "WIDTH" 6 87, +C4<01000>;
v0x96bda90_0 .var "aux", 7 0;
v0x96bdb00_0 .alias "d0", 7 0, v0x96be080_0;
v0x96bdb60_0 .alias "d1", 7 0, v0x96be0f0_0;
v0x96bdbc0_0 .alias "d2", 7 0, v0x96be168_0;
v0x96bdc28_0 .alias "d3", 7 0, v0x96c36d8_0;
v0x96bdc88_0 .alias "s", 1 0, v0x96c3728_0;
v0x96bdd08_0 .alias "y", 7 0, v0x96c3490_0;
E_0x96bda60/0 .event edge, v0x96bdc88_0, v0x96bdc28_0, v0x96bdbc0_0, v0x96bdb60_0;
E_0x96bda60/1 .event edge, v0x96bdb00_0;
E_0x96bda60 .event/or E_0x96bda60/0, E_0x96bda60/1;
S_0x96bd4d0 .scope module, "mux_salida" "mux_out" 12 8, 6 110, S_0x96937c8;
 .timescale -9 -11;
P_0x96bd554 .param/l "WIDTH" 6 110, +C4<01000>;
v0x96bd600_0 .net "aux", 7 0, L_0x96c5fc8; 1 drivers
v0x96bd670_0 .var "d0", 7 0;
v0x96bd6e0_0 .var "d1", 7 0;
v0x96bd750_0 .var "d2", 7 0;
v0x96bd7c0_0 .var "d3", 7 0;
v0x96bd830_0 .alias "e0", 7 0, v0x96c3548_0;
v0x96bd8a0_0 .alias "e1", 7 0, v0x96c3598_0;
v0x96bd8f0_0 .alias "reg_", 1 0, v0x96c37b0_0;
v0x96bd968_0 .alias "s", 0 0, v0x96c3e38_0;
E_0x96bd5c0 .event edge, v0x96bd600_0, v0x96bd8f0_0;
L_0x96c5fc8 .functor MUXZ 8, L_0x96c4af8, L_0x96c18a8, v0x96c3010_0, C4<>;
S_0x96bd220 .scope module, "sal1" "reg_e" 12 10, 6 73, S_0x96937c8;
 .timescale -9 -11;
P_0x96bce64 .param/l "WIDTH" 6 73, +C4<01000>;
v0x96bd310_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96bd370_0 .alias "d", 7 0, v0x96be278_0;
v0x96bd3d0_0 .var "q", 7 0;
v0x96bd430_0 .alias "reset", 0 0, v0x96be678_0;
v0x96bd480_0 .alias "rwe", 0 0, v0x96c39a0_0;
E_0x96bcd40 .event edge, v0x96bcae8_0, v0x96bd480_0, v0x96bd370_0;
S_0x96bced0 .scope module, "sal2" "reg_e" 12 11, 6 73, S_0x96937c8;
 .timescale -9 -11;
P_0x96bcf54 .param/l "WIDTH" 6 73, +C4<01000>;
v0x96bcff0_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96bd088_0 .alias "d", 7 0, v0x96be2c8_0;
v0x96bd0e8_0 .var "q", 7 0;
v0x96bd148_0 .alias "reset", 0 0, v0x96be678_0;
v0x96bd1d0_0 .alias "rwe", 0 0, v0x96c39f0_0;
E_0x96bcfb0 .event edge, v0x96bcae8_0, v0x96bd1d0_0, v0x96bd088_0;
S_0x96bcbb0 .scope module, "sal3" "reg_e" 12 12, 6 73, S_0x96937c8;
 .timescale -9 -11;
P_0x96bcc34 .param/l "WIDTH" 6 73, +C4<01000>;
v0x96bcce0_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96bcd60_0 .alias "d", 7 0, v0x96be388_0;
v0x96bcdb0_0 .var "q", 7 0;
v0x96bce10_0 .alias "reset", 0 0, v0x96be678_0;
v0x96bce80_0 .alias "rwe", 0 0, v0x96c3a90_0;
E_0x96bcca0 .event edge, v0x96bcae8_0, v0x96bce80_0, v0x96bcd60_0;
S_0x9693518 .scope module, "sal4" "reg_e" 12 13, 6 73, S_0x96937c8;
 .timescale -9 -11;
P_0x967f814 .param/l "WIDTH" 6 73, +C4<01000>;
v0x966f1f0_0 .alias "clk", 0 0, v0x96c3440_0;
v0x96bca28_0 .alias "d", 7 0, v0x96be410_0;
v0x96bca88_0 .var "q", 7 0;
v0x96bcae8_0 .alias "reset", 0 0, v0x96be678_0;
v0x96bcb50_0 .alias "rwe", 0 0, v0x96c3ae0_0;
E_0x96988b0 .event edge, v0x96bcae8_0, v0x96bcb50_0, v0x96bca28_0;
    .scope S_0x96c27f8;
T_0 ;
    %wait E_0x96c0578;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2b48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2bd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2c58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2ce0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3098_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2fc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %load/v 8, v0x96c2af8_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3098_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2fc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x96c2aa8_0, 6;
    %mov 14, 2, 3;
    %movi 17, 0, 1;
    %mov 18, 2, 2;
    %cmp/x 8, 14, 6;
    %jmp/1 T_0.2, 4;
    %movi 20, 10, 4;
    %mov 24, 2, 2;
    %cmp/x 8, 20, 6;
    %jmp/1 T_0.3, 4;
    %movi 26, 9, 4;
    %mov 30, 2, 2;
    %cmp/x 8, 26, 6;
    %jmp/1 T_0.4, 4;
    %movi 32, 11, 4;
    %mov 36, 2, 2;
    %cmp/x 8, 32, 6;
    %jmp/1 T_0.5, 4;
    %movi 38, 12, 4;
    %mov 42, 2, 2;
    %cmp/x 8, 38, 6;
    %jmp/1 T_0.6, 4;
    %movi 44, 13, 4;
    %mov 48, 2, 2;
    %cmp/x 8, 44, 6;
    %jmp/1 T_0.7, 4;
    %movi 50, 14, 4;
    %mov 54, 2, 2;
    %cmp/x 8, 50, 6;
    %jmp/1 T_0.8, 4;
    %movi 56, 31, 6;
    %cmp/x 8, 56, 6;
    %jmp/1 T_0.9, 4;
    %movi 56, 15, 6;
    %cmp/x 8, 56, 6;
    %jmp/1 T_0.10, 4;
    %movi 56, 24, 6;
    %cmp/x 8, 56, 6;
    %jmp/1 T_0.11, 4;
    %movi 56, 40, 6;
    %cmp/x 8, 56, 6;
    %jmp/1 T_0.12, 4;
    %movi 56, 56, 6;
    %cmp/x 8, 56, 6;
    %jmp/1 T_0.13, 4;
    %cmp/x 8, 1, 6;
    %jmp/1 T_0.14, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2fc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %jmp T_0.16;
T_0.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %jmp T_0.16;
T_0.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %jmp T_0.16;
T_0.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %jmp T_0.16;
T_0.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %jmp T_0.16;
T_0.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2b48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2bd0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2c58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2ce0_0, 0, 1;
    %jmp T_0.16;
T_0.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %load/v 8, v0x96c29d0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_0.17, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2b48_0, 0, 1;
    %jmp T_0.18;
T_0.17 ;
    %load/v 8, v0x96c29d0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_0.19, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2bd0_0, 0, 1;
    %jmp T_0.20;
T_0.19 ;
    %load/v 8, v0x96c29d0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_0.21, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2c58_0, 0, 1;
    %jmp T_0.22;
T_0.21 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2ce0_0, 0, 1;
T_0.22 ;
T_0.20 ;
T_0.18 ;
    %jmp T_0.16;
T_0.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %load/v 8, v0x96c29d0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_0.23, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2b48_0, 0, 1;
    %jmp T_0.24;
T_0.23 ;
    %load/v 8, v0x96c29d0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_0.25, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2bd0_0, 0, 1;
    %jmp T_0.26;
T_0.25 ;
    %load/v 8, v0x96c29d0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_0.27, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2c58_0, 0, 1;
    %jmp T_0.28;
T_0.27 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2ce0_0, 0, 1;
T_0.28 ;
T_0.26 ;
T_0.24 ;
    %jmp T_0.16;
T_0.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %load/v 8, v0x96c32a8_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.29, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 0;
    %jmp T_0.30;
T_0.29 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
T_0.30 ;
    %jmp T_0.16;
T_0.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %load/v 8, v0x96c32a8_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.31, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %jmp T_0.32;
T_0.31 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 0;
T_0.32 ;
    %jmp T_0.16;
T_0.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %jmp T_0.16;
T_0.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3098_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %jmp T_0.16;
T_0.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2fc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %jmp T_0.16;
T_0.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2e78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3010_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2d68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2f38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c2fc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c3168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96c31b8_0, 0, 0;
    %jmp T_0.16;
T_0.16 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x96c12b0;
T_1 ;
    %wait E_0x96bfd48;
    %load/v 8, v0x96c1480_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x96c1430_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x96c13c0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x96c1430_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x96c0ed8;
T_2 ;
    %vpi_call 7 11 "$readmemb", "/home/alumno/Escritorio/scpu/modules/progfile.dat", v0x96c1048;
    %end;
    .thread T_2;
    .scope S_0x96c0598;
T_3 ;
    %wait E_0x96c0618;
    %load/v 8, v0x96c0d90_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x96c0e30_0, 8;
    %ix/getv 3, v0x96c0de0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x96c0d40, 0, 8;
t_0 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x96c0200;
T_4 ;
    %wait E_0x96c0280;
    %load/v 8, v0x96c03d0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_4.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_4.7, 6;
    %set/v v0x96c0438_0, 2, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/v 8, v0x96c0310_0, 8;
    %set/v v0x96c0438_0, 8, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/v 8, v0x96c0310_0, 8;
    %inv 8, 8;
    %set/v v0x96c0438_0, 8, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/v 8, v0x96c0310_0, 8;
    %load/v 16, v0x96c0380_0, 8;
    %add 8, 16, 8;
    %set/v v0x96c0438_0, 8, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/v 8, v0x96c0310_0, 8;
    %load/v 16, v0x96c0380_0, 8;
    %sub 8, 16, 8;
    %set/v v0x96c0438_0, 8, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/v 8, v0x96c0310_0, 8;
    %load/v 16, v0x96c0380_0, 8;
    %and 8, 16, 8;
    %set/v v0x96c0438_0, 8, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/v 8, v0x96c0310_0, 8;
    %load/v 16, v0x96c0380_0, 8;
    %or 8, 16, 8;
    %set/v v0x96c0438_0, 8, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/v 8, v0x96c0310_0, 8;
    %inv 8, 8;
    %addi 8, 1, 8;
    %set/v v0x96c0438_0, 8, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/v 16, v0x96c0380_0, 8;
    %load/v 24, v0x96c0310_0, 8;
    %cmp/u 16, 24, 8;
    %mov 16, 5, 1;
    %mov 8, 16, 1;
    %mov 9, 0, 7;
    %set/v v0x96c0438_0, 8, 8;
    %jmp T_4.9;
T_4.9 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x96bfc80;
T_5 ;
    %wait E_0x96bfd48;
    %load/v 8, v0x96bff00_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96bfea0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x96bddc8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x96bfea0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x96bf500;
T_6 ;
    %wait E_0x96bf5f0;
    %load/v 8, v0x96bf720_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x96bf6b0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x96bf630_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x96bf6b0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x96bef40;
T_7 ;
    %wait E_0x96befc0;
    %load/v 8, v0x96bf140_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x96bf080_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_7.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_7.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_7.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_7.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_7.10, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_7.11, 6;
    %set/v v0x96befe0_0, 1, 4;
    %jmp T_7.13;
T_7.2 ;
    %set/v v0x96befe0_0, 0, 4;
    %jmp T_7.13;
T_7.3 ;
    %movi 8, 1, 4;
    %set/v v0x96befe0_0, 8, 4;
    %jmp T_7.13;
T_7.4 ;
    %movi 8, 2, 4;
    %set/v v0x96befe0_0, 8, 4;
    %jmp T_7.13;
T_7.5 ;
    %movi 8, 3, 4;
    %set/v v0x96befe0_0, 8, 4;
    %jmp T_7.13;
T_7.6 ;
    %movi 8, 4, 4;
    %set/v v0x96befe0_0, 8, 4;
    %jmp T_7.13;
T_7.7 ;
    %movi 8, 5, 4;
    %set/v v0x96befe0_0, 8, 4;
    %jmp T_7.13;
T_7.8 ;
    %movi 8, 6, 4;
    %set/v v0x96befe0_0, 8, 4;
    %jmp T_7.13;
T_7.9 ;
    %movi 8, 7, 4;
    %set/v v0x96befe0_0, 8, 4;
    %jmp T_7.13;
T_7.10 ;
    %movi 8, 8, 4;
    %set/v v0x96befe0_0, 8, 4;
    %jmp T_7.13;
T_7.11 ;
    %movi 8, 9, 4;
    %set/v v0x96befe0_0, 8, 4;
    %jmp T_7.13;
T_7.13 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x96bed10;
T_8 ;
    %vpi_call 10 12 "$readmemb", "/home/alumno/Escritorio/scpu/modules/vga.dat", v0x96bee30;
    %end;
    .thread T_8;
    .scope S_0x96bea10;
T_9 ;
    %set/v v0x96beb30_0, 0, 32;
T_9.0 ;
    %load/v 8, v0x96beb30_0, 32;
   %cmpi/s 8, 10, 32;
    %jmp/0xz T_9.1, 5;
    %load/v 8, v0x96beb30_0, 32;
    %set/v v0x96beb30_0, 8, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x96beb30_0, 32;
    %set/v v0x96beb30_0, 8, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x96bd9b8;
T_10 ;
    %wait E_0x96bda60;
    %load/v 8, v0x96bdc88_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_10.3, 6;
    %set/v v0x96bda90_0, 2, 8;
    %jmp T_10.5;
T_10.0 ;
    %load/v 8, v0x96bdb00_0, 8;
    %set/v v0x96bda90_0, 8, 8;
    %jmp T_10.5;
T_10.1 ;
    %load/v 8, v0x96bdb60_0, 8;
    %set/v v0x96bda90_0, 8, 8;
    %jmp T_10.5;
T_10.2 ;
    %load/v 8, v0x96bdbc0_0, 8;
    %set/v v0x96bda90_0, 8, 8;
    %jmp T_10.5;
T_10.3 ;
    %load/v 8, v0x96bdc28_0, 8;
    %set/v v0x96bda90_0, 8, 8;
    %jmp T_10.5;
T_10.5 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x96bd4d0;
T_11 ;
    %wait E_0x96bd5c0;
    %load/v 8, v0x96bd8f0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/v 8, v0x96bd600_0, 8;
    %set/v v0x96bd670_0, 8, 8;
    %jmp T_11.4;
T_11.1 ;
    %load/v 8, v0x96bd600_0, 8;
    %set/v v0x96bd6e0_0, 8, 8;
    %jmp T_11.4;
T_11.2 ;
    %load/v 8, v0x96bd600_0, 8;
    %set/v v0x96bd750_0, 8, 8;
    %jmp T_11.4;
T_11.3 ;
    %load/v 8, v0x96bd600_0, 8;
    %set/v v0x96bd7c0_0, 8, 8;
    %jmp T_11.4;
T_11.4 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x96bd220;
T_12 ;
    %wait E_0x96bcd40;
    %load/v 8, v0x96bd430_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96bd3d0_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x96bd480_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x96bd370_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96bd3d0_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x96bced0;
T_13 ;
    %wait E_0x96bcfb0;
    %load/v 8, v0x96bd148_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96bd0e8_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x96bd1d0_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x96bd088_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96bd0e8_0, 0, 8;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x96bcbb0;
T_14 ;
    %wait E_0x96bcca0;
    %load/v 8, v0x96bce10_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96bcdb0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x96bce80_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x96bcd60_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96bcdb0_0, 0, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x9693518;
T_15 ;
    %wait E_0x96988b0;
    %load/v 8, v0x96bcae8_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96bca88_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x96bcb50_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x96bca28_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x96bca88_0, 0, 8;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x9696e50;
T_16 ;
    %set/v v0x96c4420_0, 1, 1;
    %delay 2000, 0;
    %set/v v0x96c4420_0, 0, 1;
    %delay 6000, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x9696e50;
T_17 ;
    %vpi_call 2 37 "$monitor", "time: %0d, clk: %b, reset: %b", $time, v0x96c4420_0, v0x96c4600_0;
    %vpi_call 2 39 "$dumpfile", "cpu_tb.vcd";
    %vpi_call 2 40 "$dumpvars";
    %movi 8, 3, 8;
    %set/v v0x96c4470_0, 8, 8;
    %movi 8, 3, 8;
    %set/v v0x96c44c0_0, 8, 8;
    %set/v v0x96c4510_0, 0, 8;
    %set/v v0x96c4560_0, 0, 8;
    %set/v v0x96c4790_0, 0, 1;
    %set/v v0x96c4600_0, 1, 1;
    %delay 500, 0;
    %set/v v0x96c4600_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 54 "$finish";
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./uc.v";
    "./microc.v";
    "./componentes.v";
    "./memprog.v";
    "./alu.v";
    "./regtovga.v";
    "./memvga.v";
    "./printvga.v";
    "./e_s.v";
