// Stripped Liberty file containing cell descriptions, types, pin info, power properties, and test cells

/* 
* ******************************************************************************
* *                                                                            *
* *                   Copyright (C) 2004-2014, Nangate Inc.                    *
* *                           All rights reserved.                             *
* *                                                                            *
* * Nangate and the Nangate logo are trademarks of Nangate Inc.                *
* *                                                                            *
* * All trademarks, logos, software marks, and trade names (collectively the   *
* * "Marks") in this program are proprietary to Nangate or other respective    *
* * owners that have granted Nangate the right and license to use such Marks.  *
* * You are not permitted to use the Marks without the prior written consent   *
* * of Nangate or such third party that may own the Marks.                     *
* *                                                                            *
* * This file has been provided pursuant to a License Agreement containing     *
* * restrictions on its use. This file contains valuable trade secrets and     *
* * proprietary information of Nangate Inc., and is protected by U.S. and      *
* * international laws and/or treaties.                                        *
* *                                                                            *
* * The copyright notice(s) in this file does not indicate actual or intended  *
* * publication of this file.                                                  *
* *                                                                            *
* *    NGLibraryCharacterizer, Development_version_64 - build 201405281900     *
* *                                                                            *
* ******************************************************************************
*
* Spice engine            : BDAspice 2014_Q1_update2
* Liberty export type     : conditional
*
* Characterization Corner : fast
* Process                 : HP
* Temperature             : 0C
* Voltage                 : 0.88V
*
****************************************************************************/

library (NanGate_15nm_OCL) {

  /* Documentation Attributes */
  date                    		: "Wed, 28 May 2014, 17:47:53";
  revision                		: "revision 1.0";
  comment                 		: "Copyright (c) 2004-2014 Nangate Inc. All Rights Reserved.";

  /* General Attributes */
  technology              		  (cmos);
  delay_model             		: table_lookup;
  in_place_swap_mode      		: match_footprint;
  library_features        		  (report_delay_calculation,report_power_calculation);

  /* Units Attributes */
  time_unit               		: "1ps";
  leakage_power_unit      		: "1pW";
  voltage_unit            		: "1V";
  current_unit            		: "1uA";
  pulling_resistance_unit 		: "1kohm";
  capacitive_load_unit    		  (1,ff);

  /* Operation Conditions */
  nom_process             		: 1.00;
  nom_temperature         		: 0.00;
  nom_voltage             		: 0.88;

  voltage_map (VDD,0.88);
  voltage_map (VSS,0.00);
  voltage_map (VNW,0.88);
  voltage_map (VPW,0.00);

  define(process_corner, operating_conditions, string);
  operating_conditions (fast) {
    process_corner	: "HP";
    process       	: 1.00;
    voltage       	: 0.88;
    temperature   	: 0.00;
    tree_type     	: balanced_tree;
  }
  default_operating_conditions : fast;

  /* Threshold Definitions */
  slew_lower_threshold_pct_fall 	: 10.00 ;
  slew_lower_threshold_pct_rise 	: 10.00 ;
  slew_upper_threshold_pct_fall 	: 90.00 ;
  slew_upper_threshold_pct_rise 	: 90.00 ;
  slew_derate_from_library      	: 1.00 ;
  input_threshold_pct_fall      	: 50.00 ;
  input_threshold_pct_rise      	: 50.00 ;
  output_threshold_pct_fall     	: 50.00 ;
  output_threshold_pct_rise     	: 50.00 ;
  default_leakage_power_density 	: 0.00 ;
  default_cell_leakage_power    	: 0.00 ;

  /* Default Pin Attributes */
  default_inout_pin_cap       		: 1.000000;
  default_input_pin_cap       		: 1.000000;
  default_output_pin_cap      		: 0.000000;
  default_fanout_load         		: 1.000000;
  default_max_transition      		: 480.000000;

  define(drive_strength, cell, float);
  define(ng_base_cell, cell, string);
  define(ng_basename, cell, string);
  define(ng_build_equation, cell, string);
  define(ng_nominal_skew, cell, float);
  define(ng_nominal_strength, cell, float);
  define(ng_variant_type, cell, string);

  lu_table_template (Ccs_rx_cap_9) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070,0.0080,0.0090");
  }


  power_lut_template (Hidden_power_9) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070,0.0080,0.0090");
  }


  lu_table_template (Hold_5_5) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050");
  }


  output_current_template (Output_current) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	variable_3 : time;
  }


  pg_current_template (Pg_current) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	variable_3 : time;
  }


  pg_current_template (Pg_current_hidden) {
	variable_1 : input_net_transition;
	variable_2 : time;
  }


  power_lut_template (Power_9_9) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070,0.0080,0.0090");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070,0.0080,0.0090");
  }


  lu_table_template (Pulse_width_1) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010");
  }


  lu_table_template (Recovery_5_5) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050");
  }


  lu_table_template (Removal_5_5) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050");
  }


  lu_table_template (Setup_5_5) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050");
  }


  lu_table_template (Timing_9_9) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070,0.0080,0.0090");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070,0.0080,0.0090");
  }


  lu_table_template (Tristate_disable_9) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070,0.0080,0.0090");
  }


  /******************************************************************************************
   Module          	: AND2_X1
   Cell Description	: Combinational cell (AND2_X1) with drive strength X1
  *******************************************************************************************/
cell ( AND2_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.294912;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "(A1 & A2)";
  }
}

/******************************************************************************************
   Module          	: AND2_X2
   Cell Description	: Combinational cell (AND2_X2) with drive strength X2
  *******************************************************************************************/
cell ( AND2_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.344064;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "(A1 & A2)";
  }
}

/******************************************************************************************
   Module          	: AND3_X1
   Cell Description	: Combinational cell (AND3_X1) with drive strength X1
  *******************************************************************************************/
cell ( AND3_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.393216;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "((A1 & A2) & A3)";
  }
}

/******************************************************************************************
   Module          	: AND3_X2
   Cell Description	: Combinational cell (AND3_X2) with drive strength X2
  *******************************************************************************************/
cell ( AND3_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.393216;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "((A1 & A2) & A3)";
  }
}

/******************************************************************************************
   Module          	: AND4_X1
   Cell Description	: Combinational cell (AND4_X1) with drive strength X1
  *******************************************************************************************/
cell ( AND4_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.442368;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A4 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "(((A1 & A2) & A3) & A4)";
  }
}

/******************************************************************************************
   Module          	: AND4_X2
   Cell Description	: Combinational cell (AND4_X2) with drive strength X2
  *******************************************************************************************/
cell ( AND4_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.491520;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A4 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "(((A1 & A2) & A3) & A4)";
  }
}

/******************************************************************************************
   Module          	: ANTENNA
   Cell Description	: Physical cell (ANTENNA)
  *******************************************************************************************/
cell ( ANTENNA ) {
  // Cell type: combinational
  drive_strength      : 0.5;
  area                : 0.147456;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
}

/******************************************************************************************
   Module          	: AOI21_X1
   Cell Description	: Combinational cell (AOI21_X1) with drive strength X1
  *******************************************************************************************/
cell ( AOI21_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.294912;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 & A2) | B)";
  }
}

/******************************************************************************************
   Module          	: AOI21_X2
   Cell Description	: Combinational cell (AOI21_X2) with drive strength X2
  *******************************************************************************************/
cell ( AOI21_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.442368;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 & A2) | B)";
  }
}

/******************************************************************************************
   Module          	: AOI22_X1
   Cell Description	: Combinational cell (AOI22_X1) with drive strength X1
  *******************************************************************************************/
cell ( AOI22_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.344064;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 & A2) | (B1 & B2))";
  }
}

/******************************************************************************************
   Module          	: AOI22_X2
   Cell Description	: Combinational cell (AOI22_X2) with drive strength X2
  *******************************************************************************************/
cell ( AOI22_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.589824;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 & A2) | (B1 & B2))";
  }
}

/******************************************************************************************
   Module          	: BUF_X1
   Cell Description	: Combinational cell (BUF_X1) with drive strength X1
  *******************************************************************************************/
cell ( BUF_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.245760;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: BUF_X2
   Cell Description	: Combinational cell (BUF_X2) with drive strength X2
  *******************************************************************************************/
cell ( BUF_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.245760;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: BUF_X4
   Cell Description	: Combinational cell (BUF_X4) with drive strength X4
  *******************************************************************************************/
cell ( BUF_X4 ) {
  // Cell type: combinational
  drive_strength      : 4;
  area                : 0.393216;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: BUF_X8
   Cell Description	: Combinational cell (BUF_X8) with drive strength X8
  *******************************************************************************************/
cell ( BUF_X8 ) {
  // Cell type: combinational
  drive_strength      : 8;
  area                : 0.688128;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: BUF_X12
   Cell Description	: Combinational cell (BUF_X12) with drive strength X12
  *******************************************************************************************/
cell ( BUF_X12 ) {
  // Cell type: combinational
  drive_strength      : 12;
  area                : 0.983040;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: BUF_X16
   Cell Description	: Combinational cell (BUF_X16) with drive strength X16
  *******************************************************************************************/
cell ( BUF_X16 ) {
  // Cell type: combinational
  drive_strength      : 16;
  area                : 1.277952;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: CLKBUF_X1
   Cell Description	: Combinational cell (CLKBUF_X1) with drive strength X1
  *******************************************************************************************/
cell ( CLKBUF_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.245760;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: CLKBUF_X2
   Cell Description	: Combinational cell (CLKBUF_X2) with drive strength X2
  *******************************************************************************************/
cell ( CLKBUF_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.245760;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: CLKBUF_X4
   Cell Description	: Combinational cell (CLKBUF_X4) with drive strength X4
  *******************************************************************************************/
cell ( CLKBUF_X4 ) {
  // Cell type: combinational
  drive_strength      : 4;
  area                : 0.393216;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: CLKBUF_X8
   Cell Description	: Combinational cell (CLKBUF_X8) with drive strength X8
  *******************************************************************************************/
cell ( CLKBUF_X8 ) {
  // Cell type: combinational
  drive_strength      : 8;
  area                : 0.688128;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: CLKBUF_X12
   Cell Description	: Combinational cell (CLKBUF_X12) with drive strength X12
  *******************************************************************************************/
cell ( CLKBUF_X12 ) {
  // Cell type: combinational
  drive_strength      : 12;
  area                : 0.983040;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: CLKBUF_X16
   Cell Description	: Combinational cell (CLKBUF_X16) with drive strength X16
  *******************************************************************************************/
cell ( CLKBUF_X16 ) {
  // Cell type: combinational
  drive_strength      : 16;
  area                : 1.277952;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: CLKGATETST_X1
   Cell Description	: Pos.edge clock gating cell with pre scan,  drive strength X1
  *******************************************************************************************/
cell ( CLKGATETST_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.835584;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( QD ) {
    direction : internal;
    function : "N/A";
  }
  pin ( CLK ) {
    direction : input;
    function : "N/A";
  }
  pin ( E ) {
    direction : input;
    function : "N/A";
  }
  pin ( TE ) {
    direction : input;
    function : "N/A";
  }
  pin ( Q ) {
    direction : output;
    function : "(CLK & QD)";
  }
}

/******************************************************************************************
   Module          	: DFFRNQ_X1
   Cell Description	: Pos.edge D-Flip-Flop with active low reset, and drive strength X1
  *******************************************************************************************/
cell ( DFFRNQ_X1 ) {
  // Cell type: flip flop
  drive_strength      : 1;
  area                : 1.277952;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( D ) {
    direction : input;
    function : "N/A";
  }
  pin ( RN ) {
    direction : input;
    function : "N/A";
  }
  pin ( CLK ) {
    direction : input;
    function : "N/A";
  }
  pin ( Q ) {
    direction : output;
    function : "IQ";
  }
}

/******************************************************************************************
   Module          	: DFFSNQ_X1
   Cell Description	: Pos.edge D-Flip-Flop with active low set, and drive strength X1
  *******************************************************************************************/
cell ( DFFSNQ_X1 ) {
  // Cell type: flip flop
  drive_strength      : 1;
  area                : 1.277952;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( D ) {
    direction : input;
    function : "N/A";
  }
  pin ( SN ) {
    direction : input;
    function : "N/A";
  }
  pin ( CLK ) {
    direction : input;
    function : "N/A";
  }
  pin ( Q ) {
    direction : output;
    function : "IQ";
  }
}

/******************************************************************************************
   Module          	: FA_X1
   Cell Description	: Combinational cell (FA_X1) with drive strength X1
  *******************************************************************************************/
cell ( FA_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 1.179648;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A ) {
    direction : input;
    function : "N/A";
  }
  pin ( B ) {
    direction : input;
    function : "N/A";
  }
  pin ( CI ) {
    direction : input;
    function : "N/A";
  }
  pin ( CO ) {
    direction : output;
    function : "(((B & CI) | (B & A)) | (CI & A))";
  }
  pin ( S ) {
    direction : output;
    function : "!((!((B & CI) | !(B | CI)) & A) | !(!((B & CI) | !(B | CI)) | A))";
  }
}

/******************************************************************************************
   Module          	: FILLTIE
   Cell Description	: Physical cell (FILLTIE)
  *******************************************************************************************/
cell ( FILLTIE ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.443136;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
}

/******************************************************************************************
   Module          	: FILL_X1
   Cell Description	: Physical cell (FILL_X1)
  *******************************************************************************************/
cell ( FILL_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.098304;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
}

/******************************************************************************************
   Module          	: FILL_X2
   Cell Description	: Physical cell (FILL_X2)
  *******************************************************************************************/
cell ( FILL_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.147456;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
}

/******************************************************************************************
   Module          	: FILL_X4
   Cell Description	: Physical cell (FILL_X4)
  *******************************************************************************************/
cell ( FILL_X4 ) {
  // Cell type: combinational
  drive_strength      : 4;
  area                : 0.245760;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
}

/******************************************************************************************
   Module          	: FILL_X8
   Cell Description	: Physical cell (FILL_X8)
  *******************************************************************************************/
cell ( FILL_X8 ) {
  // Cell type: combinational
  drive_strength      : 8;
  area                : 0.442368;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
}

/******************************************************************************************
   Module          	: FILL_X16
   Cell Description	: Physical cell (FILL_X16)
  *******************************************************************************************/
cell ( FILL_X16 ) {
  // Cell type: combinational
  drive_strength      : 16;
  area                : 0.835584;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
}

/******************************************************************************************
   Module          	: HA_X1
   Cell Description	: Combinational cell (HA_X1) with drive strength X1
  *******************************************************************************************/
cell ( HA_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.638976;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A ) {
    direction : input;
    function : "N/A";
  }
  pin ( B ) {
    direction : input;
    function : "N/A";
  }
  pin ( CO ) {
    direction : output;
    function : "(A & B)";
  }
  pin ( S ) {
    direction : output;
    function : "!((A & B) | !(A | B))";
  }
}

/******************************************************************************************
   Module          	: INV_X1
   Cell Description	: Combinational cell (INV_X1) with drive strength X1
  *******************************************************************************************/
cell ( INV_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.147456;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!I";
  }
}

/******************************************************************************************
   Module          	: INV_X2
   Cell Description	: Combinational cell (INV_X2) with drive strength X2
  *******************************************************************************************/
cell ( INV_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.196608;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!I";
  }
}

/******************************************************************************************
   Module          	: INV_X4
   Cell Description	: Combinational cell (INV_X4) with drive strength X4
  *******************************************************************************************/
cell ( INV_X4 ) {
  // Cell type: combinational
  drive_strength      : 4;
  area                : 0.294912;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!I";
  }
}

/******************************************************************************************
   Module          	: INV_X8
   Cell Description	: Combinational cell (INV_X8) with drive strength X8
  *******************************************************************************************/
cell ( INV_X8 ) {
  // Cell type: combinational
  drive_strength      : 8;
  area                : 0.491520;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!I";
  }
}

/******************************************************************************************
   Module          	: INV_X12
   Cell Description	: Combinational cell (INV_X12) with drive strength X12
  *******************************************************************************************/
cell ( INV_X12 ) {
  // Cell type: combinational
  drive_strength      : 12;
  area                : 0.688128;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!I";
  }
}

/******************************************************************************************
   Module          	: INV_X16
   Cell Description	: Combinational cell (INV_X16) with drive strength X16
  *******************************************************************************************/
cell ( INV_X16 ) {
  // Cell type: combinational
  drive_strength      : 16;
  area                : 0.884736;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!I";
  }
}

/******************************************************************************************
   Module          	: LHQ_X1
   Cell Description	: High enable Latch with drive strength X1
  *******************************************************************************************/
cell ( LHQ_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.688128;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( D ) {
    direction : input;
    function : "N/A";
  }
  pin ( E ) {
    direction : input;
    function : "N/A";
  }
  pin ( Q ) {
    direction : output;
    function : "IQ";
  }
}

/******************************************************************************************
   Module          	: MUX2_X1
   Cell Description	: Combinational cell (MUX2_X1) with drive strength X1
  *******************************************************************************************/
cell ( MUX2_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.638976;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( I0 ) {
    direction : input;
    function : "N/A";
  }
  pin ( I1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( S ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "((S & I1) | (!S & I0))";
  }
}

/******************************************************************************************
   Module          	: NAND2_X1
   Cell Description	: Combinational cell (NAND2_X1) with drive strength X1
  *******************************************************************************************/
cell ( NAND2_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.196608;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!(A1 & A2)";
  }
}

/******************************************************************************************
   Module          	: NAND2_X2
   Cell Description	: Combinational cell (NAND2_X2) with drive strength X2
  *******************************************************************************************/
cell ( NAND2_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.294912;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!(A1 & A2)";
  }
}

/******************************************************************************************
   Module          	: NAND3_X1
   Cell Description	: Combinational cell (NAND3_X1) with drive strength X1
  *******************************************************************************************/
cell ( NAND3_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.294912;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 & A2) & A3)";
  }
}

/******************************************************************************************
   Module          	: NAND3_X2
   Cell Description	: Combinational cell (NAND3_X2) with drive strength X2
  *******************************************************************************************/
cell ( NAND3_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.442368;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 & A2) & A3)";
  }
}

/******************************************************************************************
   Module          	: NAND4_X1
   Cell Description	: Combinational cell (NAND4_X1) with drive strength X1
  *******************************************************************************************/
cell ( NAND4_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.344064;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A4 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!(((A1 & A2) & A3) & A4)";
  }
}

/******************************************************************************************
   Module          	: NAND4_X2
   Cell Description	: Combinational cell (NAND4_X2) with drive strength X2
  *******************************************************************************************/
cell ( NAND4_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.540672;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A4 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!(((A1 & A2) & A3) & A4)";
  }
}

/******************************************************************************************
   Module          	: NOR2_X1
   Cell Description	: Combinational cell (NOR2_X1) with drive strength X1
  *******************************************************************************************/
cell ( NOR2_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.196608;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!(A1 | A2)";
  }
}

/******************************************************************************************
   Module          	: NOR2_X2
   Cell Description	: Combinational cell (NOR2_X2) with drive strength X2
  *******************************************************************************************/
cell ( NOR2_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.294912;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!(A1 | A2)";
  }
}

/******************************************************************************************
   Module          	: NOR3_X1
   Cell Description	: Combinational cell (NOR3_X1) with drive strength X1
  *******************************************************************************************/
cell ( NOR3_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.294912;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 | A2) | A3)";
  }
}

/******************************************************************************************
   Module          	: NOR3_X2
   Cell Description	: Combinational cell (NOR3_X2) with drive strength X2
  *******************************************************************************************/
cell ( NOR3_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.442368;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 | A2) | A3)";
  }
}

/******************************************************************************************
   Module          	: NOR4_X1
   Cell Description	: Combinational cell (NOR4_X1) with drive strength X1
  *******************************************************************************************/
cell ( NOR4_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.344064;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A4 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!(((A1 | A2) | A3) | A4)";
  }
}

/******************************************************************************************
   Module          	: NOR4_X2
   Cell Description	: Combinational cell (NOR4_X2) with drive strength X2
  *******************************************************************************************/
cell ( NOR4_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.540672;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A4 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!(((A1 | A2) | A3) | A4)";
  }
}

/******************************************************************************************
   Module          	: OAI21_X1
   Cell Description	: Combinational cell (OAI21_X1) with drive strength X1
  *******************************************************************************************/
cell ( OAI21_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.294912;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 | A2) & B)";
  }
}

/******************************************************************************************
   Module          	: OAI21_X2
   Cell Description	: Combinational cell (OAI21_X2) with drive strength X2
  *******************************************************************************************/
cell ( OAI21_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.442368;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 | A2) & B)";
  }
}

/******************************************************************************************
   Module          	: OAI22_X1
   Cell Description	: Combinational cell (OAI22_X1) with drive strength X1
  *******************************************************************************************/
cell ( OAI22_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.344064;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 | A2) & (B1 | B2))";
  }
}

/******************************************************************************************
   Module          	: OAI22_X2
   Cell Description	: Combinational cell (OAI22_X2) with drive strength X2
  *******************************************************************************************/
cell ( OAI22_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.589824;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( B2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!((A1 | A2) & (B1 | B2))";
  }
}

/******************************************************************************************
   Module          	: OR2_X1
   Cell Description	: Combinational cell (OR2_X1) with drive strength X1
  *******************************************************************************************/
cell ( OR2_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.294912;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "(A1 | A2)";
  }
}

/******************************************************************************************
   Module          	: OR2_X2
   Cell Description	: Combinational cell (OR2_X2) with drive strength X2
  *******************************************************************************************/
cell ( OR2_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.344064;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "(A1 | A2)";
  }
}

/******************************************************************************************
   Module          	: OR3_X1
   Cell Description	: Combinational cell (OR3_X1) with drive strength X1
  *******************************************************************************************/
cell ( OR3_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.393216;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "((A1 | A2) | A3)";
  }
}

/******************************************************************************************
   Module          	: OR3_X2
   Cell Description	: Combinational cell (OR3_X2) with drive strength X2
  *******************************************************************************************/
cell ( OR3_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.393216;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "((A1 | A2) | A3)";
  }
}

/******************************************************************************************
   Module          	: OR4_X1
   Cell Description	: Combinational cell (OR4_X1) with drive strength X1
  *******************************************************************************************/
cell ( OR4_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.442368;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A4 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "(((A1 | A2) | A3) | A4)";
  }
}

/******************************************************************************************
   Module          	: OR4_X2
   Cell Description	: Combinational cell (OR4_X2) with drive strength X2
  *******************************************************************************************/
cell ( OR4_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.491520;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A3 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A4 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "(((A1 | A2) | A3) | A4)";
  }
}

/******************************************************************************************
   Module          	: SDFFRNQ_X1
   Cell Description	: Pos.edge D-Flip-Flop with active low reset, and active high scan, and drive strength X1
  *******************************************************************************************/
cell ( SDFFRNQ_X1 ) {
  // Cell type: flip flop
  drive_strength      : 1;
  area                : 1.622016;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  test_cell () {
  
  		ff ("IQ" , "IQN") {
  			next_state         	: "D";
  			clocked_on         	: "CLK";
  			clear              	: "!RN";
  		}
  		pin (D) {
  			direction	: input;
  		}
  		pin (RN) {
  			direction	: input;
  		}
  		pin (SE) {
  			direction	: input;
  			signal_type	: test_scan_enable;
  		}
  		pin (SI) {
  			direction	: input;
  			signal_type	: test_scan_in;
  		}
  		pin (CLK) {
  			direction	: input;
  		}
  		pin (Q) {
  			direction	: output;
  			function	: "IQ";
  			signal_type	: test_scan_out;
  		}
  	}
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( D ) {
    direction : input;
    function : "N/A";
  }
  pin ( RN ) {
    direction : input;
    function : "N/A";
  }
  pin ( SE ) {
    direction : input;
    function : "N/A";
  }
  pin ( SI ) {
    direction : input;
    function : "N/A";
  }
  pin ( CLK ) {
    direction : input;
    function : "N/A";
  }
  pin ( Q ) {
    direction : output;
    function : "IQ";
  }
  pin ( D ) {
    direction : input;
    function : "N/A";
  }
  pin ( RN ) {
    direction : input;
    function : "N/A";
  }
  pin ( SE ) {
    direction : input;
    function : "N/A";
  }
  pin ( SI ) {
    direction : input;
    function : "N/A";
  }
  pin ( CLK ) {
    direction : input;
    function : "N/A";
  }
  pin ( Q ) {
    direction : output;
    function : "IQ";
  }
}

/******************************************************************************************
   Module          	: SDFFSNQ_X1
   Cell Description	: Pos.edge D-Flip-Flop with active high scan, and active low set, and drive strength X1
  *******************************************************************************************/
cell ( SDFFSNQ_X1 ) {
  // Cell type: flip flop
  drive_strength      : 1;
  area                : 1.622016;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  test_cell () {
  
  		ff ("IQ" , "IQN") {
  			next_state         	: "D";
  			clocked_on         	: "CLK";
  			preset             	: "!SN";
  		}
  		pin (D) {
  			direction	: input;
  		}
  		pin (SE) {
  			direction	: input;
  			signal_type	: test_scan_enable;
  		}
  		pin (SI) {
  			direction	: input;
  			signal_type	: test_scan_in;
  		}
  		pin (SN) {
  			direction	: input;
  		}
  		pin (CLK) {
  			direction	: input;
  		}
  		pin (Q) {
  			direction	: output;
  			function	: "IQ";
  			signal_type	: test_scan_out;
  		}
  	}
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( D ) {
    direction : input;
    function : "N/A";
  }
  pin ( SE ) {
    direction : input;
    function : "N/A";
  }
  pin ( SI ) {
    direction : input;
    function : "N/A";
  }
  pin ( SN ) {
    direction : input;
    function : "N/A";
  }
  pin ( CLK ) {
    direction : input;
    function : "N/A";
  }
  pin ( Q ) {
    direction : output;
    function : "IQ";
  }
  pin ( D ) {
    direction : input;
    function : "N/A";
  }
  pin ( SE ) {
    direction : input;
    function : "N/A";
  }
  pin ( SI ) {
    direction : input;
    function : "N/A";
  }
  pin ( SN ) {
    direction : input;
    function : "N/A";
  }
  pin ( CLK ) {
    direction : input;
    function : "N/A";
  }
  pin ( Q ) {
    direction : output;
    function : "IQ";
  }
}

/******************************************************************************************
   Module          	: TBUF_X1
   Cell Description	: Combinational tri-state cell (TBUF_X1) with drive strength X1
  *******************************************************************************************/
cell ( TBUF_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.540672;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( EN ) {
    direction : input;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: TBUF_X2
   Cell Description	: Combinational tri-state cell (TBUF_X2) with drive strength X2
  *******************************************************************************************/
cell ( TBUF_X2 ) {
  // Cell type: combinational
  drive_strength      : 2;
  area                : 0.589824;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( EN ) {
    direction : input;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: TBUF_X4
   Cell Description	: Combinational tri-state cell (TBUF_X4) with drive strength X4
  *******************************************************************************************/
cell ( TBUF_X4 ) {
  // Cell type: combinational
  drive_strength      : 4;
  area                : 0.737280;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( EN ) {
    direction : input;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: TBUF_X8
   Cell Description	: Combinational tri-state cell (TBUF_X8) with drive strength X8
  *******************************************************************************************/
cell ( TBUF_X8 ) {
  // Cell type: combinational
  drive_strength      : 8;
  area                : 1.032192;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( EN ) {
    direction : input;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: TBUF_X12
   Cell Description	: Combinational tri-state cell (TBUF_X12) with drive strength X1
  *******************************************************************************************/
cell ( TBUF_X12 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 1.327104;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( EN ) {
    direction : input;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: TBUF_X16
   Cell Description	: Combinational tri-state cell (TBUF_X16) with drive strength X16
  *******************************************************************************************/
cell ( TBUF_X16 ) {
  // Cell type: combinational
  drive_strength      : 16;
  area                : 1.622016;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( EN ) {
    direction : input;
    function : "N/A";
  }
  pin ( I ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "I";
  }
}

/******************************************************************************************
   Module          	: TIEH
   Cell Description	: Physical cell (TIEH)
  *******************************************************************************************/
cell ( TIEH ) {
  // Cell type: combinational
  drive_strength      : 0.5;
  area                : 0.147456;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "1";
  }
}

/******************************************************************************************
   Module          	: TIEL
   Cell Description	: Physical cell (TIEL)
  *******************************************************************************************/
cell ( TIEL ) {
  // Cell type: combinational
  drive_strength      : 0.5;
  area                : 0.147456;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "0";
  }
}

/******************************************************************************************
   Module          	: XNOR2_X1
   Cell Description	: Combinational cell (XNOR2_X1) with drive strength X1
  *******************************************************************************************/
cell ( XNOR2_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.442368;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( ZN ) {
    direction : output;
    function : "!(!((A1 & A2) | !(A1 | A2)))";
  }
}

/******************************************************************************************
   Module          	: XOR2_X1
   Cell Description	: Combinational cell (XOR2_X1) with drive strength X1
  *******************************************************************************************/
cell ( XOR2_X1 ) {
  // Cell type: combinational
  drive_strength      : 1;
  area                : 0.442368;
  pg_pin(VDD) {
    voltage_name : VDD;
    pg_type      : primary_power;
  }
  pg_pin(VNW) {
    voltage_name : VNW;
    pg_type      : nwell;
  }
  pg_pin(VPW) {
    voltage_name : VPW;
    pg_type      : pwell;
  }
  pg_pin(VSS) {
    voltage_name : VSS;
    pg_type      : primary_ground;
  }
  pin ( VDD ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VNW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VPW ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( VSS ) {
    direction : N/A;
    function : "N/A";
  }
  pin ( A1 ) {
    direction : input;
    function : "N/A";
  }
  pin ( A2 ) {
    direction : input;
    function : "N/A";
  }
  pin ( Z ) {
    direction : output;
    function : "!((A1 & A2) | !(A1 | A2))";
  }
}

