<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - PostgreSQL 13devel - src/include/port/atomics.h</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">src/include/port</a> - atomics.h<span style="font-size: 80%;"> (source / <a href="atomics.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">PostgreSQL 13devel</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">90</td>
            <td class="headerCovTableEntry">90</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-11-27 09:34:56</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">27</td>
            <td class="headerCovTableEntry">27</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*-------------------------------------------------------------------------</a>
<span class="lineNum">       2 </span>            :  *
<span class="lineNum">       3 </span>            :  * atomics.h
<span class="lineNum">       4 </span>            :  *    Atomic operations.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Hardware and compiler dependent functions for manipulating memory
<span class="lineNum">       7 </span>            :  * atomically and dealing with cache coherency. Used to implement locking
<span class="lineNum">       8 </span>            :  * facilities and lockless algorithms/data structures.
<span class="lineNum">       9 </span>            :  *
<span class="lineNum">      10 </span>            :  * To bring up postgres on a platform/compiler at the very least
<span class="lineNum">      11 </span>            :  * implementations for the following operations should be provided:
<span class="lineNum">      12 </span>            :  * * pg_compiler_barrier(), pg_write_barrier(), pg_read_barrier()
<span class="lineNum">      13 </span>            :  * * pg_atomic_compare_exchange_u32(), pg_atomic_fetch_add_u32()
<span class="lineNum">      14 </span>            :  * * pg_atomic_test_set_flag(), pg_atomic_init_flag(), pg_atomic_clear_flag()
<span class="lineNum">      15 </span>            :  * * PG_HAVE_8BYTE_SINGLE_COPY_ATOMICITY should be defined if appropriate.
<span class="lineNum">      16 </span>            :  *
<span class="lineNum">      17 </span>            :  * There exist generic, hardware independent, implementations for several
<span class="lineNum">      18 </span>            :  * compilers which might be sufficient, although possibly not optimal, for a
<span class="lineNum">      19 </span>            :  * new platform. If no such generic implementation is available spinlocks (or
<span class="lineNum">      20 </span>            :  * even OS provided semaphores) will be used to implement the API.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Implement _u64 atomics if and only if your platform can use them
<span class="lineNum">      23 </span>            :  * efficiently (and obviously correctly).
<span class="lineNum">      24 </span>            :  *
<span class="lineNum">      25 </span>            :  * Use higher level functionality (lwlocks, spinlocks, heavyweight locks)
<span class="lineNum">      26 </span>            :  * whenever possible. Writing correct code using these facilities is hard.
<span class="lineNum">      27 </span>            :  *
<span class="lineNum">      28 </span>            :  * For an introduction to using memory barriers within the PostgreSQL backend,
<span class="lineNum">      29 </span>            :  * see src/backend/storage/lmgr/README.barrier
<span class="lineNum">      30 </span>            :  *
<span class="lineNum">      31 </span>            :  * Portions Copyright (c) 1996-2019, PostgreSQL Global Development Group
<span class="lineNum">      32 </span>            :  * Portions Copyright (c) 1994, Regents of the University of California
<span class="lineNum">      33 </span>            :  *
<span class="lineNum">      34 </span>            :  * src/include/port/atomics.h
<span class="lineNum">      35 </span>            :  *
<span class="lineNum">      36 </span>            :  *-------------------------------------------------------------------------
<span class="lineNum">      37 </span>            :  */
<span class="lineNum">      38 </span>            : #ifndef ATOMICS_H
<span class="lineNum">      39 </span>            : #define ATOMICS_H
<span class="lineNum">      40 </span>            : 
<span class="lineNum">      41 </span>            : #ifdef FRONTEND
<span class="lineNum">      42 </span>            : #error &quot;atomics.h may not be included from frontend code&quot;
<span class="lineNum">      43 </span>            : #endif
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span>            : #define INSIDE_ATOMICS_H
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span>            : #include &lt;limits.h&gt;
<span class="lineNum">      48 </span>            : 
<span class="lineNum">      49 </span>            : /*
<span class="lineNum">      50 </span>            :  * First a set of architecture specific files is included.
<span class="lineNum">      51 </span>            :  *
<span class="lineNum">      52 </span>            :  * These files can provide the full set of atomics or can do pretty much
<span class="lineNum">      53 </span>            :  * nothing if all the compilers commonly used on these platforms provide
<span class="lineNum">      54 </span>            :  * usable generics.
<span class="lineNum">      55 </span>            :  *
<span class="lineNum">      56 </span>            :  * Don't add an inline assembly of the actual atomic operations if all the
<span class="lineNum">      57 </span>            :  * common implementations of your platform provide intrinsics. Intrinsics are
<span class="lineNum">      58 </span>            :  * much easier to understand and potentially support more architectures.
<span class="lineNum">      59 </span>            :  *
<span class="lineNum">      60 </span>            :  * It will often make sense to define memory barrier semantics here, since
<span class="lineNum">      61 </span>            :  * e.g. generic compiler intrinsics for x86 memory barriers can't know that
<span class="lineNum">      62 </span>            :  * postgres doesn't need x86 read/write barriers do anything more than a
<span class="lineNum">      63 </span>            :  * compiler barrier.
<span class="lineNum">      64 </span>            :  *
<span class="lineNum">      65 </span>            :  */
<span class="lineNum">      66 </span>            : #if defined(__arm__) || defined(__arm) || \
<span class="lineNum">      67 </span>            :     defined(__aarch64__) || defined(__aarch64)
<span class="lineNum">      68 </span>            : #include &quot;port/atomics/arch-arm.h&quot;
<span class="lineNum">      69 </span>            : #elif defined(__i386__) || defined(__i386) || defined(__x86_64__)
<span class="lineNum">      70 </span>            : #include &quot;port/atomics/arch-x86.h&quot;
<span class="lineNum">      71 </span>            : #elif defined(__ia64__) || defined(__ia64)
<span class="lineNum">      72 </span>            : #include &quot;port/atomics/arch-ia64.h&quot;
<span class="lineNum">      73 </span>            : #elif defined(__ppc__) || defined(__powerpc__) || defined(__ppc64__) || defined(__powerpc64__)
<span class="lineNum">      74 </span>            : #include &quot;port/atomics/arch-ppc.h&quot;
<span class="lineNum">      75 </span>            : #elif defined(__hppa) || defined(__hppa__)
<span class="lineNum">      76 </span>            : #include &quot;port/atomics/arch-hppa.h&quot;
<span class="lineNum">      77 </span>            : #endif
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span>            : /*
<span class="lineNum">      80 </span>            :  * Compiler specific, but architecture independent implementations.
<span class="lineNum">      81 </span>            :  *
<span class="lineNum">      82 </span>            :  * Provide architecture independent implementations of the atomic
<span class="lineNum">      83 </span>            :  * facilities. At the very least compiler barriers should be provided, but a
<span class="lineNum">      84 </span>            :  * full implementation of
<span class="lineNum">      85 </span>            :  * * pg_compiler_barrier(), pg_write_barrier(), pg_read_barrier()
<span class="lineNum">      86 </span>            :  * * pg_atomic_compare_exchange_u32(), pg_atomic_fetch_add_u32()
<span class="lineNum">      87 </span>            :  * using compiler intrinsics are a good idea.
<span class="lineNum">      88 </span>            :  */
<span class="lineNum">      89 </span>            : /*
<span class="lineNum">      90 </span>            :  * gcc or compatible, including clang and icc.  Exclude xlc.  The ppc64le &quot;IBM
<span class="lineNum">      91 </span>            :  * XL C/C++ for Linux, V13.1.2&quot; emulates gcc, but __sync_lock_test_and_set()
<span class="lineNum">      92 </span>            :  * of one-byte types elicits SIGSEGV.  That bug was gone by V13.1.5 (2016-12).
<span class="lineNum">      93 </span>            :  */
<span class="lineNum">      94 </span>            : #if (defined(__GNUC__) || defined(__INTEL_COMPILER)) &amp;&amp; !(defined(__IBMC__) || defined(__IBMCPP__))
<span class="lineNum">      95 </span>            : #include &quot;port/atomics/generic-gcc.h&quot;
<span class="lineNum">      96 </span>            : #elif defined(_MSC_VER)
<span class="lineNum">      97 </span>            : #include &quot;port/atomics/generic-msvc.h&quot;
<span class="lineNum">      98 </span>            : #elif defined(__hpux) &amp;&amp; defined(__ia64) &amp;&amp; !defined(__GNUC__)
<span class="lineNum">      99 </span>            : #include &quot;port/atomics/generic-acc.h&quot;
<span class="lineNum">     100 </span>            : #elif defined(__SUNPRO_C) &amp;&amp; !defined(__GNUC__)
<span class="lineNum">     101 </span>            : #include &quot;port/atomics/generic-sunpro.h&quot;
<span class="lineNum">     102 </span>            : #else
<span class="lineNum">     103 </span>            : /*
<span class="lineNum">     104 </span>            :  * Unsupported compiler, we'll likely use slower fallbacks... At least
<span class="lineNum">     105 </span>            :  * compiler barriers should really be provided.
<span class="lineNum">     106 </span>            :  */
<span class="lineNum">     107 </span>            : #endif
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span>            : /*
<span class="lineNum">     110 </span>            :  * Provide a full fallback of the pg_*_barrier(), pg_atomic**_flag and
<span class="lineNum">     111 </span>            :  * pg_atomic_* APIs for platforms without sufficient spinlock and/or atomics
<span class="lineNum">     112 </span>            :  * support. In the case of spinlock backed atomics the emulation is expected
<span class="lineNum">     113 </span>            :  * to be efficient, although less so than native atomics support.
<span class="lineNum">     114 </span>            :  */
<span class="lineNum">     115 </span>            : #include &quot;port/atomics/fallback.h&quot;
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span>            : /*
<span class="lineNum">     118 </span>            :  * Provide additional operations using supported infrastructure. These are
<span class="lineNum">     119 </span>            :  * expected to be efficient if the underlying atomic operations are efficient.
<span class="lineNum">     120 </span>            :  */
<span class="lineNum">     121 </span>            : #include &quot;port/atomics/generic.h&quot;
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span>            : 
<span class="lineNum">     124 </span>            : /*
<span class="lineNum">     125 </span>            :  * pg_compiler_barrier - prevent the compiler from moving code across
<span class="lineNum">     126 </span>            :  *
<span class="lineNum">     127 </span>            :  * A compiler barrier need not (and preferably should not) emit any actual
<span class="lineNum">     128 </span>            :  * machine code, but must act as an optimization fence: the compiler must not
<span class="lineNum">     129 </span>            :  * reorder loads or stores to main memory around the barrier.  However, the
<span class="lineNum">     130 </span>            :  * CPU may still reorder loads or stores at runtime, if the architecture's
<span class="lineNum">     131 </span>            :  * memory model permits this.
<span class="lineNum">     132 </span>            :  */
<span class="lineNum">     133 </span>            : #define pg_compiler_barrier()   pg_compiler_barrier_impl()
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span>            : /*
<span class="lineNum">     136 </span>            :  * pg_memory_barrier - prevent the CPU from reordering memory access
<span class="lineNum">     137 </span>            :  *
<span class="lineNum">     138 </span>            :  * A memory barrier must act as a compiler barrier, and in addition must
<span class="lineNum">     139 </span>            :  * guarantee that all loads and stores issued prior to the barrier are
<span class="lineNum">     140 </span>            :  * completed before any loads or stores issued after the barrier.  Unless
<span class="lineNum">     141 </span>            :  * loads and stores are totally ordered (which is not the case on most
<span class="lineNum">     142 </span>            :  * architectures) this requires issuing some sort of memory fencing
<span class="lineNum">     143 </span>            :  * instruction.
<span class="lineNum">     144 </span>            :  */
<span class="lineNum">     145 </span>            : #define pg_memory_barrier() pg_memory_barrier_impl()
<span class="lineNum">     146 </span>            : 
<span class="lineNum">     147 </span>            : /*
<span class="lineNum">     148 </span>            :  * pg_(read|write)_barrier - prevent the CPU from reordering memory access
<span class="lineNum">     149 </span>            :  *
<span class="lineNum">     150 </span>            :  * A read barrier must act as a compiler barrier, and in addition must
<span class="lineNum">     151 </span>            :  * guarantee that any loads issued prior to the barrier are completed before
<span class="lineNum">     152 </span>            :  * any loads issued after the barrier.  Similarly, a write barrier acts
<span class="lineNum">     153 </span>            :  * as a compiler barrier, and also orders stores.  Read and write barriers
<span class="lineNum">     154 </span>            :  * are thus weaker than a full memory barrier, but stronger than a compiler
<span class="lineNum">     155 </span>            :  * barrier.  In practice, on machines with strong memory ordering, read and
<span class="lineNum">     156 </span>            :  * write barriers may require nothing more than a compiler barrier.
<span class="lineNum">     157 </span>            :  */
<span class="lineNum">     158 </span>            : #define pg_read_barrier()   pg_read_barrier_impl()
<span class="lineNum">     159 </span>            : #define pg_write_barrier()  pg_write_barrier_impl()
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span>            : /*
<span class="lineNum">     162 </span>            :  * Spinloop delay - Allow CPU to relax in busy loops
<span class="lineNum">     163 </span>            :  */
<span class="lineNum">     164 </span>            : #define pg_spin_delay() pg_spin_delay_impl()
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span>            : /*
<span class="lineNum">     167 </span>            :  * pg_atomic_init_flag - initialize atomic flag.
<span class="lineNum">     168 </span>            :  *
<span class="lineNum">     169 </span>            :  * No barrier semantics.
<a name="170"><span class="lineNum">     170 </span>            :  */</a>
<span class="lineNum">     171 </span>            : static inline void
<span class="lineNum">     172 </span><span class="lineCov">          2 : pg_atomic_init_flag(volatile pg_atomic_flag *ptr)</span>
<span class="lineNum">     173 </span>            : {
<span class="lineNum">     174 </span><span class="lineCov">          2 :     pg_atomic_init_flag_impl(ptr);</span>
<span class="lineNum">     175 </span><span class="lineCov">          2 : }</span>
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span>            : /*
<span class="lineNum">     178 </span>            :  * pg_atomic_test_set_flag - TAS()
<span class="lineNum">     179 </span>            :  *
<span class="lineNum">     180 </span>            :  * Returns true if the flag has successfully been set, false otherwise.
<span class="lineNum">     181 </span>            :  *
<span class="lineNum">     182 </span>            :  * Acquire (including read barrier) semantics.
<a name="183"><span class="lineNum">     183 </span>            :  */</a>
<span class="lineNum">     184 </span>            : static inline bool
<span class="lineNum">     185 </span><span class="lineCov">          6 : pg_atomic_test_set_flag(volatile pg_atomic_flag *ptr)</span>
<span class="lineNum">     186 </span>            : {
<span class="lineNum">     187 </span><span class="lineCov">          6 :     return pg_atomic_test_set_flag_impl(ptr);</span>
<span class="lineNum">     188 </span>            : }
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span>            : /*
<span class="lineNum">     191 </span>            :  * pg_atomic_unlocked_test_flag - Check if the lock is free
<span class="lineNum">     192 </span>            :  *
<span class="lineNum">     193 </span>            :  * Returns true if the flag currently is not set, false otherwise.
<span class="lineNum">     194 </span>            :  *
<span class="lineNum">     195 </span>            :  * No barrier semantics.
<a name="196"><span class="lineNum">     196 </span>            :  */</a>
<span class="lineNum">     197 </span>            : static inline bool
<span class="lineNum">     198 </span><span class="lineCov">          6 : pg_atomic_unlocked_test_flag(volatile pg_atomic_flag *ptr)</span>
<span class="lineNum">     199 </span>            : {
<span class="lineNum">     200 </span><span class="lineCov">          6 :     return pg_atomic_unlocked_test_flag_impl(ptr);</span>
<span class="lineNum">     201 </span>            : }
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span>            : /*
<span class="lineNum">     204 </span>            :  * pg_atomic_clear_flag - release lock set by TAS()
<span class="lineNum">     205 </span>            :  *
<span class="lineNum">     206 </span>            :  * Release (including write barrier) semantics.
<a name="207"><span class="lineNum">     207 </span>            :  */</a>
<span class="lineNum">     208 </span>            : static inline void
<span class="lineNum">     209 </span><span class="lineCov">          4 : pg_atomic_clear_flag(volatile pg_atomic_flag *ptr)</span>
<span class="lineNum">     210 </span>            : {
<span class="lineNum">     211 </span><span class="lineCov">          4 :     pg_atomic_clear_flag_impl(ptr);</span>
<span class="lineNum">     212 </span><span class="lineCov">          4 : }</span>
<span class="lineNum">     213 </span>            : 
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span>            : /*
<span class="lineNum">     216 </span>            :  * pg_atomic_init_u32 - initialize atomic variable
<span class="lineNum">     217 </span>            :  *
<span class="lineNum">     218 </span>            :  * Has to be done before any concurrent usage..
<span class="lineNum">     219 </span>            :  *
<span class="lineNum">     220 </span>            :  * No barrier semantics.
<a name="221"><span class="lineNum">     221 </span>            :  */</a>
<span class="lineNum">     222 </span>            : static inline void
<span class="lineNum">     223 </span><span class="lineCov">   62718632 : pg_atomic_init_u32(volatile pg_atomic_uint32 *ptr, uint32 val)</span>
<span class="lineNum">     224 </span>            : {
<span class="lineNum">     225 </span><span class="lineCov">   62718632 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span><span class="lineCov">   62718632 :     pg_atomic_init_u32_impl(ptr, val);</span>
<span class="lineNum">     228 </span><span class="lineCov">   62718632 : }</span>
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span>            : /*
<span class="lineNum">     231 </span>            :  * pg_atomic_read_u32 - unlocked read from atomic variable.
<span class="lineNum">     232 </span>            :  *
<span class="lineNum">     233 </span>            :  * The read is guaranteed to return a value as it has been written by this or
<span class="lineNum">     234 </span>            :  * another process at some point in the past. There's however no cache
<span class="lineNum">     235 </span>            :  * coherency interaction guaranteeing the value hasn't since been written to
<span class="lineNum">     236 </span>            :  * again.
<span class="lineNum">     237 </span>            :  *
<span class="lineNum">     238 </span>            :  * No barrier semantics.
<a name="239"><span class="lineNum">     239 </span>            :  */</a>
<span class="lineNum">     240 </span>            : static inline uint32
<span class="lineNum">     241 </span><span class="lineCov">   83076848 : pg_atomic_read_u32(volatile pg_atomic_uint32 *ptr)</span>
<span class="lineNum">     242 </span>            : {
<span class="lineNum">     243 </span><span class="lineCov">   83076848 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     244 </span><span class="lineCov">   83076848 :     return pg_atomic_read_u32_impl(ptr);</span>
<span class="lineNum">     245 </span>            : }
<span class="lineNum">     246 </span>            : 
<span class="lineNum">     247 </span>            : /*
<span class="lineNum">     248 </span>            :  * pg_atomic_write_u32 - write to atomic variable.
<span class="lineNum">     249 </span>            :  *
<span class="lineNum">     250 </span>            :  * The write is guaranteed to succeed as a whole, i.e. it's not possible to
<span class="lineNum">     251 </span>            :  * observe a partial write for any reader.  Note that this correctly interacts
<span class="lineNum">     252 </span>            :  * with pg_atomic_compare_exchange_u32, in contrast to
<span class="lineNum">     253 </span>            :  * pg_atomic_unlocked_write_u32().
<span class="lineNum">     254 </span>            :  *
<span class="lineNum">     255 </span>            :  * No barrier semantics.
<a name="256"><span class="lineNum">     256 </span>            :  */</a>
<span class="lineNum">     257 </span>            : static inline void
<span class="lineNum">     258 </span><span class="lineCov">     761490 : pg_atomic_write_u32(volatile pg_atomic_uint32 *ptr, uint32 val)</span>
<span class="lineNum">     259 </span>            : {
<span class="lineNum">     260 </span><span class="lineCov">     761490 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     261 </span>            : 
<span class="lineNum">     262 </span><span class="lineCov">     761490 :     pg_atomic_write_u32_impl(ptr, val);</span>
<span class="lineNum">     263 </span><span class="lineCov">     761490 : }</span>
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span>            : /*
<span class="lineNum">     266 </span>            :  * pg_atomic_unlocked_write_u32 - unlocked write to atomic variable.
<span class="lineNum">     267 </span>            :  *
<span class="lineNum">     268 </span>            :  * The write is guaranteed to succeed as a whole, i.e. it's not possible to
<span class="lineNum">     269 </span>            :  * observe a partial write for any reader.  But note that writing this way is
<span class="lineNum">     270 </span>            :  * not guaranteed to correctly interact with read-modify-write operations like
<span class="lineNum">     271 </span>            :  * pg_atomic_compare_exchange_u32.  This should only be used in cases where
<span class="lineNum">     272 </span>            :  * minor performance regressions due to atomics emulation are unacceptable.
<span class="lineNum">     273 </span>            :  *
<span class="lineNum">     274 </span>            :  * No barrier semantics.
<a name="275"><span class="lineNum">     275 </span>            :  */</a>
<span class="lineNum">     276 </span>            : static inline void
<span class="lineNum">     277 </span><span class="lineCov">     493204 : pg_atomic_unlocked_write_u32(volatile pg_atomic_uint32 *ptr, uint32 val)</span>
<span class="lineNum">     278 </span>            : {
<span class="lineNum">     279 </span><span class="lineCov">     493204 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     280 </span>            : 
<span class="lineNum">     281 </span><span class="lineCov">     493204 :     pg_atomic_unlocked_write_u32_impl(ptr, val);</span>
<span class="lineNum">     282 </span><span class="lineCov">     493204 : }</span>
<span class="lineNum">     283 </span>            : 
<span class="lineNum">     284 </span>            : /*
<span class="lineNum">     285 </span>            :  * pg_atomic_exchange_u32 - exchange newval with current value
<span class="lineNum">     286 </span>            :  *
<span class="lineNum">     287 </span>            :  * Returns the old value of 'ptr' before the swap.
<span class="lineNum">     288 </span>            :  *
<span class="lineNum">     289 </span>            :  * Full barrier semantics.
<a name="290"><span class="lineNum">     290 </span>            :  */</a>
<span class="lineNum">     291 </span>            : static inline uint32
<span class="lineNum">     292 </span><span class="lineCov">        552 : pg_atomic_exchange_u32(volatile pg_atomic_uint32 *ptr, uint32 newval)</span>
<span class="lineNum">     293 </span>            : {
<span class="lineNum">     294 </span><span class="lineCov">        552 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span><span class="lineCov">        552 :     return pg_atomic_exchange_u32_impl(ptr, newval);</span>
<span class="lineNum">     297 </span>            : }
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span>            : /*
<span class="lineNum">     300 </span>            :  * pg_atomic_compare_exchange_u32 - CAS operation
<span class="lineNum">     301 </span>            :  *
<span class="lineNum">     302 </span>            :  * Atomically compare the current value of ptr with *expected and store newval
<span class="lineNum">     303 </span>            :  * iff ptr and *expected have the same value. The current value of *ptr will
<span class="lineNum">     304 </span>            :  * always be stored in *expected.
<span class="lineNum">     305 </span>            :  *
<span class="lineNum">     306 </span>            :  * Return true if values have been exchanged, false otherwise.
<span class="lineNum">     307 </span>            :  *
<span class="lineNum">     308 </span>            :  * Full barrier semantics.
<a name="309"><span class="lineNum">     309 </span>            :  */</a>
<span class="lineNum">     310 </span>            : static inline bool
<span class="lineNum">     311 </span><span class="lineCov">   73002752 : pg_atomic_compare_exchange_u32(volatile pg_atomic_uint32 *ptr,</span>
<span class="lineNum">     312 </span>            :                                uint32 *expected, uint32 newval)
<span class="lineNum">     313 </span>            : {
<span class="lineNum">     314 </span><span class="lineCov">   73002752 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     315 </span><span class="lineCov">   73002752 :     AssertPointerAlignment(expected, 4);</span>
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span><span class="lineCov">   73002752 :     return pg_atomic_compare_exchange_u32_impl(ptr, expected, newval);</span>
<span class="lineNum">     318 </span>            : }
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span>            : /*
<span class="lineNum">     321 </span>            :  * pg_atomic_fetch_add_u32 - atomically add to variable
<span class="lineNum">     322 </span>            :  *
<span class="lineNum">     323 </span>            :  * Returns the value of ptr before the arithmetic operation.
<span class="lineNum">     324 </span>            :  *
<span class="lineNum">     325 </span>            :  * Full barrier semantics.
<a name="326"><span class="lineNum">     326 </span>            :  */</a>
<span class="lineNum">     327 </span>            : static inline uint32
<span class="lineNum">     328 </span><span class="lineCov">      49028 : pg_atomic_fetch_add_u32(volatile pg_atomic_uint32 *ptr, int32 add_)</span>
<span class="lineNum">     329 </span>            : {
<span class="lineNum">     330 </span><span class="lineCov">      49028 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     331 </span><span class="lineCov">      49028 :     return pg_atomic_fetch_add_u32_impl(ptr, add_);</span>
<span class="lineNum">     332 </span>            : }
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span>            : /*
<span class="lineNum">     335 </span>            :  * pg_atomic_fetch_sub_u32 - atomically subtract from variable
<span class="lineNum">     336 </span>            :  *
<span class="lineNum">     337 </span>            :  * Returns the value of ptr before the arithmetic operation. Note that sub_
<span class="lineNum">     338 </span>            :  * may not be INT_MIN due to platform limitations.
<span class="lineNum">     339 </span>            :  *
<span class="lineNum">     340 </span>            :  * Full barrier semantics.
<a name="341"><span class="lineNum">     341 </span>            :  */</a>
<span class="lineNum">     342 </span>            : static inline uint32
<span class="lineNum">     343 </span><span class="lineCov">          4 : pg_atomic_fetch_sub_u32(volatile pg_atomic_uint32 *ptr, int32 sub_)</span>
<span class="lineNum">     344 </span>            : {
<span class="lineNum">     345 </span><span class="lineCov">          4 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     346 </span><span class="lineCov">          4 :     Assert(sub_ != INT_MIN);</span>
<span class="lineNum">     347 </span><span class="lineCov">          4 :     return pg_atomic_fetch_sub_u32_impl(ptr, sub_);</span>
<span class="lineNum">     348 </span>            : }
<span class="lineNum">     349 </span>            : 
<span class="lineNum">     350 </span>            : /*
<span class="lineNum">     351 </span>            :  * pg_atomic_fetch_and_u32 - atomically bit-and and_ with variable
<span class="lineNum">     352 </span>            :  *
<span class="lineNum">     353 </span>            :  * Returns the value of ptr before the arithmetic operation.
<span class="lineNum">     354 </span>            :  *
<span class="lineNum">     355 </span>            :  * Full barrier semantics.
<a name="356"><span class="lineNum">     356 </span>            :  */</a>
<span class="lineNum">     357 </span>            : static inline uint32
<span class="lineNum">     358 </span><span class="lineCov">    3655848 : pg_atomic_fetch_and_u32(volatile pg_atomic_uint32 *ptr, uint32 and_)</span>
<span class="lineNum">     359 </span>            : {
<span class="lineNum">     360 </span><span class="lineCov">    3655848 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     361 </span><span class="lineCov">    3655848 :     return pg_atomic_fetch_and_u32_impl(ptr, and_);</span>
<span class="lineNum">     362 </span>            : }
<span class="lineNum">     363 </span>            : 
<span class="lineNum">     364 </span>            : /*
<span class="lineNum">     365 </span>            :  * pg_atomic_fetch_or_u32 - atomically bit-or or_ with variable
<span class="lineNum">     366 </span>            :  *
<span class="lineNum">     367 </span>            :  * Returns the value of ptr before the arithmetic operation.
<span class="lineNum">     368 </span>            :  *
<span class="lineNum">     369 </span>            :  * Full barrier semantics.
<a name="370"><span class="lineNum">     370 </span>            :  */</a>
<span class="lineNum">     371 </span>            : static inline uint32
<span class="lineNum">     372 </span><span class="lineCov">    4429986 : pg_atomic_fetch_or_u32(volatile pg_atomic_uint32 *ptr, uint32 or_)</span>
<span class="lineNum">     373 </span>            : {
<span class="lineNum">     374 </span><span class="lineCov">    4429986 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     375 </span><span class="lineCov">    4429986 :     return pg_atomic_fetch_or_u32_impl(ptr, or_);</span>
<span class="lineNum">     376 </span>            : }
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span>            : /*
<span class="lineNum">     379 </span>            :  * pg_atomic_add_fetch_u32 - atomically add to variable
<span class="lineNum">     380 </span>            :  *
<span class="lineNum">     381 </span>            :  * Returns the value of ptr after the arithmetic operation.
<span class="lineNum">     382 </span>            :  *
<span class="lineNum">     383 </span>            :  * Full barrier semantics.
<a name="384"><span class="lineNum">     384 </span>            :  */</a>
<span class="lineNum">     385 </span>            : static inline uint32
<span class="lineNum">     386 </span><span class="lineCov">         94 : pg_atomic_add_fetch_u32(volatile pg_atomic_uint32 *ptr, int32 add_)</span>
<span class="lineNum">     387 </span>            : {
<span class="lineNum">     388 </span><span class="lineCov">         94 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     389 </span><span class="lineCov">         94 :     return pg_atomic_add_fetch_u32_impl(ptr, add_);</span>
<span class="lineNum">     390 </span>            : }
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span>            : /*
<span class="lineNum">     393 </span>            :  * pg_atomic_sub_fetch_u32 - atomically subtract from variable
<span class="lineNum">     394 </span>            :  *
<span class="lineNum">     395 </span>            :  * Returns the value of ptr after the arithmetic operation. Note that sub_ may
<span class="lineNum">     396 </span>            :  * not be INT_MIN due to platform limitations.
<span class="lineNum">     397 </span>            :  *
<span class="lineNum">     398 </span>            :  * Full barrier semantics.
<a name="399"><span class="lineNum">     399 </span>            :  */</a>
<span class="lineNum">     400 </span>            : static inline uint32
<span class="lineNum">     401 </span><span class="lineCov">   49407884 : pg_atomic_sub_fetch_u32(volatile pg_atomic_uint32 *ptr, int32 sub_)</span>
<span class="lineNum">     402 </span>            : {
<span class="lineNum">     403 </span><span class="lineCov">   49407884 :     AssertPointerAlignment(ptr, 4);</span>
<span class="lineNum">     404 </span><span class="lineCov">   49407884 :     Assert(sub_ != INT_MIN);</span>
<span class="lineNum">     405 </span><span class="lineCov">   49407884 :     return pg_atomic_sub_fetch_u32_impl(ptr, sub_);</span>
<span class="lineNum">     406 </span>            : }
<span class="lineNum">     407 </span>            : 
<span class="lineNum">     408 </span>            : /* ----
<span class="lineNum">     409 </span>            :  * The 64 bit operations have the same semantics as their 32bit counterparts
<span class="lineNum">     410 </span>            :  * if they are available. Check the corresponding 32bit function for
<span class="lineNum">     411 </span>            :  * documentation.
<span class="lineNum">     412 </span>            :  * ----
<a name="413"><span class="lineNum">     413 </span>            :  */</a>
<span class="lineNum">     414 </span>            : static inline void
<span class="lineNum">     415 </span><span class="lineCov">    1184980 : pg_atomic_init_u64(volatile pg_atomic_uint64 *ptr, uint64 val)</span>
<span class="lineNum">     416 </span>            : {
<span class="lineNum">     417 </span>            :     /*
<span class="lineNum">     418 </span>            :      * Can't necessarily enforce alignment - and don't need it - when using
<span class="lineNum">     419 </span>            :      * the spinlock based fallback implementation. Therefore only assert when
<span class="lineNum">     420 </span>            :      * not using it.
<span class="lineNum">     421 </span>            :      */
<span class="lineNum">     422 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     423 </span><span class="lineCov">    1184980 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     424 </span>            : #endif
<span class="lineNum">     425 </span><span class="lineCov">    1184980 :     pg_atomic_init_u64_impl(ptr, val);</span>
<span class="lineNum">     426 </span><span class="lineCov">    1184980 : }</span>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<span class="lineNum">     428 </span>            : static inline uint64
<span class="lineNum">     429 </span><span class="lineCov">    6560088 : pg_atomic_read_u64(volatile pg_atomic_uint64 *ptr)</span>
<span class="lineNum">     430 </span>            : {
<span class="lineNum">     431 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     432 </span><span class="lineCov">    6560088 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     433 </span>            : #endif
<span class="lineNum">     434 </span><span class="lineCov">    6560088 :     return pg_atomic_read_u64_impl(ptr);</span>
<span class="lineNum">     435 </span>            : }
<a name="436"><span class="lineNum">     436 </span>            : </a>
<span class="lineNum">     437 </span>            : static inline void
<span class="lineNum">     438 </span><span class="lineCov">    1250148 : pg_atomic_write_u64(volatile pg_atomic_uint64 *ptr, uint64 val)</span>
<span class="lineNum">     439 </span>            : {
<span class="lineNum">     440 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     441 </span><span class="lineCov">    1250148 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     442 </span>            : #endif
<span class="lineNum">     443 </span><span class="lineCov">    1250148 :     pg_atomic_write_u64_impl(ptr, val);</span>
<span class="lineNum">     444 </span><span class="lineCov">    1250148 : }</span>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<span class="lineNum">     446 </span>            : static inline uint64
<span class="lineNum">     447 </span><span class="lineCov">          4 : pg_atomic_exchange_u64(volatile pg_atomic_uint64 *ptr, uint64 newval)</span>
<span class="lineNum">     448 </span>            : {
<span class="lineNum">     449 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     450 </span><span class="lineCov">          4 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     451 </span>            : #endif
<span class="lineNum">     452 </span><span class="lineCov">          4 :     return pg_atomic_exchange_u64_impl(ptr, newval);</span>
<span class="lineNum">     453 </span>            : }
<a name="454"><span class="lineNum">     454 </span>            : </a>
<span class="lineNum">     455 </span>            : static inline bool
<span class="lineNum">     456 </span><span class="lineCov">     863346 : pg_atomic_compare_exchange_u64(volatile pg_atomic_uint64 *ptr,</span>
<span class="lineNum">     457 </span>            :                                uint64 *expected, uint64 newval)
<span class="lineNum">     458 </span>            : {
<span class="lineNum">     459 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     460 </span><span class="lineCov">     863346 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     461 </span><span class="lineCov">     863346 :     AssertPointerAlignment(expected, 8);</span>
<span class="lineNum">     462 </span>            : #endif
<span class="lineNum">     463 </span><span class="lineCov">     863346 :     return pg_atomic_compare_exchange_u64_impl(ptr, expected, newval);</span>
<span class="lineNum">     464 </span>            : }
<a name="465"><span class="lineNum">     465 </span>            : </a>
<span class="lineNum">     466 </span>            : static inline uint64
<span class="lineNum">     467 </span><span class="lineCov">      46444 : pg_atomic_fetch_add_u64(volatile pg_atomic_uint64 *ptr, int64 add_)</span>
<span class="lineNum">     468 </span>            : {
<span class="lineNum">     469 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     470 </span><span class="lineCov">      46444 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     471 </span>            : #endif
<span class="lineNum">     472 </span><span class="lineCov">      46444 :     return pg_atomic_fetch_add_u64_impl(ptr, add_);</span>
<span class="lineNum">     473 </span>            : }
<a name="474"><span class="lineNum">     474 </span>            : </a>
<span class="lineNum">     475 </span>            : static inline uint64
<span class="lineNum">     476 </span><span class="lineCov">          2 : pg_atomic_fetch_sub_u64(volatile pg_atomic_uint64 *ptr, int64 sub_)</span>
<span class="lineNum">     477 </span>            : {
<span class="lineNum">     478 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     479 </span><span class="lineCov">          2 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     480 </span>            : #endif
<span class="lineNum">     481 </span><span class="lineCov">          2 :     Assert(sub_ != PG_INT64_MIN);</span>
<span class="lineNum">     482 </span><span class="lineCov">          2 :     return pg_atomic_fetch_sub_u64_impl(ptr, sub_);</span>
<span class="lineNum">     483 </span>            : }
<a name="484"><span class="lineNum">     484 </span>            : </a>
<span class="lineNum">     485 </span>            : static inline uint64
<span class="lineNum">     486 </span><span class="lineCov">          6 : pg_atomic_fetch_and_u64(volatile pg_atomic_uint64 *ptr, uint64 and_)</span>
<span class="lineNum">     487 </span>            : {
<span class="lineNum">     488 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     489 </span><span class="lineCov">          6 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     490 </span>            : #endif
<span class="lineNum">     491 </span><span class="lineCov">          6 :     return pg_atomic_fetch_and_u64_impl(ptr, and_);</span>
<span class="lineNum">     492 </span>            : }
<a name="493"><span class="lineNum">     493 </span>            : </a>
<span class="lineNum">     494 </span>            : static inline uint64
<span class="lineNum">     495 </span><span class="lineCov">          4 : pg_atomic_fetch_or_u64(volatile pg_atomic_uint64 *ptr, uint64 or_)</span>
<span class="lineNum">     496 </span>            : {
<span class="lineNum">     497 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     498 </span><span class="lineCov">          4 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     499 </span>            : #endif
<span class="lineNum">     500 </span><span class="lineCov">          4 :     return pg_atomic_fetch_or_u64_impl(ptr, or_);</span>
<span class="lineNum">     501 </span>            : }
<a name="502"><span class="lineNum">     502 </span>            : </a>
<span class="lineNum">     503 </span>            : static inline uint64
<span class="lineNum">     504 </span><span class="lineCov">          2 : pg_atomic_add_fetch_u64(volatile pg_atomic_uint64 *ptr, int64 add_)</span>
<span class="lineNum">     505 </span>            : {
<span class="lineNum">     506 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     507 </span><span class="lineCov">          2 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     508 </span>            : #endif
<span class="lineNum">     509 </span><span class="lineCov">          2 :     return pg_atomic_add_fetch_u64_impl(ptr, add_);</span>
<span class="lineNum">     510 </span>            : }
<a name="511"><span class="lineNum">     511 </span>            : </a>
<span class="lineNum">     512 </span>            : static inline uint64
<span class="lineNum">     513 </span><span class="lineCov">          2 : pg_atomic_sub_fetch_u64(volatile pg_atomic_uint64 *ptr, int64 sub_)</span>
<span class="lineNum">     514 </span>            : {
<span class="lineNum">     515 </span>            : #ifndef PG_HAVE_ATOMIC_U64_SIMULATION
<span class="lineNum">     516 </span><span class="lineCov">          2 :     AssertPointerAlignment(ptr, 8);</span>
<span class="lineNum">     517 </span>            : #endif
<span class="lineNum">     518 </span><span class="lineCov">          2 :     Assert(sub_ != PG_INT64_MIN);</span>
<span class="lineNum">     519 </span><span class="lineCov">          2 :     return pg_atomic_sub_fetch_u64_impl(ptr, sub_);</span>
<span class="lineNum">     520 </span>            : }
<span class="lineNum">     521 </span>            : 
<span class="lineNum">     522 </span>            : #undef INSIDE_ATOMICS_H
<span class="lineNum">     523 </span>            : 
<span class="lineNum">     524 </span>            : #endif                          /* ATOMICS_H */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
