#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Apr  6 08:43:59 2017
# Process ID: 4550
# Current directory: /home/bma/git/fpga_design/redpitaya/vco_only
# Command line: vivado vco_only.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/vco_only/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/vco_only/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vco_only.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd}
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins dds_ampl/data_i] [get_bd_pins xlconstant_0/dout]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property -dict [list CONFIG.CONST_WIDTH {32}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins dds_f0/data_i]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32} CONFIG.DATA_IN_SIZE {32}] [get_bd_cells dds_f0]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run vco_only_wrapper_dds_f0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells dds_f0]
endgroup
delete_bd_objs [get_bd_nets xlconstant_1_dout]
delete_bd_objs [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins dds_f0/data_i] [get_bd_pins dds_f0/data_en_i]
undo
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_o] [get_bd_pins dds_f0/data_i]
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run vco_only_wrapper_dds_f0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {32}] [get_bd_cells dds_f0]
endgroup
save_bd_design
reset_run synth_1
reset_run vco_only_wrapper_dds_f0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells dds_f0]
endgroup
save_bd_design
reset_run synth_1
reset_run vco_only_wrapper_dds_f0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
reset_run vco_only_wrapper_dds_f0_0_synth_1
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:expanderReal:1.0 expanderReal_0
endgroup
startgroup
set_property -dict [list CONFIG.format {signed} CONFIG.DATA_IN_SIZE {14} CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells expanderReal_0]
endgroup
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_o]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_en_o]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_rst_o]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_clk_o]
set_property location {6 1922 669} [get_bd_cells expanderReal_0]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data1_out] [get_bd_intf_pins expanderReal_0/data_in]
connect_bd_intf_net [get_bd_intf_pins expanderReal_0/data_out] [get_bd_intf_pins dds_f0/data_in]
regenerate_bd_layout
delete_bd_objs [get_bd_nets dds_f0_data_o]
delete_bd_objs [get_bd_nets dds_f0_data_en_o]
delete_bd_objs [get_bd_nets dds_f0_data_clk_o]
delete_bd_objs [get_bd_nets dds_f0_data_rst_o]
connect_bd_intf_net [get_bd_intf_pins dds_nco/pinc_in] [get_bd_intf_pins dds_f0/data_out]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
copy_bd_objs /  [get_bd_cells {dds_ampl}]
set_property name dds_range [get_bd_cells dds_ampl1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins dds_range/s00_axi]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data1_out]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
delete_bd_objs [get_bd_cells xlslice_1]
copy_bd_objs /  [get_bd_cells {twoInMult_0}]
set_property name twoInMult_dds_ampl [get_bd_cells twoInMult_0]
set_property name twoInMult_dds_range [get_bd_cells twoInMult_1]
connect_bd_intf_net [get_bd_intf_pins twoInMult_dds_range/data2] [get_bd_intf_pins dds_range/data_out]
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {28}] [get_bd_cells expanderReal_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins twoInMult_dds_range/data_out] [get_bd_intf_pins expanderReal_0/data_in]
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_o] [get_bd_pins twoInMult_dds_range/data1_i]
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_en_o] [get_bd_pins twoInMult_dds_range/data1_en_i]
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_clk_o] [get_bd_pins twoInMult_dds_range/data1_clk_i]
connect_bd_net [get_bd_pins dds_range/data_i] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins dds_range/data_en_i] [get_bd_pins dupplReal_1_to_2_0/data1_en_o]
connect_bd_net [get_bd_pins dds_range/data_clk_i] [get_bd_pins dupplReal_1_to_2_0/data1_clk_o]
connect_bd_net [get_bd_pins dds_range/data_rst_i] [get_bd_pins proc_sys_reset_0/peripheral_reset]
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run vco_only_wrapper_expanderReal_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
reset_run vco_only_wrapper_xbar_0_synth_1
reset_run vco_only_wrapper_expanderReal_0_0_synth_1
reset_run vco_only_wrapper_twoInMult_0_1_synth_1
reset_run vco_only_wrapper_dds_ampl_1_synth_1
delete_bd_objs [get_bd_intf_nets twoInMult_dds_range_data_out]
connect_bd_net [get_bd_pins expanderReal_0/data_i] [get_bd_pins twoInMult_dds_range/data_o]
connect_bd_net [get_bd_pins twoInMult_dds_range/data_en_o] [get_bd_pins expanderReal_0/data_en_i]
connect_bd_net [get_bd_pins twoInMult_dds_range/data_clk_o] [get_bd_pins expanderReal_0/data_clk_i]
connect_bd_net [get_bd_pins expanderReal_0/data_rst_i] [get_bd_pins dupplReal_1_to_2_0/data1_rst_o]
connect_bd_net [get_bd_pins expanderReal_0/data_eof_i] [get_bd_pins dupplReal_1_to_2_0/data1_eof_o]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd}
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells expanderReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells twoInMult_dds_range]
endgroup
startgroup
endgroup
startgroup
endgroup
save_bd_design
reset_run synth_1
reset_run vco_only_wrapper_expanderReal_0_0_synth_1
reset_run vco_only_wrapper_twoInMult_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.format {signed}] [get_bd_cells expanderReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.format {signed}] [get_bd_cells twoInMult_dds_range]
endgroup
startgroup
set_property -dict [list CONFIG.format {signed}] [get_bd_cells dds_range]
endgroup
startgroup
endgroup
save_bd_design
reset_run synth_1
reset_run vco_only_wrapper_expanderReal_0_0_synth_1
reset_run vco_only_wrapper_twoInMult_0_1_synth_1
reset_run vco_only_wrapper_dds_ampl_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_bd_design [get_bd_designs vco_only_wrapper]
close_project
