 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : System_Top
Version: K-2015.06
Date   : Tue Sep 23 20:35:18 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (Reg_file_WIDTH8_ADDR4)              0.00       0.48 f
  U_ALU/B[6] (ALU_OPER_WIDTH8)                            0.00       0.48 f
  U_ALU/U92/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_39/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)        0.00       0.70 f
  U_ALU/div_39/U70/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_39/U67/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_39/U65/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_39/U62/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_39/U40/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_39/U63/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_39/U46/Y (CLKMX2X2M)                          0.24       2.71 r
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.49       3.20 r
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.24       3.43 r
  U_ALU/div_39/U64/Y (AND2X1M)                            0.24       3.68 r
  U_ALU/div_39/U51/Y (CLKMX2X2M)                          0.27       3.94 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)      0.46       4.40 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)      0.33       4.73 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)      0.31       5.04 f
  U_ALU/div_39/U66/Y (AND2X1M)                            0.28       5.31 f
  U_ALU/div_39/U55/Y (CLKMX2X2M)                          0.24       5.55 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)      0.46       6.01 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)      0.33       6.33 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)      0.33       6.66 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)      0.31       6.97 f
  U_ALU/div_39/U68/Y (AND3X1M)                            0.39       7.36 f
  U_ALU/div_39/U58/Y (CLKMX2X2M)                          0.25       7.61 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)      0.46       8.06 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)      0.33       8.39 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)      0.33       8.72 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)      0.33       9.05 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)      0.31       9.36 f
  U_ALU/div_39/U69/Y (AND2X1M)                            0.32       9.68 f
  U_ALU/div_39/U60/Y (CLKMX2X2M)                          0.25       9.93 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)      0.46      10.39 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)      0.33      10.71 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)      0.33      11.04 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)      0.33      11.37 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)      0.33      11.70 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)      0.31      12.01 f
  U_ALU/div_39/U71/Y (AND2X1M)                            0.34      12.35 f
  U_ALU/div_39/U61/Y (CLKMX2X2M)                          0.24      12.59 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)      0.45      13.04 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)      0.33      13.37 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)      0.33      13.70 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)      0.33      14.02 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)      0.33      14.35 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)      0.33      14.68 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)      0.32      15.00 f
  U_ALU/div_39/quotient[0] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00      15.00 f
  U_ALU/U43/Y (AOI222X1M)                                 0.41      15.41 r
  U_ALU/U40/Y (AOI31X2M)                                  0.14      15.55 f
  U_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                       0.00      15.55 f
  data arrival time                                                 15.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -15.55
  --------------------------------------------------------------------------
  slack (MET)                                                        4.28


  Startpoint: U_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (Reg_file_WIDTH8_ADDR4)              0.00       0.48 f
  U_ALU/B[6] (ALU_OPER_WIDTH8)                            0.00       0.48 f
  U_ALU/U92/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_39/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)        0.00       0.70 f
  U_ALU/div_39/U70/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_39/U67/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_39/U65/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_39/U62/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_39/U40/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_39/U63/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_39/U46/Y (CLKMX2X2M)                          0.24       2.71 r
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.49       3.20 r
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.24       3.43 r
  U_ALU/div_39/U64/Y (AND2X1M)                            0.24       3.68 r
  U_ALU/div_39/U51/Y (CLKMX2X2M)                          0.27       3.94 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)      0.46       4.40 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)      0.33       4.73 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)      0.31       5.04 f
  U_ALU/div_39/U66/Y (AND2X1M)                            0.28       5.31 f
  U_ALU/div_39/U55/Y (CLKMX2X2M)                          0.24       5.55 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)      0.46       6.01 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)      0.33       6.33 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)      0.33       6.66 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)      0.31       6.97 f
  U_ALU/div_39/U68/Y (AND3X1M)                            0.39       7.36 f
  U_ALU/div_39/U58/Y (CLKMX2X2M)                          0.25       7.61 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)      0.46       8.06 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)      0.33       8.39 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)      0.33       8.72 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)      0.33       9.05 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)      0.31       9.36 f
  U_ALU/div_39/U69/Y (AND2X1M)                            0.32       9.68 f
  U_ALU/div_39/U60/Y (CLKMX2X2M)                          0.25       9.93 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)      0.46      10.39 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)      0.33      10.71 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)      0.33      11.04 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)      0.33      11.37 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)      0.33      11.70 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)      0.31      12.01 f
  U_ALU/div_39/U71/Y (AND2X1M)                            0.34      12.35 f
  U_ALU/div_39/quotient[1] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00      12.35 f
  U_ALU/U47/Y (AOI222X1M)                                 0.31      12.65 r
  U_ALU/U44/Y (AOI31X2M)                                  0.14      12.79 f
  U_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                       0.00      12.79 f
  data arrival time                                                 12.79

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -12.79
  --------------------------------------------------------------------------
  slack (MET)                                                        7.03


  Startpoint: U_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (Reg_file_WIDTH8_ADDR4)              0.00       0.48 f
  U_ALU/B[6] (ALU_OPER_WIDTH8)                            0.00       0.48 f
  U_ALU/U92/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_39/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)        0.00       0.70 f
  U_ALU/div_39/U70/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_39/U67/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_39/U65/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_39/U62/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_39/U40/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_39/U63/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_39/U46/Y (CLKMX2X2M)                          0.24       2.71 r
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.49       3.20 r
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.24       3.43 r
  U_ALU/div_39/U64/Y (AND2X1M)                            0.24       3.68 r
  U_ALU/div_39/U51/Y (CLKMX2X2M)                          0.27       3.94 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)      0.46       4.40 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)      0.33       4.73 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)      0.31       5.04 f
  U_ALU/div_39/U66/Y (AND2X1M)                            0.28       5.31 f
  U_ALU/div_39/U55/Y (CLKMX2X2M)                          0.24       5.55 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)      0.46       6.01 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)      0.33       6.33 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)      0.33       6.66 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)      0.31       6.97 f
  U_ALU/div_39/U68/Y (AND3X1M)                            0.39       7.36 f
  U_ALU/div_39/U58/Y (CLKMX2X2M)                          0.25       7.61 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)      0.46       8.06 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)      0.33       8.39 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)      0.33       8.72 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)      0.33       9.05 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)      0.31       9.36 f
  U_ALU/div_39/U69/Y (AND2X1M)                            0.32       9.68 f
  U_ALU/div_39/quotient[2] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00       9.68 f
  U_ALU/U51/Y (AOI222X1M)                                 0.44      10.12 r
  U_ALU/U48/Y (AOI31X2M)                                  0.14      10.26 f
  U_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                       0.00      10.26 f
  data arrival time                                                 10.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                        9.57


  Startpoint: U_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (Reg_file_WIDTH8_ADDR4)              0.00       0.48 f
  U_ALU/B[6] (ALU_OPER_WIDTH8)                            0.00       0.48 f
  U_ALU/U92/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_39/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)        0.00       0.70 f
  U_ALU/div_39/U70/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_39/U67/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_39/U65/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_39/U62/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_39/U40/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_39/U63/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_39/U46/Y (CLKMX2X2M)                          0.24       2.71 r
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.49       3.20 r
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.24       3.43 r
  U_ALU/div_39/U64/Y (AND2X1M)                            0.24       3.68 r
  U_ALU/div_39/U51/Y (CLKMX2X2M)                          0.27       3.94 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)      0.46       4.40 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)      0.33       4.73 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)      0.31       5.04 f
  U_ALU/div_39/U66/Y (AND2X1M)                            0.28       5.31 f
  U_ALU/div_39/U55/Y (CLKMX2X2M)                          0.24       5.55 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)      0.46       6.01 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)      0.33       6.33 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)      0.33       6.66 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)      0.31       6.97 f
  U_ALU/div_39/U68/Y (AND3X1M)                            0.39       7.36 f
  U_ALU/div_39/quotient[3] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00       7.36 f
  U_ALU/U55/Y (AOI222X1M)                                 0.44       7.80 r
  U_ALU/U52/Y (AOI31X2M)                                  0.14       7.94 f
  U_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                       0.00       7.94 f
  data arrival time                                                  7.94

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                       11.89


  Startpoint: U_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (Reg_file_WIDTH8_ADDR4)              0.00       0.39 r
  U_ALU/A[0] (ALU_OPER_WIDTH8)                            0.00       0.39 r
  U_ALU/U98/Y (BUFX2M)                                    0.26       0.65 r
  U_ALU/mult_38/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)        0.00       0.65 r
  U_ALU/mult_38/U34/Y (INVX2M)                            0.14       0.79 f
  U_ALU/mult_38/U114/Y (NOR2X1M)                          0.18       0.97 r
  U_ALU/mult_38/U2/Y (AND2X2M)                            0.16       1.13 r
  U_ALU/mult_38/S2_2_2/CO (ADDFX2M)                       0.54       1.67 r
  U_ALU/mult_38/S2_3_2/CO (ADDFX2M)                       0.55       2.22 r
  U_ALU/mult_38/S2_4_2/CO (ADDFX2M)                       0.55       2.77 r
  U_ALU/mult_38/S2_5_2/CO (ADDFX2M)                       0.55       3.32 r
  U_ALU/mult_38/S2_6_2/CO (ADDFX2M)                       0.55       3.88 r
  U_ALU/mult_38/S4_2/S (ADDFX2M)                          0.58       4.45 f
  U_ALU/mult_38/U11/Y (CLKXOR2X2M)                        0.31       4.76 r
  U_ALU/mult_38/FS_1/A[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.76 r
  U_ALU/mult_38/FS_1/U3/Y (NAND2X2M)                      0.07       4.83 f
  U_ALU/mult_38/FS_1/U23/Y (OA21X1M)                      0.37       5.20 f
  U_ALU/mult_38/FS_1/U20/Y (AOI2BB1X1M)                   0.26       5.46 f
  U_ALU/mult_38/FS_1/U18/Y (OA21X1M)                      0.40       5.86 f
  U_ALU/mult_38/FS_1/U13/Y (OAI21BX1M)                    0.25       6.11 r
  U_ALU/mult_38/FS_1/U11/Y (OAI21X1M)                     0.13       6.24 f
  U_ALU/mult_38/FS_1/U2/Y (AOI21BX2M)                     0.17       6.41 f
  U_ALU/mult_38/FS_1/U4/Y (XNOR2X2M)                      0.12       6.53 r
  U_ALU/mult_38/FS_1/SUM[13] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       6.53 r
  U_ALU/mult_38/PRODUCT[15] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       6.53 r
  U_ALU/U4/Y (OAI2BB1X2M)                                 0.15       6.68 r
  U_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                      0.00       6.68 r
  data arrival time                                                  6.68

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.68
  --------------------------------------------------------------------------
  slack (MET)                                                       13.02


  Startpoint: U_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (Reg_file_WIDTH8_ADDR4)              0.00       0.39 r
  U_ALU/A[0] (ALU_OPER_WIDTH8)                            0.00       0.39 r
  U_ALU/U98/Y (BUFX2M)                                    0.26       0.65 r
  U_ALU/mult_38/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)        0.00       0.65 r
  U_ALU/mult_38/U34/Y (INVX2M)                            0.14       0.79 f
  U_ALU/mult_38/U114/Y (NOR2X1M)                          0.18       0.97 r
  U_ALU/mult_38/U2/Y (AND2X2M)                            0.16       1.13 r
  U_ALU/mult_38/S2_2_2/CO (ADDFX2M)                       0.54       1.67 r
  U_ALU/mult_38/S2_3_2/CO (ADDFX2M)                       0.55       2.22 r
  U_ALU/mult_38/S2_4_2/CO (ADDFX2M)                       0.55       2.77 r
  U_ALU/mult_38/S2_5_2/CO (ADDFX2M)                       0.55       3.32 r
  U_ALU/mult_38/S2_6_2/CO (ADDFX2M)                       0.55       3.88 r
  U_ALU/mult_38/S4_2/S (ADDFX2M)                          0.58       4.45 f
  U_ALU/mult_38/U11/Y (CLKXOR2X2M)                        0.31       4.76 r
  U_ALU/mult_38/FS_1/A[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.76 r
  U_ALU/mult_38/FS_1/U3/Y (NAND2X2M)                      0.07       4.83 f
  U_ALU/mult_38/FS_1/U23/Y (OA21X1M)                      0.37       5.20 f
  U_ALU/mult_38/FS_1/U20/Y (AOI2BB1X1M)                   0.26       5.46 f
  U_ALU/mult_38/FS_1/U18/Y (OA21X1M)                      0.40       5.86 f
  U_ALU/mult_38/FS_1/U13/Y (OAI21BX1M)                    0.25       6.11 r
  U_ALU/mult_38/FS_1/U12/Y (XOR3XLM)                      0.16       6.27 r
  U_ALU/mult_38/FS_1/SUM[12] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       6.27 r
  U_ALU/mult_38/PRODUCT[14] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       6.27 r
  U_ALU/U7/Y (OAI2BB1X2M)                                 0.13       6.40 r
  U_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                      0.00       6.40 r
  data arrival time                                                  6.40

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.40
  --------------------------------------------------------------------------
  slack (MET)                                                       13.30


  Startpoint: U_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (Reg_file_WIDTH8_ADDR4)              0.00       0.39 r
  U_ALU/A[0] (ALU_OPER_WIDTH8)                            0.00       0.39 r
  U_ALU/U98/Y (BUFX2M)                                    0.26       0.65 r
  U_ALU/mult_38/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)        0.00       0.65 r
  U_ALU/mult_38/U34/Y (INVX2M)                            0.14       0.79 f
  U_ALU/mult_38/U114/Y (NOR2X1M)                          0.18       0.97 r
  U_ALU/mult_38/U2/Y (AND2X2M)                            0.16       1.13 r
  U_ALU/mult_38/S2_2_2/CO (ADDFX2M)                       0.54       1.67 r
  U_ALU/mult_38/S2_3_2/CO (ADDFX2M)                       0.55       2.22 r
  U_ALU/mult_38/S2_4_2/CO (ADDFX2M)                       0.55       2.77 r
  U_ALU/mult_38/S2_5_2/CO (ADDFX2M)                       0.55       3.32 r
  U_ALU/mult_38/S2_6_2/CO (ADDFX2M)                       0.55       3.88 r
  U_ALU/mult_38/S4_2/S (ADDFX2M)                          0.58       4.45 f
  U_ALU/mult_38/U11/Y (CLKXOR2X2M)                        0.31       4.76 r
  U_ALU/mult_38/FS_1/A[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.76 r
  U_ALU/mult_38/FS_1/U3/Y (NAND2X2M)                      0.07       4.83 f
  U_ALU/mult_38/FS_1/U23/Y (OA21X1M)                      0.37       5.20 f
  U_ALU/mult_38/FS_1/U20/Y (AOI2BB1X1M)                   0.26       5.46 f
  U_ALU/mult_38/FS_1/U18/Y (OA21X1M)                      0.40       5.86 f
  U_ALU/mult_38/FS_1/U14/Y (XNOR2X1M)                     0.10       5.97 r
  U_ALU/mult_38/FS_1/SUM[11] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       5.97 r
  U_ALU/mult_38/PRODUCT[13] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       5.97 r
  U_ALU/U9/Y (OAI2BB1X2M)                                 0.15       6.12 r
  U_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                      0.00       6.12 r
  data arrival time                                                  6.12

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.12
  --------------------------------------------------------------------------
  slack (MET)                                                       13.58


  Startpoint: U_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (Reg_file_WIDTH8_ADDR4)              0.00       0.39 r
  U_ALU/A[0] (ALU_OPER_WIDTH8)                            0.00       0.39 r
  U_ALU/U98/Y (BUFX2M)                                    0.26       0.65 r
  U_ALU/mult_38/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)        0.00       0.65 r
  U_ALU/mult_38/U34/Y (INVX2M)                            0.14       0.79 f
  U_ALU/mult_38/U114/Y (NOR2X1M)                          0.18       0.97 r
  U_ALU/mult_38/U2/Y (AND2X2M)                            0.16       1.13 r
  U_ALU/mult_38/S2_2_2/CO (ADDFX2M)                       0.54       1.67 r
  U_ALU/mult_38/S2_3_2/CO (ADDFX2M)                       0.55       2.22 r
  U_ALU/mult_38/S2_4_2/CO (ADDFX2M)                       0.55       2.77 r
  U_ALU/mult_38/S2_5_2/CO (ADDFX2M)                       0.55       3.32 r
  U_ALU/mult_38/S2_6_2/CO (ADDFX2M)                       0.55       3.88 r
  U_ALU/mult_38/S4_2/S (ADDFX2M)                          0.58       4.45 f
  U_ALU/mult_38/U11/Y (CLKXOR2X2M)                        0.31       4.76 r
  U_ALU/mult_38/FS_1/A[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.76 r
  U_ALU/mult_38/FS_1/U3/Y (NAND2X2M)                      0.07       4.83 f
  U_ALU/mult_38/FS_1/U23/Y (OA21X1M)                      0.37       5.20 f
  U_ALU/mult_38/FS_1/U20/Y (AOI2BB1X1M)                   0.26       5.46 f
  U_ALU/mult_38/FS_1/U19/Y (CLKXOR2X2M)                   0.26       5.73 r
  U_ALU/mult_38/FS_1/SUM[10] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       5.73 r
  U_ALU/mult_38/PRODUCT[12] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       5.73 r
  U_ALU/U8/Y (OAI2BB1X2M)                                 0.12       5.85 r
  U_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                      0.00       5.85 r
  data arrival time                                                  5.85

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.85
  --------------------------------------------------------------------------
  slack (MET)                                                       13.85


  Startpoint: U_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (Reg_file_WIDTH8_ADDR4)              0.00       0.48 f
  U_ALU/B[6] (ALU_OPER_WIDTH8)                            0.00       0.48 f
  U_ALU/U92/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_39/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)        0.00       0.70 f
  U_ALU/div_39/U70/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_39/U67/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_39/U65/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_39/U62/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_39/U40/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_39/U63/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_39/U46/Y (CLKMX2X2M)                          0.24       2.71 r
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.49       3.20 r
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.24       3.43 r
  U_ALU/div_39/U64/Y (AND2X1M)                            0.24       3.68 r
  U_ALU/div_39/U51/Y (CLKMX2X2M)                          0.27       3.94 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)      0.46       4.40 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)      0.33       4.73 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)      0.31       5.04 f
  U_ALU/div_39/U66/Y (AND2X1M)                            0.28       5.31 f
  U_ALU/div_39/quotient[4] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00       5.31 f
  U_ALU/U59/Y (AOI222X1M)                                 0.43       5.74 r
  U_ALU/U56/Y (AOI31X2M)                                  0.14       5.88 f
  U_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                       0.00       5.88 f
  data arrival time                                                  5.88

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -5.88
  --------------------------------------------------------------------------
  slack (MET)                                                       13.95


  Startpoint: U_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (Reg_file_WIDTH8_ADDR4)              0.00       0.39 r
  U_ALU/A[0] (ALU_OPER_WIDTH8)                            0.00       0.39 r
  U_ALU/U98/Y (BUFX2M)                                    0.26       0.65 r
  U_ALU/mult_38/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)        0.00       0.65 r
  U_ALU/mult_38/U34/Y (INVX2M)                            0.14       0.79 f
  U_ALU/mult_38/U114/Y (NOR2X1M)                          0.18       0.97 r
  U_ALU/mult_38/U2/Y (AND2X2M)                            0.16       1.13 r
  U_ALU/mult_38/S2_2_2/CO (ADDFX2M)                       0.54       1.67 r
  U_ALU/mult_38/S2_3_2/CO (ADDFX2M)                       0.55       2.22 r
  U_ALU/mult_38/S2_4_2/CO (ADDFX2M)                       0.55       2.77 r
  U_ALU/mult_38/S2_5_2/CO (ADDFX2M)                       0.55       3.32 r
  U_ALU/mult_38/S2_6_2/CO (ADDFX2M)                       0.55       3.88 r
  U_ALU/mult_38/S4_2/S (ADDFX2M)                          0.58       4.45 f
  U_ALU/mult_38/U11/Y (CLKXOR2X2M)                        0.31       4.76 r
  U_ALU/mult_38/FS_1/A[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.76 r
  U_ALU/mult_38/FS_1/U3/Y (NAND2X2M)                      0.07       4.83 f
  U_ALU/mult_38/FS_1/U23/Y (OA21X1M)                      0.37       5.20 f
  U_ALU/mult_38/FS_1/U7/Y (XNOR2X1M)                      0.10       5.31 r
  U_ALU/mult_38/FS_1/SUM[9] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       5.31 r
  U_ALU/mult_38/PRODUCT[11] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       5.31 r
  U_ALU/U12/Y (OAI2BB1X2M)                                0.15       5.46 r
  U_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                      0.00       5.46 r
  data arrival time                                                  5.46

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.46
  --------------------------------------------------------------------------
  slack (MET)                                                       14.24


  Startpoint: U_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (Reg_file_WIDTH8_ADDR4)              0.00       0.39 r
  U_ALU/A[0] (ALU_OPER_WIDTH8)                            0.00       0.39 r
  U_ALU/U98/Y (BUFX2M)                                    0.26       0.65 r
  U_ALU/mult_38/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)        0.00       0.65 r
  U_ALU/mult_38/U34/Y (INVX2M)                            0.14       0.79 f
  U_ALU/mult_38/U113/Y (NOR2X1M)                          0.18       0.97 r
  U_ALU/mult_38/U3/Y (AND2X2M)                            0.16       1.13 r
  U_ALU/mult_38/S2_2_3/CO (ADDFX2M)                       0.54       1.67 r
  U_ALU/mult_38/S2_3_3/CO (ADDFX2M)                       0.55       2.22 r
  U_ALU/mult_38/S2_4_3/CO (ADDFX2M)                       0.55       2.77 r
  U_ALU/mult_38/S2_5_3/CO (ADDFX2M)                       0.55       3.32 r
  U_ALU/mult_38/S2_6_3/CO (ADDFX2M)                       0.55       3.88 r
  U_ALU/mult_38/S4_3/S (ADDFX2M)                          0.58       4.45 f
  U_ALU/mult_38/U12/Y (CLKXOR2X2M)                        0.30       4.75 r
  U_ALU/mult_38/FS_1/A[8] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.75 r
  U_ALU/mult_38/FS_1/U25/Y (NOR2X1M)                      0.06       4.82 f
  U_ALU/mult_38/FS_1/U10/Y (NAND2BX1M)                    0.20       5.02 f
  U_ALU/mult_38/FS_1/U9/Y (CLKXOR2X2M)                    0.19       5.21 r
  U_ALU/mult_38/FS_1/SUM[8] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       5.21 r
  U_ALU/mult_38/PRODUCT[10] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       5.21 r
  U_ALU/U11/Y (OAI2BB1X2M)                                0.12       5.33 r
  U_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                      0.00       5.33 r
  data arrival time                                                  5.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                       14.37


  Startpoint: U_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (Reg_file_WIDTH8_ADDR4)              0.00       0.39 r
  U_ALU/A[0] (ALU_OPER_WIDTH8)                            0.00       0.39 r
  U_ALU/U98/Y (BUFX2M)                                    0.26       0.65 r
  U_ALU/mult_38/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)        0.00       0.65 r
  U_ALU/mult_38/U34/Y (INVX2M)                            0.14       0.79 f
  U_ALU/mult_38/U115/Y (NOR2X1M)                          0.18       0.97 r
  U_ALU/mult_38/U6/Y (AND2X2M)                            0.16       1.13 r
  U_ALU/mult_38/S2_2_1/CO (ADDFX2M)                       0.54       1.67 r
  U_ALU/mult_38/S2_3_1/CO (ADDFX2M)                       0.55       2.22 r
  U_ALU/mult_38/S2_4_1/CO (ADDFX2M)                       0.55       2.77 r
  U_ALU/mult_38/S2_5_1/CO (ADDFX2M)                       0.55       3.32 r
  U_ALU/mult_38/S2_6_1/CO (ADDFX2M)                       0.55       3.88 r
  U_ALU/mult_38/S4_1/S (ADDFX2M)                          0.59       4.46 f
  U_ALU/mult_38/U23/Y (AND2X2M)                           0.20       4.67 f
  U_ALU/mult_38/FS_1/B[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.67 f
  U_ALU/mult_38/FS_1/U6/Y (INVX2M)                        0.06       4.72 r
  U_ALU/mult_38/FS_1/U5/Y (XNOR2X2M)                      0.15       4.88 r
  U_ALU/mult_38/FS_1/SUM[7] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.88 r
  U_ALU/mult_38/PRODUCT[9] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       4.88 r
  U_ALU/U10/Y (OAI2BB1X2M)                                0.15       5.02 r
  U_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                       0.00       5.02 r
  data arrival time                                                  5.02

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.02
  --------------------------------------------------------------------------
  slack (MET)                                                       14.67


  Startpoint: U_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][0]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[0] (Reg_file_WIDTH8_ADDR4)              0.00       0.39 r
  U_ALU/A[0] (ALU_OPER_WIDTH8)                            0.00       0.39 r
  U_ALU/U98/Y (BUFX2M)                                    0.26       0.65 r
  U_ALU/mult_38/A[0] (ALU_OPER_WIDTH8_DW02_mult_0)        0.00       0.65 r
  U_ALU/mult_38/U34/Y (INVX2M)                            0.14       0.79 f
  U_ALU/mult_38/U115/Y (NOR2X1M)                          0.18       0.97 r
  U_ALU/mult_38/U6/Y (AND2X2M)                            0.16       1.13 r
  U_ALU/mult_38/S2_2_1/CO (ADDFX2M)                       0.54       1.67 r
  U_ALU/mult_38/S2_3_1/CO (ADDFX2M)                       0.55       2.22 r
  U_ALU/mult_38/S2_4_1/CO (ADDFX2M)                       0.55       2.77 r
  U_ALU/mult_38/S2_5_1/CO (ADDFX2M)                       0.55       3.32 r
  U_ALU/mult_38/S2_6_1/CO (ADDFX2M)                       0.55       3.88 r
  U_ALU/mult_38/S4_1/S (ADDFX2M)                          0.59       4.46 f
  U_ALU/mult_38/U27/Y (INVX2M)                            0.08       4.54 r
  U_ALU/mult_38/U41/Y (XNOR2X2M)                          0.16       4.70 r
  U_ALU/mult_38/FS_1/A[6] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.70 r
  U_ALU/mult_38/FS_1/SUM[6] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.70 r
  U_ALU/mult_38/PRODUCT[8] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       4.70 r
  U_ALU/U70/Y (AOI2BB2XLM)                                0.14       4.84 f
  U_ALU/U68/Y (AOI21X2M)                                  0.17       5.01 r
  U_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                       0.00       5.01 r
  data arrival time                                                  5.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.31      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (MET)                                                       14.68


  Startpoint: U_REG_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[1] (Reg_file_WIDTH8_ADDR4)              0.00       0.39 r
  U_ALU/A[1] (ALU_OPER_WIDTH8)                            0.00       0.39 r
  U_ALU/U99/Y (BUFX2M)                                    0.26       0.65 r
  U_ALU/mult_38/A[1] (ALU_OPER_WIDTH8_DW02_mult_0)        0.00       0.65 r
  U_ALU/mult_38/U38/Y (INVX2M)                            0.14       0.79 f
  U_ALU/mult_38/U109/Y (NOR2X1M)                          0.19       0.98 r
  U_ALU/mult_38/U8/Y (AND2X2M)                            0.16       1.14 r
  U_ALU/mult_38/S1_2_0/CO (ADDFX2M)                       0.54       1.68 r
  U_ALU/mult_38/S1_3_0/CO (ADDFX2M)                       0.55       2.23 r
  U_ALU/mult_38/S1_4_0/CO (ADDFX2M)                       0.55       2.78 r
  U_ALU/mult_38/S1_5_0/CO (ADDFX2M)                       0.55       3.33 r
  U_ALU/mult_38/S1_6_0/CO (ADDFX2M)                       0.55       3.88 r
  U_ALU/mult_38/S4_0/S (ADDFX2M)                          0.56       4.44 f
  U_ALU/mult_38/FS_1/A[5] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.44 f
  U_ALU/mult_38/FS_1/SUM[5] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       4.44 f
  U_ALU/mult_38/PRODUCT[7] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       4.44 f
  U_ALU/U67/Y (AOI22X1M)                                  0.21       4.65 r
  U_ALU/U64/Y (AOI31X2M)                                  0.11       4.76 f
  U_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                       0.00       4.76 f
  data arrival time                                                  4.76

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.76
  --------------------------------------------------------------------------
  slack (MET)                                                       15.07


  Startpoint: U_REG_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U_REG_FILE/REG0[1] (Reg_file_WIDTH8_ADDR4)              0.00       0.39 r
  U_ALU/A[1] (ALU_OPER_WIDTH8)                            0.00       0.39 r
  U_ALU/U99/Y (BUFX2M)                                    0.26       0.65 r
  U_ALU/mult_38/A[1] (ALU_OPER_WIDTH8_DW02_mult_0)        0.00       0.65 r
  U_ALU/mult_38/U38/Y (INVX2M)                            0.14       0.79 f
  U_ALU/mult_38/U109/Y (NOR2X1M)                          0.19       0.98 r
  U_ALU/mult_38/U8/Y (AND2X2M)                            0.16       1.14 r
  U_ALU/mult_38/S1_2_0/CO (ADDFX2M)                       0.54       1.68 r
  U_ALU/mult_38/S1_3_0/CO (ADDFX2M)                       0.55       2.23 r
  U_ALU/mult_38/S1_4_0/CO (ADDFX2M)                       0.55       2.78 r
  U_ALU/mult_38/S1_5_0/CO (ADDFX2M)                       0.55       3.33 r
  U_ALU/mult_38/S1_6_0/S (ADDFX2M)                        0.56       3.89 f
  U_ALU/mult_38/FS_1/A[4] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       3.89 f
  U_ALU/mult_38/FS_1/SUM[4] (ALU_OPER_WIDTH8_DW01_add_1)
                                                          0.00       3.89 f
  U_ALU/mult_38/PRODUCT[6] (ALU_OPER_WIDTH8_DW02_mult_0)
                                                          0.00       3.89 f
  U_ALU/U75/Y (AOI222X1M)                                 0.26       4.16 r
  U_ALU/U72/Y (AOI31X2M)                                  0.14       4.30 f
  U_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                       0.00       4.30 f
  data arrival time                                                  4.30

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                       15.53


  Startpoint: U_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG1[6] (Reg_file_WIDTH8_ADDR4)              0.00       0.48 f
  U_ALU/B[6] (ALU_OPER_WIDTH8)                            0.00       0.48 f
  U_ALU/U92/Y (BUFX2M)                                    0.21       0.70 f
  U_ALU/div_39/b[6] (ALU_OPER_WIDTH8_DW_div_uns_0)        0.00       0.70 f
  U_ALU/div_39/U70/Y (NOR2X1M)                            0.16       0.86 r
  U_ALU/div_39/U67/Y (AND3X1M)                            0.20       1.06 r
  U_ALU/div_39/U65/Y (AND2X1M)                            0.16       1.22 r
  U_ALU/div_39/U62/Y (AND4X1M)                            0.25       1.47 r
  U_ALU/div_39/U40/Y (CLKMX2X2M)                          0.24       1.72 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)      0.44       2.15 f
  U_ALU/div_39/U63/Y (AND3X1M)                            0.32       2.47 f
  U_ALU/div_39/U46/Y (CLKMX2X2M)                          0.22       2.69 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)      0.46       3.15 f
  U_ALU/div_39/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)      0.31       3.46 f
  U_ALU/div_39/U64/Y (AND2X1M)                            0.26       3.71 f
  U_ALU/div_39/quotient[5] (ALU_OPER_WIDTH8_DW_div_uns_0)
                                                          0.00       3.71 f
  U_ALU/U63/Y (AOI222X1M)                                 0.42       4.14 r
  U_ALU/U60/Y (AOI31X2M)                                  0.14       4.27 f
  U_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                       0.00       4.27 f
  data arrival time                                                  4.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                      0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U51/Y (NAND3X2M)                             0.26       1.00 f
  U_SYS_CTRL/U37/Y (NOR2X2M)                              0.23       1.23 r
  U_SYS_CTRL/ALU_EN (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       1.23 r
  U_ALU/EN (ALU_OPER_WIDTH8)                              0.00       1.23 r
  U_ALU/OUT_VALID_reg/D (DFFRQX2M)                        0.00       1.23 r
  data arrival time                                                  1.23

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U_ALU/OUT_VALID_reg/CK (DFFRQX2M)                       0.00      20.00 r
  library setup time                                     -0.33      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.31 f
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.08      54.39 r
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.05      54.44 f
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.20      54.64 r
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.64 r
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.64 r
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.13      54.77 f
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.23      55.01 f
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.18      55.19 r
  U_UART/U0_UART_RX/counter/U24/Y (AO22X1M)               0.17      55.36 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00      55.36 r
  data arrival time                                                 55.36

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.32     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                -55.36
  --------------------------------------------------------------------------
  slack (MET)                                                      215.62


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.31 f
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.08      54.39 r
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.05      54.44 f
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.20      54.64 r
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.64 r
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.64 r
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.13      54.77 f
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.23      55.01 f
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.18      55.19 r
  U_UART/U0_UART_RX/counter/U23/Y (AO22X1M)               0.17      55.36 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00      55.36 r
  data arrival time                                                 55.36

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.32     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                -55.36
  --------------------------------------------------------------------------
  slack (MET)                                                      215.62


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.31 f
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.08      54.39 r
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.05      54.44 f
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.20      54.64 r
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.64 r
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.64 r
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.13      54.77 f
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.23      55.01 f
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.18      55.19 r
  U_UART/U0_UART_RX/counter/U26/Y (AO22X1M)               0.17      55.36 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[5]/D (DFFRQX1M)
                                                          0.00      55.36 r
  data arrival time                                                 55.36

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.32     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                -55.36
  --------------------------------------------------------------------------
  slack (MET)                                                      215.62


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.11      54.73 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.20      54.93 r
  U_UART/U0_UART_RX/counter/U14/Y (NAND2X2M)              0.09      55.02 f
  U_UART/U0_UART_RX/counter/U7/Y (AOI2B1X1M)              0.21      55.24 f
  U_UART/U0_UART_RX/counter/U6/Y (OAI22X1M)               0.11      55.35 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[1]/D (DFFRX1M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/bit_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.27     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.68


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.31 f
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.08      54.39 r
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.05      54.44 f
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.20      54.64 r
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.64 r
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.64 r
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.13      54.77 f
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.23      55.01 f
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.18      55.19 r
  U_UART/U0_UART_RX/counter/U27/Y (AO22X1M)               0.17      55.36 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/D (DFFRX1M)
                                                          0.00      55.36 r
  data arrival time                                                 55.36

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.24     271.05
  data required time                                               271.05
  --------------------------------------------------------------------------
  data required time                                               271.05
  data arrival time                                                -55.36
  --------------------------------------------------------------------------
  slack (MET)                                                      215.69


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.31 f
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.08      54.39 r
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.05      54.44 f
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.20      54.64 r
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.64 r
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.64 r
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.13      54.77 f
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.23      55.01 f
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.18      55.19 r
  U_UART/U0_UART_RX/counter/U25/Y (AO22X1M)               0.17      55.36 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/D (DFFRX1M)
                                                          0.00      55.36 r
  data arrival time                                                 55.36

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.24     271.05
  data required time                                               271.05
  --------------------------------------------------------------------------
  data required time                                               271.05
  data arrival time                                                -55.36
  --------------------------------------------------------------------------
  slack (MET)                                                      215.69


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.31 f
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.08      54.39 r
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.05      54.44 f
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.20      54.64 r
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.64 r
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.64 r
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.13      54.77 f
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.23      55.01 f
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.18      55.19 r
  U_UART/U0_UART_RX/counter/U22/Y (AO22X1M)               0.17      55.36 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[1]/D (DFFRX1M)
                                                          0.00      55.36 r
  data arrival time                                                 55.36

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.24     271.05
  data required time                                               271.05
  --------------------------------------------------------------------------
  data required time                                               271.05
  data arrival time                                                -55.36
  --------------------------------------------------------------------------
  slack (MET)                                                      215.69


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.11      54.73 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.20      54.93 r
  U_UART/U0_UART_RX/counter/U14/Y (NAND2X2M)              0.09      55.02 f
  U_UART/U0_UART_RX/counter/U11/Y (OAI22X1M)              0.19      55.21 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00      55.21 r
  data arrival time                                                 55.21

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.27     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                -55.21
  --------------------------------------------------------------------------
  slack (MET)                                                      215.81


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.11      54.73 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.20      54.93 r
  U_UART/U0_UART_RX/counter/U14/Y (NAND2X2M)              0.09      55.02 f
  U_UART/U0_UART_RX/counter/U10/Y (OAI22X1M)              0.19      55.21 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/D (DFFRX1M)
                                                          0.00      55.21 r
  data arrival time                                                 55.21

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.27     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                -55.21
  --------------------------------------------------------------------------
  slack (MET)                                                      215.81


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.31 f
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.08      54.39 r
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.05      54.44 f
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.20      54.64 r
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.64 r
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.64 r
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.13      54.77 f
  U_UART/U0_UART_RX/counter/U4/Y (INVX2M)                 0.15      54.92 r
  U_UART/U0_UART_RX/counter/U19/Y (AOI32X1M)              0.10      55.03 f
  U_UART/U0_UART_RX/counter/U18/Y (INVX2M)                0.08      55.11 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[2]/D (DFFRX1M)
                                                          0.00      55.11 r
  data arrival time                                                 55.11

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/bit_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.24     271.05
  data required time                                               271.05
  --------------------------------------------------------------------------
  data required time                                               271.05
  data arrival time                                                -55.11
  --------------------------------------------------------------------------
  slack (MET)                                                      215.95


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.31 f
  U_UART/U0_UART_RX/fsm/U12/Y (OAI32X1M)                  0.14      54.45 r
  U_UART/U0_UART_RX/fsm/U15/Y (AOI2B1X1M)                 0.15      54.60 f
  U_UART/U0_UART_RX/fsm/U13/Y (OAI32X1M)                  0.13      54.73 r
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/D (DFFRX1M)
                                                          0.00      54.73 r
  data arrival time                                                 54.73

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.29     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                -54.73
  --------------------------------------------------------------------------
  slack (MET)                                                      216.27


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/data_samp/RX_IN (data_sampling)       0.00      54.33 r
  U_UART/U0_UART_RX/data_samp/U34/Y (CLKINVX1M)           0.07      54.40 f
  U_UART/U0_UART_RX/data_samp/U31/Y (OAI32X1M)            0.28      54.69 r
  U_UART/U0_UART_RX/data_samp/sample1_reg/D (DFFRX1M)     0.00      54.69 r
  data arrival time                                                 54.69

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/data_samp/sample1_reg/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.29     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                -54.69
  --------------------------------------------------------------------------
  slack (MET)                                                      216.32


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/data_samp/RX_IN (data_sampling)       0.00      54.33 r
  U_UART/U0_UART_RX/data_samp/U25/Y (CLKNAND2X2M)         0.09      54.42 f
  U_UART/U0_UART_RX/data_samp/U23/Y (MXI2X1M)             0.13      54.55 r
  U_UART/U0_UART_RX/data_samp/sample3_reg/D (DFFRX1M)     0.00      54.55 r
  data arrival time                                                 54.55

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/data_samp/sample3_reg/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.26     271.04
  data required time                                               271.04
  --------------------------------------------------------------------------
  data required time                                               271.04
  data arrival time                                                -54.55
  --------------------------------------------------------------------------
  slack (MET)                                                      216.49


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/data_samp/RX_IN (data_sampling)       0.00      54.33 r
  U_UART/U0_UART_RX/data_samp/U30/Y (CLKNAND2X2M)         0.09      54.42 f
  U_UART/U0_UART_RX/data_samp/U27/Y (MXI2X1M)             0.12      54.55 r
  U_UART/U0_UART_RX/data_samp/sample2_reg/D (DFFRX1M)     0.00      54.55 r
  data arrival time                                                 54.55

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/data_samp/sample2_reg/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.26     271.04
  data required time                                               271.04
  --------------------------------------------------------------------------
  data required time                                               271.04
  data arrival time                                                -54.55
  --------------------------------------------------------------------------
  slack (MET)                                                      216.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U47/Y (OAI222X1M)                            0.28       1.54 r
  U_SYS_CTRL/Address[0] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       1.54 r
  U3/Y (BUFX2M)                                           0.40       1.94 r
  U_REG_FILE/Address[0] (Reg_file_WIDTH8_ADDR4)           0.00       1.94 r
  U_REG_FILE/U238/Y (INVX2M)                              0.10       2.04 f
  U_REG_FILE/U10/Y (BUFX2M)                               0.16       2.20 f
  U_REG_FILE/U9/Y (INVX2M)                                0.77       2.98 r
  U_REG_FILE/U230/Y (MX4X1M)                              0.49       3.47 f
  U_REG_FILE/U190/Y (MX4X1M)                              0.34       3.81 f
  U_REG_FILE/U189/Y (AO22X1M)                             0.32       4.13 f
  U_REG_FILE/RdData_reg[0]/D (DFFRQX2M)                   0.00       4.13 f
  data arrival time                                                  4.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U47/Y (OAI222X1M)                            0.28       1.54 r
  U_SYS_CTRL/Address[0] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       1.54 r
  U3/Y (BUFX2M)                                           0.40       1.94 r
  U_REG_FILE/Address[0] (Reg_file_WIDTH8_ADDR4)           0.00       1.94 r
  U_REG_FILE/U238/Y (INVX2M)                              0.10       2.04 f
  U_REG_FILE/U10/Y (BUFX2M)                               0.16       2.20 f
  U_REG_FILE/U9/Y (INVX2M)                                0.77       2.98 r
  U_REG_FILE/U236/Y (MX4X1M)                              0.49       3.47 f
  U_REG_FILE/U218/Y (MX4X1M)                              0.34       3.81 f
  U_REG_FILE/U217/Y (AO22X1M)                             0.32       4.13 f
  U_REG_FILE/RdData_reg[7]/D (DFFRQX2M)                   0.00       4.13 f
  data arrival time                                                  4.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U47/Y (OAI222X1M)                            0.28       1.54 r
  U_SYS_CTRL/Address[0] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       1.54 r
  U3/Y (BUFX2M)                                           0.40       1.94 r
  U_REG_FILE/Address[0] (Reg_file_WIDTH8_ADDR4)           0.00       1.94 r
  U_REG_FILE/U238/Y (INVX2M)                              0.10       2.04 f
  U_REG_FILE/U10/Y (BUFX2M)                               0.16       2.20 f
  U_REG_FILE/U9/Y (INVX2M)                                0.77       2.98 r
  U_REG_FILE/U235/Y (MX4X1M)                              0.49       3.47 f
  U_REG_FILE/U214/Y (MX4X1M)                              0.34       3.81 f
  U_REG_FILE/U213/Y (AO22X1M)                             0.32       4.13 f
  U_REG_FILE/RdData_reg[6]/D (DFFRQX2M)                   0.00       4.13 f
  data arrival time                                                  4.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U47/Y (OAI222X1M)                            0.28       1.54 r
  U_SYS_CTRL/Address[0] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       1.54 r
  U3/Y (BUFX2M)                                           0.40       1.94 r
  U_REG_FILE/Address[0] (Reg_file_WIDTH8_ADDR4)           0.00       1.94 r
  U_REG_FILE/U238/Y (INVX2M)                              0.10       2.04 f
  U_REG_FILE/U10/Y (BUFX2M)                               0.16       2.20 f
  U_REG_FILE/U9/Y (INVX2M)                                0.77       2.98 r
  U_REG_FILE/U234/Y (MX4X1M)                              0.49       3.47 f
  U_REG_FILE/U210/Y (MX4X1M)                              0.34       3.81 f
  U_REG_FILE/U209/Y (AO22X1M)                             0.32       4.13 f
  U_REG_FILE/RdData_reg[5]/D (DFFRQX2M)                   0.00       4.13 f
  data arrival time                                                  4.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U47/Y (OAI222X1M)                            0.28       1.54 r
  U_SYS_CTRL/Address[0] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       1.54 r
  U3/Y (BUFX2M)                                           0.40       1.94 r
  U_REG_FILE/Address[0] (Reg_file_WIDTH8_ADDR4)           0.00       1.94 r
  U_REG_FILE/U238/Y (INVX2M)                              0.10       2.04 f
  U_REG_FILE/U10/Y (BUFX2M)                               0.16       2.20 f
  U_REG_FILE/U5/Y (INVX2M)                                0.77       2.98 r
  U_REG_FILE/U233/Y (MX4X1M)                              0.49       3.47 f
  U_REG_FILE/U206/Y (MX4X1M)                              0.34       3.81 f
  U_REG_FILE/U205/Y (AO22X1M)                             0.32       4.13 f
  U_REG_FILE/RdData_reg[4]/D (DFFRQX2M)                   0.00       4.13 f
  data arrival time                                                  4.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U47/Y (OAI222X1M)                            0.28       1.54 r
  U_SYS_CTRL/Address[0] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       1.54 r
  U3/Y (BUFX2M)                                           0.40       1.94 r
  U_REG_FILE/Address[0] (Reg_file_WIDTH8_ADDR4)           0.00       1.94 r
  U_REG_FILE/U238/Y (INVX2M)                              0.10       2.04 f
  U_REG_FILE/U10/Y (BUFX2M)                               0.16       2.20 f
  U_REG_FILE/U5/Y (INVX2M)                                0.77       2.98 r
  U_REG_FILE/U232/Y (MX4X1M)                              0.49       3.47 f
  U_REG_FILE/U202/Y (MX4X1M)                              0.34       3.81 f
  U_REG_FILE/U201/Y (AO22X1M)                             0.32       4.13 f
  U_REG_FILE/RdData_reg[3]/D (DFFRQX2M)                   0.00       4.13 f
  data arrival time                                                  4.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U47/Y (OAI222X1M)                            0.28       1.54 r
  U_SYS_CTRL/Address[0] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       1.54 r
  U3/Y (BUFX2M)                                           0.40       1.94 r
  U_REG_FILE/Address[0] (Reg_file_WIDTH8_ADDR4)           0.00       1.94 r
  U_REG_FILE/U238/Y (INVX2M)                              0.10       2.04 f
  U_REG_FILE/U10/Y (BUFX2M)                               0.16       2.20 f
  U_REG_FILE/U5/Y (INVX2M)                                0.77       2.98 r
  U_REG_FILE/U231/Y (MX4X1M)                              0.49       3.47 f
  U_REG_FILE/U198/Y (MX4X1M)                              0.34       3.81 f
  U_REG_FILE/U197/Y (AO22X1M)                             0.32       4.13 f
  U_REG_FILE/RdData_reg[2]/D (DFFRQX2M)                   0.00       4.13 f
  data arrival time                                                  4.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U47/Y (OAI222X1M)                            0.28       1.54 r
  U_SYS_CTRL/Address[0] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       1.54 r
  U3/Y (BUFX2M)                                           0.40       1.94 r
  U_REG_FILE/Address[0] (Reg_file_WIDTH8_ADDR4)           0.00       1.94 r
  U_REG_FILE/U238/Y (INVX2M)                              0.10       2.04 f
  U_REG_FILE/U10/Y (BUFX2M)                               0.16       2.20 f
  U_REG_FILE/U5/Y (INVX2M)                                0.77       2.98 r
  U_REG_FILE/U196/Y (MX4X1M)                              0.49       3.47 f
  U_REG_FILE/U194/Y (MX4X1M)                              0.34       3.81 f
  U_REG_FILE/U193/Y (AO22X1M)                             0.32       4.13 f
  U_REG_FILE/RdData_reg[1]/D (DFFRQX2M)                   0.00       4.13 f
  data arrival time                                                  4.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                       15.52


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U21/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U177/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[6][7]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[6][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U21/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U176/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[6][6]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[6][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U21/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U175/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[6][5]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[6][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U21/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U174/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[6][4]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[6][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U21/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U173/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[6][3]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[6][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U21/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U172/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[6][2]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[6][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U21/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U171/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[6][1]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[6][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U21/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U170/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[6][0]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[6][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U22/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U185/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[7][7]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[7][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U22/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U184/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[7][6]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[7][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U22/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U183/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[7][5]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[7][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U22/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U182/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[7][4]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[7][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U22/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U181/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[7][3]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[7][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U22/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U180/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[7][2]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[7][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U22/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U179/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[7][1]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[7][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U22/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U178/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[7][0]/D (DFFRQX2M)              0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[7][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U26/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U153/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[15][7]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[15][7]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U26/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U152/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[15][6]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[15][6]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U26/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U151/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[15][5]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[15][5]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U26/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U150/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[15][4]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[15][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U26/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U149/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[15][3]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[15][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U26/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U148/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[15][2]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[15][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U26/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U147/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[15][1]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[15][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U26/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U146/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[15][0]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[15][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U25/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U145/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[14][7]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[14][7]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U25/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U144/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[14][6]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[14][6]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U25/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U143/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[14][5]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[14][5]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U25/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U142/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[14][4]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[14][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U25/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U141/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[14][3]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[14][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U25/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U140/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[14][2]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[14][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U25/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U139/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[14][1]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[14][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U44/Y (AND2X2M)                              0.28       3.43 r
  U_REG_FILE/U25/Y (NAND2X2M)                             0.20       3.63 f
  U_REG_FILE/U138/Y (OAI2BB2X1M)                          0.18       3.81 r
  U_REG_FILE/Reg_File_reg[14][0]/D (DFFRQX2M)             0.00       3.81 r
  data arrival time                                                  3.81

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[14][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U14/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U105/Y (OAI2BB2X1M)                          0.19       3.80 r
  U_REG_FILE/Reg_File_reg[9][7]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[9][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U14/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U104/Y (OAI2BB2X1M)                          0.19       3.80 r
  U_REG_FILE/Reg_File_reg[9][6]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[9][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U14/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U103/Y (OAI2BB2X1M)                          0.19       3.80 r
  U_REG_FILE/Reg_File_reg[9][5]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[9][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U14/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U102/Y (OAI2BB2X1M)                          0.19       3.80 r
  U_REG_FILE/Reg_File_reg[9][4]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[9][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U14/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U101/Y (OAI2BB2X1M)                          0.19       3.80 r
  U_REG_FILE/Reg_File_reg[9][3]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[9][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U14/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U100/Y (OAI2BB2X1M)                          0.19       3.80 r
  U_REG_FILE/Reg_File_reg[9][2]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[9][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U14/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U99/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[9][1]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[9][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U14/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U98/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[9][0]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[9][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U13/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U97/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[8][7]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[8][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U13/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U96/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[8][6]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[8][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U13/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U95/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[8][5]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[8][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U13/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U94/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[8][4]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[8][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U13/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U93/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[8][3]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[8][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U13/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U92/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[8][2]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[8][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U13/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U91/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[8][1]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[8][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U13/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U90/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[8][0]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[8][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U12/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U83/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[1][1]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[1][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U12/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U84/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[1][2]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[1][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U12/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U88/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[1][6]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[1][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U12/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U87/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[1][5]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[1][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U12/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U86/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[1][4]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[1][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U12/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U89/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[1][7]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[1][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U12/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U85/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[1][3]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[1][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U12/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U82/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[1][0]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[1][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U27/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U62/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[0][1]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[0][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U27/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U61/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[0][0]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[0][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U27/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U63/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[0][2]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[0][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U27/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U64/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[0][3]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[0][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U27/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U65/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[0][4]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[0][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U27/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U66/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[0][5]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[0][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U27/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U67/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[0][6]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[0][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U8/Y (BUFX2M)                                0.19       2.51 f
  U_REG_FILE/U6/Y (INVX2M)                                0.64       3.15 r
  U_REG_FILE/U4/Y (NOR2X2M)                               0.19       3.35 f
  U_REG_FILE/U27/Y (NAND2X2M)                             0.27       3.61 r
  U_REG_FILE/U68/Y (OAI2BB2X1M)                           0.19       3.80 r
  U_REG_FILE/Reg_File_reg[0][7]/D (DFFRQX2M)              0.00       3.80 r
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[0][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U18/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U188/Y (OAI2BB2X1M)                          0.28       3.10 f
  U_REG_FILE/Reg_File_reg[3][5]/D (DFFSQX2M)              0.00       3.10 f
  data arrival time                                                  3.10

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[3][5]/CK (DFFSQX2M)             0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       16.45


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U17/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U186/Y (OAI2BB2X1M)                          0.28       3.10 f
  U_REG_FILE/Reg_File_reg[2][0]/D (DFFSQX2M)              0.00       3.10 f
  data arrival time                                                  3.10

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[2][0]/CK (DFFSQX2M)             0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       16.45


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U17/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U187/Y (OAI2BB2X1M)                          0.28       3.10 f
  U_REG_FILE/Reg_File_reg[2][7]/D (DFFSQX2M)              0.00       3.10 f
  data arrival time                                                  3.10

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[2][7]/CK (DFFSQX2M)             0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       16.45


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U17/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U69/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[2][1]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[2][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U18/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U75/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[3][0]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[3][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U18/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U81/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[3][7]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[3][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U18/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U78/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[3][3]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[3][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U18/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U77/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[3][2]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[3][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U18/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U79/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[3][4]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[3][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U17/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U70/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[2][2]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[2][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U18/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U80/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[3][6]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[3][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U18/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U76/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[3][1]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[3][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U17/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U74/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[2][6]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[2][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U17/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U72/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[2][4]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[2][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U17/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U71/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[2][3]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[2][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U17/Y (NAND2X2M)                             0.25       2.82 f
  U_REG_FILE/U73/Y (OAI2BB2X1M)                           0.18       3.00 r
  U_REG_FILE/Reg_File_reg[2][5]/D (DFFRQX2M)              0.00       3.00 r
  data arrival time                                                  3.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[2][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       16.49


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[11][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U16/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U117/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[11][3]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[11][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[11][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U16/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U116/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[11][2]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[11][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U16/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U115/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[11][1]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[11][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U16/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U114/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[11][0]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[11][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U113/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[10][7]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[10][7]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U112/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[10][6]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[10][6]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U111/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[10][5]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[10][5]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U110/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[10][4]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[10][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U109/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[10][3]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[10][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U108/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[10][2]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[10][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U107/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[10][1]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[10][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.52       0.52 f
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.22       0.74 r
  U_SYS_CTRL/U3/Y (NOR3BX2M)                              0.33       1.08 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.18       1.26 f
  U_SYS_CTRL/U46/Y (OAI22X1M)                             0.91       2.16 r
  U_SYS_CTRL/Address[1] (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       2.16 r
  U_REG_FILE/Address[1] (Reg_file_WIDTH8_ADDR4)           0.00       2.16 r
  U_REG_FILE/U237/Y (INVX2M)                              0.16       2.32 f
  U_REG_FILE/U3/Y (NOR2X2M)                               0.26       2.58 r
  U_REG_FILE/U15/Y (NAND2X2M)                             0.24       2.82 f
  U_REG_FILE/U106/Y (OAI2BB2X1M)                          0.18       2.99 r
  U_REG_FILE/Reg_File_reg[10][0]/D (DFFRQX2M)             0.00       2.99 r
  data arrival time                                                  2.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U_REG_FILE/Reg_File_reg[10][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                       16.50


  Startpoint: U_UART/U0_UART_RX/stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/stp_chk/stp_err_reg/CK (DFFRQX2M)     0.00       0.00 r
  U_UART/U0_UART_RX/stp_chk/stp_err_reg/Q (DFFRQX2M)      0.92       0.92 r
  U_UART/U0_UART_RX/stp_chk/stp_err (stop_check)          0.00       0.92 r
  U_UART/U0_UART_RX/Stop_Error (UART_RX_DATA_WIDTH8)      0.00       0.92 r
  U_UART/framing_error (UART_DATA_WIDTH8)                 0.00       0.92 r
  framing_error (out)                                     0.00       0.92 r
  data arrival time                                                  0.92

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  output external delay                                 -54.26     217.04
  data required time                                               217.04
  --------------------------------------------------------------------------
  data required time                                               217.04
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                      216.12


  Startpoint: U_UART/U0_UART_RX/par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/par_chk/par_err_reg/CK (DFFRQX2M)     0.00       0.00 r
  U_UART/U0_UART_RX/par_chk/par_err_reg/Q (DFFRQX2M)      0.91       0.91 r
  U_UART/U0_UART_RX/par_chk/par_err (parity_check_DATA_WIDTH8)
                                                          0.00       0.91 r
  U_UART/U0_UART_RX/Parity_Error (UART_RX_DATA_WIDTH8)
                                                          0.00       0.91 r
  U_UART/parity_error (UART_DATA_WIDTH8)                  0.00       0.91 r
  parity_error (out)                                      0.00       0.91 r
  data arrival time                                                  0.91

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  output external delay                                 -54.26     217.04
  data required time                                               217.04
  --------------------------------------------------------------------------
  data required time                                               217.04
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                      216.13


  Startpoint: U_UART/U0_UART_TX/mux/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_OUT
            (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/mux/TX_OUT_reg/CK (DFFRQX2M)          0.00       0.00 r
  U_UART/U0_UART_TX/mux/TX_OUT_reg/Q (DFFRQX2M)           0.87       0.87 r
  U_UART/U0_UART_TX/mux/TX_OUT (UART_MUX)                 0.00       0.87 r
  U_UART/U0_UART_TX/TX_OUT (UART_TX_DATA_WIDTH8)          0.00       0.87 r
  U_UART/TX_OUT_S (UART_DATA_WIDTH8)                      0.00       0.87 r
  UART_TX_OUT (out)                                       0.00       0.87 r
  data arrival time                                                  0.87

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  output external delay                               -1736.30    6945.20
  data required time                                              6945.20
  --------------------------------------------------------------------------
  data required time                                              6945.20
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                     6944.33


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/U52/Y (NOR2BX1M)              0.12       0.81 f
  U_UART/U0_UART_RX/counter/U53/Y (AO21XLM)               0.32       1.13 f
  U_UART/U0_UART_RX/counter/U54/Y (OAI211X1M)             0.09       1.22 r
  U_UART/U0_UART_RX/counter/U55/Y (OAI221X1M)             0.17       1.39 f
  U_UART/U0_UART_RX/counter/U56/Y (AOI32X1M)              0.23       1.62 r
  U_UART/U0_UART_RX/counter/U57/Y (OAI2B2X1M)             0.22       1.84 f
  U_UART/U0_UART_RX/counter/U58/Y (NOR4BX1M)              0.32       2.15 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.24       2.39 r
  U_UART/U0_UART_RX/counter/U14/Y (NAND2X2M)              0.09       2.48 f
  U_UART/U0_UART_RX/counter/U7/Y (AOI2B1X1M)              0.21       2.69 f
  U_UART/U0_UART_RX/counter/U6/Y (OAI22X1M)               0.11       2.80 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[1]/D (DFFRX1M)
                                                          0.00       2.80 r
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/bit_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.27     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.22


  Startpoint: RST_SYNC_2/sync_ff_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_2/sync_ff_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  RST_SYNC_2/sync_ff_reg[1]/Q (DFFRQX2M)                  0.38       0.38 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00       0.38 r
  U5/Y (INVX2M)                                           0.05       0.43 f
  U4/Y (INVX4M)                                           0.84       1.26 r
  U_UART/RST (UART_DATA_WIDTH8)                           0.00       1.26 r
  U_UART/U0_UART_RX/RST (UART_RX_DATA_WIDTH8)             0.00       1.26 r
  U_UART/U0_UART_RX/U2/Y (INVX2M)                         0.11       1.37 f
  U_UART/U0_UART_RX/U1/Y (INVX2M)                         0.76       2.13 r
  U_UART/U0_UART_RX/data_samp/RST (data_sampling)         0.00       2.13 r
  U_UART/U0_UART_RX/data_samp/U54/Y (NAND3BX1M)           0.20       2.33 f
  U_UART/U0_UART_RX/data_samp/U36/Y (NOR4BX1M)            0.26       2.59 r
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/E (EDFFX1M)
                                                          0.00       2.59 r
  data arrival time                                                  2.59

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/CK (EDFFX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.47     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                      268.23


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/U52/Y (NOR2BX1M)              0.12       0.81 f
  U_UART/U0_UART_RX/counter/U53/Y (AO21XLM)               0.32       1.13 f
  U_UART/U0_UART_RX/counter/U54/Y (OAI211X1M)             0.09       1.22 r
  U_UART/U0_UART_RX/counter/U55/Y (OAI221X1M)             0.17       1.39 f
  U_UART/U0_UART_RX/counter/U56/Y (AOI32X1M)              0.23       1.62 r
  U_UART/U0_UART_RX/counter/U57/Y (OAI2B2X1M)             0.22       1.84 f
  U_UART/U0_UART_RX/counter/U58/Y (NOR4BX1M)              0.32       2.15 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.24       2.39 r
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.07       2.46 f
  U_UART/U0_UART_RX/counter/U25/Y (AO22X1M)               0.34       2.80 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/D (DFFRX1M)
                                                          0.00       2.80 f
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.17     271.13
  data required time                                               271.13
  --------------------------------------------------------------------------
  data required time                                               271.13
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.32


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/U52/Y (NOR2BX1M)              0.12       0.81 f
  U_UART/U0_UART_RX/counter/U53/Y (AO21XLM)               0.32       1.13 f
  U_UART/U0_UART_RX/counter/U54/Y (OAI211X1M)             0.09       1.22 r
  U_UART/U0_UART_RX/counter/U55/Y (OAI221X1M)             0.17       1.39 f
  U_UART/U0_UART_RX/counter/U56/Y (AOI32X1M)              0.23       1.62 r
  U_UART/U0_UART_RX/counter/U57/Y (OAI2B2X1M)             0.22       1.84 f
  U_UART/U0_UART_RX/counter/U58/Y (NOR4BX1M)              0.32       2.15 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.24       2.39 r
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.07       2.46 f
  U_UART/U0_UART_RX/counter/U22/Y (AO22X1M)               0.34       2.80 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[1]/D (DFFRX1M)
                                                          0.00       2.80 f
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.17     271.13
  data required time                                               271.13
  --------------------------------------------------------------------------
  data required time                                               271.13
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.32


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/U52/Y (NOR2BX1M)              0.12       0.81 f
  U_UART/U0_UART_RX/counter/U53/Y (AO21XLM)               0.32       1.13 f
  U_UART/U0_UART_RX/counter/U54/Y (OAI211X1M)             0.09       1.22 r
  U_UART/U0_UART_RX/counter/U55/Y (OAI221X1M)             0.17       1.39 f
  U_UART/U0_UART_RX/counter/U56/Y (AOI32X1M)              0.23       1.62 r
  U_UART/U0_UART_RX/counter/U57/Y (OAI2B2X1M)             0.22       1.84 f
  U_UART/U0_UART_RX/counter/U58/Y (NOR4BX1M)              0.32       2.15 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.24       2.39 r
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.07       2.46 f
  U_UART/U0_UART_RX/counter/U27/Y (AO22X1M)               0.34       2.80 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/D (DFFRX1M)
                                                          0.00       2.80 f
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.17     271.13
  data required time                                               271.13
  --------------------------------------------------------------------------
  data required time                                               271.13
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.32


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/U52/Y (NOR2BX1M)              0.12       0.81 f
  U_UART/U0_UART_RX/counter/U53/Y (AO21XLM)               0.32       1.13 f
  U_UART/U0_UART_RX/counter/U54/Y (OAI211X1M)             0.09       1.22 r
  U_UART/U0_UART_RX/counter/U55/Y (OAI221X1M)             0.17       1.39 f
  U_UART/U0_UART_RX/counter/U56/Y (AOI32X1M)              0.23       1.62 r
  U_UART/U0_UART_RX/counter/U57/Y (OAI2B2X1M)             0.22       1.84 f
  U_UART/U0_UART_RX/counter/U58/Y (NOR4BX1M)              0.32       2.15 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.24       2.39 r
  U_UART/U0_UART_RX/counter/U14/Y (NAND2X2M)              0.09       2.48 f
  U_UART/U0_UART_RX/counter/U11/Y (OAI22X1M)              0.19       2.67 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.27     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/U52/Y (NOR2BX1M)              0.12       0.81 f
  U_UART/U0_UART_RX/counter/U53/Y (AO21XLM)               0.32       1.13 f
  U_UART/U0_UART_RX/counter/U54/Y (OAI211X1M)             0.09       1.22 r
  U_UART/U0_UART_RX/counter/U55/Y (OAI221X1M)             0.17       1.39 f
  U_UART/U0_UART_RX/counter/U56/Y (AOI32X1M)              0.23       1.62 r
  U_UART/U0_UART_RX/counter/U57/Y (OAI2B2X1M)             0.22       1.84 f
  U_UART/U0_UART_RX/counter/U58/Y (NOR4BX1M)              0.32       2.15 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.24       2.39 r
  U_UART/U0_UART_RX/counter/U14/Y (NAND2X2M)              0.09       2.48 f
  U_UART/U0_UART_RX/counter/U10/Y (OAI22X1M)              0.19       2.67 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/D (DFFRX1M)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.27     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/U52/Y (NOR2BX1M)              0.12       0.81 f
  U_UART/U0_UART_RX/counter/U53/Y (AO21XLM)               0.32       1.13 f
  U_UART/U0_UART_RX/counter/U54/Y (OAI211X1M)             0.09       1.22 r
  U_UART/U0_UART_RX/counter/U55/Y (OAI221X1M)             0.17       1.39 f
  U_UART/U0_UART_RX/counter/U56/Y (AOI32X1M)              0.23       1.62 r
  U_UART/U0_UART_RX/counter/U57/Y (OAI2B2X1M)             0.22       1.84 f
  U_UART/U0_UART_RX/counter/U58/Y (NOR4BX1M)              0.32       2.15 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.24       2.39 r
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.07       2.46 f
  U_UART/U0_UART_RX/counter/U26/Y (AO22X1M)               0.34       2.80 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[5]/D (DFFRQX1M)
                                                          0.00       2.80 f
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.14     271.16
  data required time                                               271.16
  --------------------------------------------------------------------------
  data required time                                               271.16
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/U52/Y (NOR2BX1M)              0.12       0.81 f
  U_UART/U0_UART_RX/counter/U53/Y (AO21XLM)               0.32       1.13 f
  U_UART/U0_UART_RX/counter/U54/Y (OAI211X1M)             0.09       1.22 r
  U_UART/U0_UART_RX/counter/U55/Y (OAI221X1M)             0.17       1.39 f
  U_UART/U0_UART_RX/counter/U56/Y (AOI32X1M)              0.23       1.62 r
  U_UART/U0_UART_RX/counter/U57/Y (OAI2B2X1M)             0.22       1.84 f
  U_UART/U0_UART_RX/counter/U58/Y (NOR4BX1M)              0.32       2.15 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.24       2.39 r
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.07       2.46 f
  U_UART/U0_UART_RX/counter/U24/Y (AO22X1M)               0.34       2.80 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       2.80 f
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.14     271.16
  data required time                                               271.16
  --------------------------------------------------------------------------
  data required time                                               271.16
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/U52/Y (NOR2BX1M)              0.12       0.81 f
  U_UART/U0_UART_RX/counter/U53/Y (AO21XLM)               0.32       1.13 f
  U_UART/U0_UART_RX/counter/U54/Y (OAI211X1M)             0.09       1.22 r
  U_UART/U0_UART_RX/counter/U55/Y (OAI221X1M)             0.17       1.39 f
  U_UART/U0_UART_RX/counter/U56/Y (AOI32X1M)              0.23       1.62 r
  U_UART/U0_UART_RX/counter/U57/Y (OAI2B2X1M)             0.22       1.84 f
  U_UART/U0_UART_RX/counter/U58/Y (NOR4BX1M)              0.32       2.15 r
  U_UART/U0_UART_RX/counter/U8/Y (AND3X2M)                0.24       2.39 r
  U_UART/U0_UART_RX/counter/U3/Y (NOR2X2M)                0.07       2.46 f
  U_UART/U0_UART_RX/counter/U23/Y (AO22X1M)               0.34       2.80 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00       2.80 f
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.14     271.16
  data required time                                               271.16
  --------------------------------------------------------------------------
  data required time                                               271.16
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U4/Y (INVX2M)                0.13       2.14 f
  U_UART/U0_UART_RX/deserial/U9/Y (NOR2X2M)               0.15       2.29 r
  U_UART/U0_UART_RX/deserial/U5/Y (INVX2M)                0.11       2.40 f
  U_UART/U0_UART_RX/deserial/U7/Y (OAI2B2X1M)             0.19       2.59 r
  U_UART/U0_UART_RX/deserial/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       2.59 r
  data arrival time                                                  2.59

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.33     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U4/Y (INVX2M)                0.13       2.14 f
  U_UART/U0_UART_RX/deserial/U9/Y (NOR2X2M)               0.15       2.29 r
  U_UART/U0_UART_RX/deserial/U12/Y (NAND2X2M)             0.13       2.42 f
  U_UART/U0_UART_RX/deserial/U18/Y (OAI21X2M)             0.15       2.57 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       2.57 r
  data arrival time                                                  2.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.31     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      268.41


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U4/Y (INVX2M)                0.13       2.14 f
  U_UART/U0_UART_RX/deserial/U9/Y (NOR2X2M)               0.15       2.29 r
  U_UART/U0_UART_RX/deserial/U12/Y (NAND2X2M)             0.13       2.42 f
  U_UART/U0_UART_RX/deserial/U26/Y (OAI21X2M)             0.15       2.57 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       2.57 r
  data arrival time                                                  2.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.31     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      268.41


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U4/Y (INVX2M)                0.13       2.14 f
  U_UART/U0_UART_RX/deserial/U9/Y (NOR2X2M)               0.15       2.29 r
  U_UART/U0_UART_RX/deserial/U12/Y (NAND2X2M)             0.13       2.42 f
  U_UART/U0_UART_RX/deserial/U14/Y (OAI21X2M)             0.15       2.57 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       2.57 r
  data arrival time                                                  2.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.31     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      268.41


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U11/Y (NAND2X2M)             0.17       2.18 f
  U_UART/U0_UART_RX/deserial/U13/Y (NAND2BX2M)            0.24       2.42 f
  U_UART/U0_UART_RX/deserial/U20/Y (OAI21X2M)             0.15       2.57 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       2.57 r
  data arrival time                                                  2.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.31     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      268.41


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U11/Y (NAND2X2M)             0.17       2.18 f
  U_UART/U0_UART_RX/deserial/U13/Y (NAND2BX2M)            0.24       2.42 f
  U_UART/U0_UART_RX/deserial/U28/Y (OAI21X2M)             0.15       2.57 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       2.57 r
  data arrival time                                                  2.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.31     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      268.41


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U11/Y (NAND2X2M)             0.17       2.18 f
  U_UART/U0_UART_RX/deserial/U13/Y (NAND2BX2M)            0.24       2.42 f
  U_UART/U0_UART_RX/deserial/U16/Y (OAI21X2M)             0.15       2.57 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       2.57 r
  data arrival time                                                  2.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.31     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      268.41


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U11/Y (NAND2X2M)             0.17       2.18 f
  U_UART/U0_UART_RX/deserial/U13/Y (NAND2BX2M)            0.24       2.42 f
  U_UART/U0_UART_RX/deserial/U22/Y (OAI21X2M)             0.15       2.57 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       2.57 r
  data arrival time                                                  2.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.31     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      268.41


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U4/Y (INVX2M)                0.13       2.14 f
  U_UART/U0_UART_RX/deserial/U9/Y (NOR2X2M)               0.15       2.29 r
  U_UART/U0_UART_RX/deserial/U12/Y (NAND2X2M)             0.13       2.42 f
  U_UART/U0_UART_RX/deserial/U24/Y (OAI21X2M)             0.14       2.56 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       2.56 r
  data arrival time                                                  2.56

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.31     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      268.42


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/U52/Y (NOR2BX1M)              0.12       0.81 f
  U_UART/U0_UART_RX/counter/U53/Y (AO21XLM)               0.32       1.13 f
  U_UART/U0_UART_RX/counter/U54/Y (OAI211X1M)             0.09       1.22 r
  U_UART/U0_UART_RX/counter/U55/Y (OAI221X1M)             0.17       1.39 f
  U_UART/U0_UART_RX/counter/U56/Y (AOI32X1M)              0.23       1.62 r
  U_UART/U0_UART_RX/counter/U57/Y (OAI2B2X1M)             0.22       1.84 f
  U_UART/U0_UART_RX/counter/U58/Y (NOR4BX1M)              0.32       2.15 r
  U_UART/U0_UART_RX/counter/U19/Y (AOI32X1M)              0.21       2.37 f
  U_UART/U0_UART_RX/counter/U18/Y (INVX2M)                0.08       2.45 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[2]/D (DFFRX1M)
                                                          0.00       2.45 r
  data arrival time                                                  2.45

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/counter/bit_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.24     271.05
  data required time                                               271.05
  --------------------------------------------------------------------------
  data required time                                               271.05
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                      268.61


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U4/Y (INVX2M)                0.13       2.14 f
  U_UART/U0_UART_RX/deserial/U3/Y (OAI221X1M)             0.18       2.32 r
  U_UART/U0_UART_RX/deserial/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       2.32 r
  data arrival time                                                  2.32

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.34     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U17/Y (NOR3X2M)                   0.33       2.01 r
  U_UART/U0_UART_RX/fsm/deser_en (FSM)                    0.00       2.01 r
  U_UART/U0_UART_RX/deserial/deser_en (deserializer_DATA_WIDTH8)
                                                          0.00       2.01 r
  U_UART/U0_UART_RX/deserial/U4/Y (INVX2M)                0.13       2.14 f
  U_UART/U0_UART_RX/deserial/U10/Y (XNOR2X2M)             0.09       2.23 r
  U_UART/U0_UART_RX/deserial/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/deserial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.32     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      268.75


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U4/Y (NOR3X2M)                    0.23       1.91 r
  U_UART/U0_UART_RX/fsm/par_chk_en (FSM)                  0.00       1.91 r
  U_UART/U0_UART_RX/par_chk/par_chk_en (parity_check_DATA_WIDTH8)
                                                          0.00       1.91 r
  U_UART/U0_UART_RX/par_chk/U4/Y (INVX2M)                 0.07       1.97 f
  U_UART/U0_UART_RX/par_chk/U2/Y (OAI2BB2X1M)             0.14       2.11 r
  U_UART/U0_UART_RX/par_chk/par_err_reg/D (DFFRQX2M)      0.00       2.11 r
  data arrival time                                                  2.11

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/par_chk/par_err_reg/CK (DFFRQX2M)     0.00     271.30 r
  library setup time                                     -0.31     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U18/Y (NOR4X1M)                   0.26       1.94 r
  U_UART/U0_UART_RX/fsm/strt_chk_en (FSM)                 0.00       1.94 r
  U_UART/U0_UART_RX/strt_chk/strt_chk_en (strt_check)     0.00       1.94 r
  U_UART/U0_UART_RX/strt_chk/U3/Y (AND2X2M)               0.15       2.09 r
  U_UART/U0_UART_RX/strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       2.09 r
  data arrival time                                                  2.09

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.30     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.64       0.64 f
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.64 f
  U_UART/U0_UART_RX/fsm/edge_cnt[0] (FSM)                 0.00       0.64 f
  U_UART/U0_UART_RX/fsm/U48/Y (NOR2BX1M)                  0.24       0.88 f
  U_UART/U0_UART_RX/fsm/U49/Y (OAI2B2X1M)                 0.21       1.09 r
  U_UART/U0_UART_RX/fsm/U53/Y (NAND3X1M)                  0.13       1.22 f
  U_UART/U0_UART_RX/fsm/U6/Y (OR4X1M)                     0.46       1.68 f
  U_UART/U0_UART_RX/fsm/U3/Y (NOR2X2M)                    0.16       1.84 r
  U_UART/U0_UART_RX/fsm/stp_chk_en (FSM)                  0.00       1.84 r
  U_UART/U0_UART_RX/stp_chk/stp_chk_en (stop_check)       0.00       1.84 r
  U_UART/U0_UART_RX/stp_chk/U3/Y (INVX2M)                 0.06       1.90 f
  U_UART/U0_UART_RX/stp_chk/U2/Y (OAI2BB2X1M)             0.14       2.04 r
  U_UART/U0_UART_RX/stp_chk/stp_err_reg/D (DFFRQX2M)      0.00       2.04 r
  data arrival time                                                  2.04

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/stp_chk/stp_err_reg/CK (DFFRQX2M)     0.00     271.30 r
  library setup time                                     -0.31     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.94


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/Q (DFFRX1M)
                                                          0.67       0.67 r
  U_UART/U0_UART_RX/counter/edge_cnt[4] (edge_bit_counter)
                                                          0.00       0.67 r
  U_UART/U0_UART_RX/data_samp/edge_cnt[4] (data_sampling)
                                                          0.00       0.67 r
  U_UART/U0_UART_RX/data_samp/U65/Y (CLKXOR2X2M)          0.27       0.94 f
  U_UART/U0_UART_RX/data_samp/U64/Y (NOR3X1M)             0.21       1.14 r
  U_UART/U0_UART_RX/data_samp/U63/Y (NAND4X1M)            0.24       1.38 f
  U_UART/U0_UART_RX/data_samp/U26/Y (NOR3X1M)             0.30       1.68 r
  U_UART/U0_UART_RX/data_samp/U24/Y (AOI2B1X1M)           0.27       1.94 r
  U_UART/U0_UART_RX/data_samp/U23/Y (MXI2X1M)             0.14       2.08 r
  U_UART/U0_UART_RX/data_samp/sample3_reg/D (DFFRX1M)     0.00       2.08 r
  data arrival time                                                  2.08

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/data_samp/sample3_reg/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.26     271.04
  data required time                                               271.04
  --------------------------------------------------------------------------
  data required time                                               271.04
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.96


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.69 r
  U_UART/U0_UART_RX/data_samp/edge_cnt[0] (data_sampling)
                                                          0.00       0.69 r
  U_UART/U0_UART_RX/data_samp/U49/Y (CLKXOR2X2M)          0.27       0.96 f
  U_UART/U0_UART_RX/data_samp/U48/Y (NOR3X1M)             0.21       1.17 r
  U_UART/U0_UART_RX/data_samp/U47/Y (NAND4X1M)            0.20       1.37 f
  U_UART/U0_UART_RX/data_samp/U46/Y (CLKINVX1M)           0.18       1.55 r
  U_UART/U0_UART_RX/data_samp/U29/Y (CLKNAND2X2M)         0.10       1.65 f
  U_UART/U0_UART_RX/data_samp/U28/Y (AOI21X1M)            0.17       1.83 r
  U_UART/U0_UART_RX/data_samp/U27/Y (MXI2X1M)             0.14       1.97 r
  U_UART/U0_UART_RX/data_samp/sample2_reg/D (DFFRX1M)     0.00       1.97 r
  data arrival time                                                  1.97

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/data_samp/sample2_reg/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.26     271.04
  data required time                                               271.04
  --------------------------------------------------------------------------
  data required time                                               271.04
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      269.07


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/Q (DFFRX1M)
                                                          0.69       0.69 r
  U_UART/U0_UART_RX/counter/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.69 r
  U_UART/U0_UART_RX/data_samp/edge_cnt[0] (data_sampling)
                                                          0.00       0.69 r
  U_UART/U0_UART_RX/data_samp/U41/Y (CLKXOR2X2M)          0.27       0.96 f
  U_UART/U0_UART_RX/data_samp/U39/Y (NOR3X1M)             0.19       1.15 r
  U_UART/U0_UART_RX/data_samp/U38/Y (NAND4X1M)            0.32       1.47 f
  U_UART/U0_UART_RX/data_samp/U33/Y (NAND4X1M)            0.23       1.69 r
  U_UART/U0_UART_RX/data_samp/U32/Y (AOI21X1M)            0.11       1.81 f
  U_UART/U0_UART_RX/data_samp/U31/Y (OAI32X1M)            0.11       1.92 r
  U_UART/U0_UART_RX/data_samp/sample1_reg/D (DFFRX1M)     0.00       1.92 r
  data arrival time                                                  1.92

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/data_samp/sample1_reg/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.29     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                      269.08


  Startpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/Q (DFFRX1M)
                                                          0.59       0.59 r
  U_UART/U0_UART_RX/counter/bit_cnt[0] (edge_bit_counter)
                                                          0.00       0.59 r
  U_UART/U0_UART_RX/fsm/bit_cnt[0] (FSM)                  0.00       0.59 r
  U_UART/U0_UART_RX/fsm/U33/Y (INVX2M)                    0.11       0.70 f
  U_UART/U0_UART_RX/fsm/U35/Y (OR3X2M)                    0.30       1.00 f
  U_UART/U0_UART_RX/fsm/U30/Y (OAI32X1M)                  0.34       1.34 r
  U_UART/U0_UART_RX/fsm/U29/Y (NAND2X2M)                  0.13       1.47 f
  U_UART/U0_UART_RX/fsm/U5/Y (INVX2M)                     0.07       1.54 r
  U_UART/U0_UART_RX/fsm/U15/Y (AOI2B1X1M)                 0.05       1.58 f
  U_UART/U0_UART_RX/fsm/U13/Y (OAI32X1M)                  0.13       1.72 r
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/D (DFFRX1M)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.29     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                      269.29


  Startpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/Q (DFFRX1M)
                                                          0.59       0.59 r
  U_UART/U0_UART_RX/counter/bit_cnt[0] (edge_bit_counter)
                                                          0.00       0.59 r
  U_UART/U0_UART_RX/fsm/bit_cnt[0] (FSM)                  0.00       0.59 r
  U_UART/U0_UART_RX/fsm/U33/Y (INVX2M)                    0.11       0.70 f
  U_UART/U0_UART_RX/fsm/U35/Y (OR3X2M)                    0.30       1.00 f
  U_UART/U0_UART_RX/fsm/U30/Y (OAI32X1M)                  0.34       1.34 r
  U_UART/U0_UART_RX/fsm/U29/Y (NAND2X2M)                  0.13       1.47 f
  U_UART/U0_UART_RX/fsm/U26/Y (AOI31X2M)                  0.15       1.62 r
  U_UART/U0_UART_RX/fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.62 r
  data arrival time                                                  1.62

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.31     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                      269.36


  Startpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/Q (DFFRX1M)
                                                          0.59       0.59 r
  U_UART/U0_UART_RX/counter/bit_cnt[0] (edge_bit_counter)
                                                          0.00       0.59 r
  U_UART/U0_UART_RX/fsm/bit_cnt[0] (FSM)                  0.00       0.59 r
  U_UART/U0_UART_RX/fsm/U33/Y (INVX2M)                    0.11       0.70 f
  U_UART/U0_UART_RX/fsm/U35/Y (OR3X2M)                    0.30       1.00 f
  U_UART/U0_UART_RX/fsm/U20/Y (NOR3X2M)                   0.23       1.23 r
  U_UART/U0_UART_RX/fsm/U23/Y (AOI22X1M)                  0.15       1.38 f
  U_UART/U0_UART_RX/fsm/U21/Y (OAI22X1M)                  0.12       1.50 r
  U_UART/U0_UART_RX/fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.50 r
  data arrival time                                                  1.50

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.30 r
  library setup time                                     -0.33     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                      269.47


  Startpoint: U_UART/U0_UART_RX/data_samp/sample1_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample1_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/data_samp/sample1_reg/Q (DFFRX1M)     0.48       0.48 f
  U_UART/U0_UART_RX/data_samp/U72/Y (OAI21X1M)            0.16       0.63 r
  U_UART/U0_UART_RX/data_samp/U71/Y (OAI21X1M)            0.10       0.73 f
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/D (EDFFX1M)
                                                          0.00       0.73 f
  data arrival time                                                  0.73

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/CK (EDFFX1M)
                                                          0.00     271.30 r
  library setup time                                     -0.37     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      270.20


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U8/Y (XNOR2X2M)                 0.14       0.61 r
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.18       0.79 f
  U_ASYNC_FIFO/U1_FIFO_RD/U3/Y (INVX2M)                   0.09       0.88 r
  U_ASYNC_FIFO/U1_FIFO_RD/empty (FIFO_RD_DATA_WIDTH8)     0.00       0.88 r
  U_ASYNC_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8)             0.00       0.88 r
  U2/Y (INVX2M)                                           0.05       0.92 f
  U_UART/TX_IN_V (UART_DATA_WIDTH8)                       0.00       0.92 f
  U_UART/U0_UART_TX/DATA_VALID (UART_TX_DATA_WIDTH8)      0.00       0.92 f
  U_UART/U0_UART_TX/ser/Data_Valid (serializer_DATA_WIDTH8)
                                                          0.00       0.92 f
  U_UART/U0_UART_TX/ser/U8/Y (NOR2BX2M)                   0.13       1.05 f
  U_UART/U0_UART_TX/ser/U7/Y (BUFX2M)                     0.20       1.25 f
  U_UART/U0_UART_TX/ser/U3/Y (NOR2X2M)                    0.31       1.55 r
  U_UART/U0_UART_TX/ser/U4/Y (NOR2X2M)                    0.15       1.70 f
  U_UART/U0_UART_TX/ser/U23/Y (AO22X1M)                   0.33       2.03 f
  U_UART/U0_UART_TX/ser/shift_reg_reg[7]/D (DFFRQX2M)     0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/shift_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.17    8681.34
  data required time                                              8681.34
  --------------------------------------------------------------------------
  data required time                                              8681.34
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.31


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U1_FIFO_RD/R_addr[0] (FIFO_RD_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U123/Y (BUFX2M)                0.54       0.94 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U102/Y (MX4X1M)                0.45       1.39 f
  U_ASYNC_FIFO/U0_FIFO_MEM/U101/Y (MX2X2M)                0.24       1.64 f
  U_ASYNC_FIFO/U0_FIFO_MEM/R_data[1] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_ASYNC_FIFO/R_data[1] (ASYNC_FIFO_DATA_WIDTH8)         0.00       1.64 f
  U_UART/TX_IN_P[1] (UART_DATA_WIDTH8)                    0.00       1.64 f
  U_UART/U0_UART_TX/P_DATA[1] (UART_TX_DATA_WIDTH8)       0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/P_DATA[1] (parity_calc_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/U9/Y (AO2B2X2M)              0.31       1.94 f
  U_UART/U0_UART_TX/par_calc/Data_reg[1]/D (DFFRQX2M)     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/par_calc/Data_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.16    8681.34
  data required time                                              8681.34
  --------------------------------------------------------------------------
  data required time                                              8681.34
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U1_FIFO_RD/R_addr[0] (FIFO_RD_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U123/Y (BUFX2M)                0.54       0.94 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U111/Y (MX4X1M)                0.45       1.39 f
  U_ASYNC_FIFO/U0_FIFO_MEM/U110/Y (MX2X2M)                0.24       1.64 f
  U_ASYNC_FIFO/U0_FIFO_MEM/R_data[4] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_ASYNC_FIFO/R_data[4] (ASYNC_FIFO_DATA_WIDTH8)         0.00       1.64 f
  U_UART/TX_IN_P[4] (UART_DATA_WIDTH8)                    0.00       1.64 f
  U_UART/U0_UART_TX/P_DATA[4] (UART_TX_DATA_WIDTH8)       0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/P_DATA[4] (parity_calc_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/U12/Y (AO2B2X2M)             0.31       1.94 f
  U_UART/U0_UART_TX/par_calc/Data_reg[4]/D (DFFRQX2M)     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/par_calc/Data_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.16    8681.34
  data required time                                              8681.34
  --------------------------------------------------------------------------
  data required time                                              8681.34
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U1_FIFO_RD/R_addr[0] (FIFO_RD_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U123/Y (BUFX2M)                0.54       0.94 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U99/Y (MX4X1M)                 0.45       1.39 f
  U_ASYNC_FIFO/U0_FIFO_MEM/U98/Y (MX2X2M)                 0.24       1.64 f
  U_ASYNC_FIFO/U0_FIFO_MEM/R_data[0] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_ASYNC_FIFO/R_data[0] (ASYNC_FIFO_DATA_WIDTH8)         0.00       1.64 f
  U_UART/TX_IN_P[0] (UART_DATA_WIDTH8)                    0.00       1.64 f
  U_UART/U0_UART_TX/P_DATA[0] (UART_TX_DATA_WIDTH8)       0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/P_DATA[0] (parity_calc_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/U8/Y (AO2B2X2M)              0.31       1.94 f
  U_UART/U0_UART_TX/par_calc/Data_reg[0]/D (DFFRQX2M)     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/par_calc/Data_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.16    8681.34
  data required time                                              8681.34
  --------------------------------------------------------------------------
  data required time                                              8681.34
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U1_FIFO_RD/R_addr[0] (FIFO_RD_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U123/Y (BUFX2M)                0.54       0.94 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U105/Y (MX4X1M)                0.45       1.39 f
  U_ASYNC_FIFO/U0_FIFO_MEM/U104/Y (MX2X2M)                0.24       1.64 f
  U_ASYNC_FIFO/U0_FIFO_MEM/R_data[2] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_ASYNC_FIFO/R_data[2] (ASYNC_FIFO_DATA_WIDTH8)         0.00       1.64 f
  U_UART/TX_IN_P[2] (UART_DATA_WIDTH8)                    0.00       1.64 f
  U_UART/U0_UART_TX/P_DATA[2] (UART_TX_DATA_WIDTH8)       0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/P_DATA[2] (parity_calc_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/U10/Y (AO2B2X2M)             0.31       1.94 f
  U_UART/U0_UART_TX/par_calc/Data_reg[2]/D (DFFRQX2M)     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/par_calc/Data_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.16    8681.34
  data required time                                              8681.34
  --------------------------------------------------------------------------
  data required time                                              8681.34
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U1_FIFO_RD/R_addr[0] (FIFO_RD_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U123/Y (BUFX2M)                0.54       0.94 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U108/Y (MX4X1M)                0.45       1.39 f
  U_ASYNC_FIFO/U0_FIFO_MEM/U107/Y (MX2X2M)                0.24       1.64 f
  U_ASYNC_FIFO/U0_FIFO_MEM/R_data[3] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_ASYNC_FIFO/R_data[3] (ASYNC_FIFO_DATA_WIDTH8)         0.00       1.64 f
  U_UART/TX_IN_P[3] (UART_DATA_WIDTH8)                    0.00       1.64 f
  U_UART/U0_UART_TX/P_DATA[3] (UART_TX_DATA_WIDTH8)       0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/P_DATA[3] (parity_calc_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/U11/Y (AO2B2X2M)             0.31       1.94 f
  U_UART/U0_UART_TX/par_calc/Data_reg[3]/D (DFFRQX2M)     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/par_calc/Data_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.16    8681.34
  data required time                                              8681.34
  --------------------------------------------------------------------------
  data required time                                              8681.34
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U1_FIFO_RD/R_addr[0] (FIFO_RD_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U123/Y (BUFX2M)                0.54       0.94 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U114/Y (MX4X1M)                0.45       1.39 f
  U_ASYNC_FIFO/U0_FIFO_MEM/U113/Y (MX2X2M)                0.24       1.64 f
  U_ASYNC_FIFO/U0_FIFO_MEM/R_data[5] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_ASYNC_FIFO/R_data[5] (ASYNC_FIFO_DATA_WIDTH8)         0.00       1.64 f
  U_UART/TX_IN_P[5] (UART_DATA_WIDTH8)                    0.00       1.64 f
  U_UART/U0_UART_TX/P_DATA[5] (UART_TX_DATA_WIDTH8)       0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/P_DATA[5] (parity_calc_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/U13/Y (AO2B2X2M)             0.31       1.94 f
  U_UART/U0_UART_TX/par_calc/Data_reg[5]/D (DFFRQX2M)     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/par_calc/Data_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.16    8681.34
  data required time                                              8681.34
  --------------------------------------------------------------------------
  data required time                                              8681.34
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U1_FIFO_RD/R_addr[0] (FIFO_RD_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U123/Y (BUFX2M)                0.54       0.94 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U117/Y (MX4X1M)                0.45       1.39 f
  U_ASYNC_FIFO/U0_FIFO_MEM/U116/Y (MX2X2M)                0.24       1.64 f
  U_ASYNC_FIFO/U0_FIFO_MEM/R_data[6] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_ASYNC_FIFO/R_data[6] (ASYNC_FIFO_DATA_WIDTH8)         0.00       1.64 f
  U_UART/TX_IN_P[6] (UART_DATA_WIDTH8)                    0.00       1.64 f
  U_UART/U0_UART_TX/P_DATA[6] (UART_TX_DATA_WIDTH8)       0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/P_DATA[6] (parity_calc_DATA_WIDTH8)
                                                          0.00       1.64 f
  U_UART/U0_UART_TX/par_calc/U14/Y (AO2B2X2M)             0.31       1.94 f
  U_UART/U0_UART_TX/par_calc/Data_reg[6]/D (DFFRQX2M)     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/par_calc/Data_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.16    8681.34
  data required time                                              8681.34
  --------------------------------------------------------------------------
  data required time                                              8681.34
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U1_FIFO_RD/R_addr[0] (FIFO_RD_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       0.40 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U123/Y (BUFX2M)                0.54       0.94 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U120/Y (MX4X1M)                0.45       1.39 f
  U_ASYNC_FIFO/U0_FIFO_MEM/U119/Y (MX2X2M)                0.24       1.63 f
  U_ASYNC_FIFO/U0_FIFO_MEM/R_data[7] (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                                          0.00       1.63 f
  U_ASYNC_FIFO/R_data[7] (ASYNC_FIFO_DATA_WIDTH8)         0.00       1.63 f
  U_UART/TX_IN_P[7] (UART_DATA_WIDTH8)                    0.00       1.63 f
  U_UART/U0_UART_TX/P_DATA[7] (UART_TX_DATA_WIDTH8)       0.00       1.63 f
  U_UART/U0_UART_TX/par_calc/P_DATA[7] (parity_calc_DATA_WIDTH8)
                                                          0.00       1.63 f
  U_UART/U0_UART_TX/par_calc/U15/Y (AO2B2X2M)             0.30       1.94 f
  U_UART/U0_UART_TX/par_calc/Data_reg[7]/D (DFFRQX2M)     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/par_calc/Data_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.16    8681.34
  data required time                                              8681.34
  --------------------------------------------------------------------------
  data required time                                              8681.34
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.41


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U8/Y (XNOR2X2M)                 0.14       0.61 r
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.18       0.79 f
  U_ASYNC_FIFO/U1_FIFO_RD/U3/Y (INVX2M)                   0.09       0.88 r
  U_ASYNC_FIFO/U1_FIFO_RD/empty (FIFO_RD_DATA_WIDTH8)     0.00       0.88 r
  U_ASYNC_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8)             0.00       0.88 r
  U2/Y (INVX2M)                                           0.05       0.92 f
  U_UART/TX_IN_V (UART_DATA_WIDTH8)                       0.00       0.92 f
  U_UART/U0_UART_TX/DATA_VALID (UART_TX_DATA_WIDTH8)      0.00       0.92 f
  U_UART/U0_UART_TX/ser/Data_Valid (serializer_DATA_WIDTH8)
                                                          0.00       0.92 f
  U_UART/U0_UART_TX/ser/U8/Y (NOR2BX2M)                   0.13       1.05 f
  U_UART/U0_UART_TX/ser/U7/Y (BUFX2M)                     0.20       1.25 f
  U_UART/U0_UART_TX/ser/U3/Y (NOR2X2M)                    0.31       1.55 r
  U_UART/U0_UART_TX/ser/U10/Y (AOI22X1M)                  0.13       1.69 f
  U_UART/U0_UART_TX/ser/U9/Y (OAI2BB1X2M)                 0.08       1.77 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[0]/D (DFFRQX2M)     0.00       1.77 r
  data arrival time                                                  1.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.43


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U8/Y (XNOR2X2M)                 0.14       0.61 r
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.18       0.79 f
  U_ASYNC_FIFO/U1_FIFO_RD/U3/Y (INVX2M)                   0.09       0.88 r
  U_ASYNC_FIFO/U1_FIFO_RD/empty (FIFO_RD_DATA_WIDTH8)     0.00       0.88 r
  U_ASYNC_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8)             0.00       0.88 r
  U2/Y (INVX2M)                                           0.05       0.92 f
  U_UART/TX_IN_V (UART_DATA_WIDTH8)                       0.00       0.92 f
  U_UART/U0_UART_TX/DATA_VALID (UART_TX_DATA_WIDTH8)      0.00       0.92 f
  U_UART/U0_UART_TX/ser/Data_Valid (serializer_DATA_WIDTH8)
                                                          0.00       0.92 f
  U_UART/U0_UART_TX/ser/U8/Y (NOR2BX2M)                   0.13       1.05 f
  U_UART/U0_UART_TX/ser/U7/Y (BUFX2M)                     0.20       1.25 f
  U_UART/U0_UART_TX/ser/U3/Y (NOR2X2M)                    0.31       1.55 r
  U_UART/U0_UART_TX/ser/U22/Y (AOI22X1M)                  0.13       1.69 f
  U_UART/U0_UART_TX/ser/U21/Y (OAI2BB1X2M)                0.08       1.77 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[6]/D (DFFRQX2M)     0.00       1.77 r
  data arrival time                                                  1.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.43


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U8/Y (XNOR2X2M)                 0.14       0.61 r
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.18       0.79 f
  U_ASYNC_FIFO/U1_FIFO_RD/U3/Y (INVX2M)                   0.09       0.88 r
  U_ASYNC_FIFO/U1_FIFO_RD/empty (FIFO_RD_DATA_WIDTH8)     0.00       0.88 r
  U_ASYNC_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8)             0.00       0.88 r
  U2/Y (INVX2M)                                           0.05       0.92 f
  U_UART/TX_IN_V (UART_DATA_WIDTH8)                       0.00       0.92 f
  U_UART/U0_UART_TX/DATA_VALID (UART_TX_DATA_WIDTH8)      0.00       0.92 f
  U_UART/U0_UART_TX/ser/Data_Valid (serializer_DATA_WIDTH8)
                                                          0.00       0.92 f
  U_UART/U0_UART_TX/ser/U8/Y (NOR2BX2M)                   0.13       1.05 f
  U_UART/U0_UART_TX/ser/U7/Y (BUFX2M)                     0.20       1.25 f
  U_UART/U0_UART_TX/ser/U3/Y (NOR2X2M)                    0.31       1.55 r
  U_UART/U0_UART_TX/ser/U20/Y (AOI22X1M)                  0.13       1.69 f
  U_UART/U0_UART_TX/ser/U19/Y (OAI2BB1X2M)                0.08       1.77 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[5]/D (DFFRQX2M)     0.00       1.77 r
  data arrival time                                                  1.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.43


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U8/Y (XNOR2X2M)                 0.14       0.61 r
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.18       0.79 f
  U_ASYNC_FIFO/U1_FIFO_RD/U3/Y (INVX2M)                   0.09       0.88 r
  U_ASYNC_FIFO/U1_FIFO_RD/empty (FIFO_RD_DATA_WIDTH8)     0.00       0.88 r
  U_ASYNC_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8)             0.00       0.88 r
  U2/Y (INVX2M)                                           0.05       0.92 f
  U_UART/TX_IN_V (UART_DATA_WIDTH8)                       0.00       0.92 f
  U_UART/U0_UART_TX/DATA_VALID (UART_TX_DATA_WIDTH8)      0.00       0.92 f
  U_UART/U0_UART_TX/ser/Data_Valid (serializer_DATA_WIDTH8)
                                                          0.00       0.92 f
  U_UART/U0_UART_TX/ser/U8/Y (NOR2BX2M)                   0.13       1.05 f
  U_UART/U0_UART_TX/ser/U7/Y (BUFX2M)                     0.20       1.25 f
  U_UART/U0_UART_TX/ser/U3/Y (NOR2X2M)                    0.31       1.55 r
  U_UART/U0_UART_TX/ser/U18/Y (AOI22X1M)                  0.13       1.69 f
  U_UART/U0_UART_TX/ser/U17/Y (OAI2BB1X2M)                0.08       1.77 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[4]/D (DFFRQX2M)     0.00       1.77 r
  data arrival time                                                  1.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.43


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U8/Y (XNOR2X2M)                 0.14       0.61 r
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.18       0.79 f
  U_ASYNC_FIFO/U1_FIFO_RD/U3/Y (INVX2M)                   0.09       0.88 r
  U_ASYNC_FIFO/U1_FIFO_RD/empty (FIFO_RD_DATA_WIDTH8)     0.00       0.88 r
  U_ASYNC_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8)             0.00       0.88 r
  U2/Y (INVX2M)                                           0.05       0.92 f
  U_UART/TX_IN_V (UART_DATA_WIDTH8)                       0.00       0.92 f
  U_UART/U0_UART_TX/DATA_VALID (UART_TX_DATA_WIDTH8)      0.00       0.92 f
  U_UART/U0_UART_TX/ser/Data_Valid (serializer_DATA_WIDTH8)
                                                          0.00       0.92 f
  U_UART/U0_UART_TX/ser/U8/Y (NOR2BX2M)                   0.13       1.05 f
  U_UART/U0_UART_TX/ser/U7/Y (BUFX2M)                     0.20       1.25 f
  U_UART/U0_UART_TX/ser/U3/Y (NOR2X2M)                    0.31       1.55 r
  U_UART/U0_UART_TX/ser/U16/Y (AOI22X1M)                  0.13       1.69 f
  U_UART/U0_UART_TX/ser/U15/Y (OAI2BB1X2M)                0.08       1.77 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[3]/D (DFFRQX2M)     0.00       1.77 r
  data arrival time                                                  1.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.43


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U8/Y (XNOR2X2M)                 0.14       0.61 r
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.18       0.79 f
  U_ASYNC_FIFO/U1_FIFO_RD/U3/Y (INVX2M)                   0.09       0.88 r
  U_ASYNC_FIFO/U1_FIFO_RD/empty (FIFO_RD_DATA_WIDTH8)     0.00       0.88 r
  U_ASYNC_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8)             0.00       0.88 r
  U2/Y (INVX2M)                                           0.05       0.92 f
  U_UART/TX_IN_V (UART_DATA_WIDTH8)                       0.00       0.92 f
  U_UART/U0_UART_TX/DATA_VALID (UART_TX_DATA_WIDTH8)      0.00       0.92 f
  U_UART/U0_UART_TX/ser/Data_Valid (serializer_DATA_WIDTH8)
                                                          0.00       0.92 f
  U_UART/U0_UART_TX/ser/U8/Y (NOR2BX2M)                   0.13       1.05 f
  U_UART/U0_UART_TX/ser/U7/Y (BUFX2M)                     0.20       1.25 f
  U_UART/U0_UART_TX/ser/U3/Y (NOR2X2M)                    0.31       1.55 r
  U_UART/U0_UART_TX/ser/U14/Y (AOI22X1M)                  0.13       1.69 f
  U_UART/U0_UART_TX/ser/U13/Y (OAI2BB1X2M)                0.08       1.77 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[2]/D (DFFRQX2M)     0.00       1.77 r
  data arrival time                                                  1.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.43


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U8/Y (XNOR2X2M)                 0.14       0.61 r
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.18       0.79 f
  U_ASYNC_FIFO/U1_FIFO_RD/U3/Y (INVX2M)                   0.09       0.88 r
  U_ASYNC_FIFO/U1_FIFO_RD/empty (FIFO_RD_DATA_WIDTH8)     0.00       0.88 r
  U_ASYNC_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8)             0.00       0.88 r
  U2/Y (INVX2M)                                           0.05       0.92 f
  U_UART/TX_IN_V (UART_DATA_WIDTH8)                       0.00       0.92 f
  U_UART/U0_UART_TX/DATA_VALID (UART_TX_DATA_WIDTH8)      0.00       0.92 f
  U_UART/U0_UART_TX/ser/Data_Valid (serializer_DATA_WIDTH8)
                                                          0.00       0.92 f
  U_UART/U0_UART_TX/ser/U8/Y (NOR2BX2M)                   0.13       1.05 f
  U_UART/U0_UART_TX/ser/U7/Y (BUFX2M)                     0.20       1.25 f
  U_UART/U0_UART_TX/ser/U3/Y (NOR2X2M)                    0.31       1.55 r
  U_UART/U0_UART_TX/ser/U12/Y (AOI22X1M)                  0.13       1.69 f
  U_UART/U0_UART_TX/ser/U11/Y (OAI2BB1X2M)                0.08       1.77 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[1]/D (DFFRQX2M)     0.00       1.77 r
  data arrival time                                                  1.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.43


  Startpoint: U_UART/U0_UART_TX/par_calc/Data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/par_calc/Data_reg[5]/Q (DFFRQX2M)     0.46       0.46 f
  U_UART/U0_UART_TX/par_calc/U6/Y (XOR3XLM)               0.49       0.95 f
  U_UART/U0_UART_TX/par_calc/U4/Y (XOR3XLM)               0.51       1.46 f
  U_UART/U0_UART_TX/par_calc/U2/Y (OAI2BB2X1M)            0.14       1.60 r
  U_UART/U0_UART_TX/par_calc/par_bit_reg/D (DFFRQX2M)     0.00       1.60 r
  data arrival time                                                  1.60

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/par_calc/par_bit_reg/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.31    8681.19
  data required time                                              8681.19
  --------------------------------------------------------------------------
  data required time                                              8681.19
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.59


  Startpoint: U_UART/U0_UART_TX/fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/mux/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U_UART/U0_UART_TX/fsm/U13/Y (INVX2M)                    0.09       0.50 f
  U_UART/U0_UART_TX/fsm/U10/Y (NOR3X2M)                   0.33       0.83 r
  U_UART/U0_UART_TX/fsm/U5/Y (INVX2M)                     0.13       0.96 f
  U_UART/U0_UART_TX/fsm/U3/Y (OAI211X2M)                  0.12       1.08 r
  U_UART/U0_UART_TX/fsm/mux_sel[0] (UART_FSM)             0.00       1.08 r
  U_UART/U0_UART_TX/mux/mux_sel[0] (UART_MUX)             0.00       1.08 r
  U_UART/U0_UART_TX/mux/U7/Y (AO2B2X2M)                   0.36       1.44 f
  U_UART/U0_UART_TX/mux/U5/Y (AOI32X1M)                   0.17       1.61 r
  U_UART/U0_UART_TX/mux/U3/Y (OAI21X2M)                   0.10       1.70 f
  U_UART/U0_UART_TX/mux/TX_OUT_reg/D (DFFRQX2M)           0.00       1.70 f
  data arrival time                                                  1.70

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/mux/TX_OUT_reg/CK (DFFRQX2M)          0.00    8681.50 r
  library setup time                                     -0.16    8681.34
  data required time                                              8681.34
  --------------------------------------------------------------------------
  data required time                                              8681.34
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.64


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.13       0.76 r
  U_ASYNC_FIFO/U1_FIFO_RD/U16/Y (NAND2X2M)                0.09       0.85 f
  U_ASYNC_FIFO/U1_FIFO_RD/U4/Y (NOR2X2M)                  0.14       1.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/U15/Y (NAND2X2M)                0.09       1.09 f
  U_ASYNC_FIFO/U1_FIFO_RD/U12/Y (NAND2BX2M)               0.20       1.28 f
  U_ASYNC_FIFO/U1_FIFO_RD/U11/Y (XNOR2X2M)                0.13       1.42 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.32    8681.18
  data required time                                              8681.18
  --------------------------------------------------------------------------
  data required time                                              8681.18
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.77


  Startpoint: U_UART/U0_UART_TX/ser/counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/counter_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U_UART/U0_UART_TX/ser/counter_reg[1]/Q (DFFRQX2M)       0.48       0.48 f
  U_UART/U0_UART_TX/ser/U5/Y (AND3X2M)                    0.24       0.72 f
  U_UART/U0_UART_TX/ser/ser_done (serializer_DATA_WIDTH8)
                                                          0.00       0.72 f
  U_UART/U0_UART_TX/fsm/ser_done (UART_FSM)               0.00       0.72 f
  U_UART/U0_UART_TX/fsm/U14/Y (NOR4X1M)                   0.18       0.90 r
  U_UART/U0_UART_TX/fsm/ser_en (UART_FSM)                 0.00       0.90 r
  U_UART/U0_UART_TX/ser/ser_en (serializer_DATA_WIDTH8)
                                                          0.00       0.90 r
  U_UART/U0_UART_TX/ser/U6/Y (INVX2M)                     0.12       1.02 f
  U_UART/U0_UART_TX/ser/U27/Y (NOR2X2M)                   0.11       1.13 r
  U_UART/U0_UART_TX/ser/U24/Y (OAI2BB2X1M)                0.15       1.28 r
  U_UART/U0_UART_TX/ser/counter_reg[2]/D (DFFRQX2M)       0.00       1.28 r
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/counter_reg[2]/CK (DFFRQX2M)      0.00    8681.50 r
  library setup time                                     -0.31    8681.19
  data required time                                              8681.19
  --------------------------------------------------------------------------
  data required time                                              8681.19
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.91


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.13       0.76 r
  U_ASYNC_FIFO/U1_FIFO_RD/U16/Y (NAND2X2M)                0.09       0.85 f
  U_ASYNC_FIFO/U1_FIFO_RD/U4/Y (NOR2X2M)                  0.14       1.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/U15/Y (NAND2X2M)                0.09       1.09 f
  U_ASYNC_FIFO/U1_FIFO_RD/U10/Y (XNOR2X2M)                0.16       1.24 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       1.24 r
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.32    8681.18
  data required time                                              8681.18
  --------------------------------------------------------------------------
  data required time                                              8681.18
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.94


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.13       0.76 r
  U_ASYNC_FIFO/U1_FIFO_RD/U16/Y (NAND2X2M)                0.09       0.85 f
  U_ASYNC_FIFO/U1_FIFO_RD/U4/Y (NOR2X2M)                  0.14       1.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/U18/Y (CLKXOR2X2M)              0.23       1.22 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.98


  Startpoint: U_UART/U0_UART_TX/fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/fsm/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U_UART/U0_UART_TX/fsm/U13/Y (INVX2M)                    0.09       0.50 f
  U_UART/U0_UART_TX/fsm/U10/Y (NOR3X2M)                   0.33       0.83 r
  U_UART/U0_UART_TX/fsm/U5/Y (INVX2M)                     0.13       0.96 f
  U_UART/U0_UART_TX/fsm/U4/Y (NAND2X2M)                   0.12       1.08 r
  U_UART/U0_UART_TX/fsm/U9/Y (NAND2BX2M)                  0.12       1.20 r
  U_UART/U0_UART_TX/fsm/busy_reg/D (DFFRQX2M)             0.00       1.20 r
  data arrival time                                                  1.20

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/fsm/busy_reg/CK (DFFRQX2M)            0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.01


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  U_ASYNC_FIFO/U1_FIFO_RD/U19/Y (CLKXOR2X2M)              0.36       1.17 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.03


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U7/Y (XNOR2X2M)                 0.17       0.63 f
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.13       0.76 r
  U_ASYNC_FIFO/U1_FIFO_RD/U3/Y (INVX2M)                   0.06       0.82 f
  U_ASYNC_FIFO/U1_FIFO_RD/empty (FIFO_RD_DATA_WIDTH8)     0.00       0.82 f
  U_ASYNC_FIFO/empty (ASYNC_FIFO_DATA_WIDTH8)             0.00       0.82 f
  U2/Y (INVX2M)                                           0.06       0.88 r
  U_UART/TX_IN_V (UART_DATA_WIDTH8)                       0.00       0.88 r
  U_UART/U0_UART_TX/DATA_VALID (UART_TX_DATA_WIDTH8)      0.00       0.88 r
  U_UART/U0_UART_TX/fsm/Data_Valid (UART_FSM)             0.00       0.88 r
  U_UART/U0_UART_TX/fsm/U17/Y (AOI22X1M)                  0.12       1.00 f
  U_UART/U0_UART_TX/fsm/U16/Y (NOR3X2M)                   0.15       1.14 r
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       1.14 r
  data arrival time                                                  1.14

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.32    8681.18
  data required time                                              8681.18
  --------------------------------------------------------------------------
  data required time                                              8681.18
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.04


  Startpoint: U_UART/U0_UART_TX/ser/counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/counter_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U_UART/U0_UART_TX/ser/counter_reg[1]/Q (DFFRQX2M)       0.48       0.48 f
  U_UART/U0_UART_TX/ser/U5/Y (AND3X2M)                    0.24       0.72 f
  U_UART/U0_UART_TX/ser/ser_done (serializer_DATA_WIDTH8)
                                                          0.00       0.72 f
  U_UART/U0_UART_TX/fsm/ser_done (UART_FSM)               0.00       0.72 f
  U_UART/U0_UART_TX/fsm/U14/Y (NOR4X1M)                   0.18       0.90 r
  U_UART/U0_UART_TX/fsm/ser_en (UART_FSM)                 0.00       0.90 r
  U_UART/U0_UART_TX/ser/ser_en (serializer_DATA_WIDTH8)
                                                          0.00       0.90 r
  U_UART/U0_UART_TX/ser/U6/Y (INVX2M)                     0.12       1.02 f
  U_UART/U0_UART_TX/ser/U27/Y (NOR2X2M)                   0.11       1.13 r
  U_UART/U0_UART_TX/ser/counter_reg[0]/D (DFFRQX2M)       0.00       1.13 r
  data arrival time                                                  1.13

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/counter_reg[0]/CK (DFFRQX2M)      0.00    8681.50 r
  library setup time                                     -0.31    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.07


  Startpoint: U_UART/U0_UART_TX/ser/counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/counter_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U_UART/U0_UART_TX/ser/counter_reg[1]/Q (DFFRQX2M)       0.48       0.48 f
  U_UART/U0_UART_TX/ser/U5/Y (AND3X2M)                    0.24       0.72 f
  U_UART/U0_UART_TX/ser/ser_done (serializer_DATA_WIDTH8)
                                                          0.00       0.72 f
  U_UART/U0_UART_TX/fsm/ser_done (UART_FSM)               0.00       0.72 f
  U_UART/U0_UART_TX/fsm/U14/Y (NOR4X1M)                   0.18       0.90 r
  U_UART/U0_UART_TX/fsm/ser_en (UART_FSM)                 0.00       0.90 r
  U_UART/U0_UART_TX/ser/ser_en (serializer_DATA_WIDTH8)
                                                          0.00       0.90 r
  U_UART/U0_UART_TX/ser/U6/Y (INVX2M)                     0.12       1.02 f
  U_UART/U0_UART_TX/ser/U28/Y (NOR2X2M)                   0.10       1.12 r
  U_UART/U0_UART_TX/ser/counter_reg[1]/D (DFFRQX2M)       0.00       1.12 r
  data arrival time                                                  1.12

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/ser/counter_reg[1]/CK (DFFRQX2M)      0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.08


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U8/Y (XNOR2X2M)                 0.14       0.61 r
  U_ASYNC_FIFO/U1_FIFO_RD/U6/Y (NAND4X2M)                 0.18       0.79 f
  U_ASYNC_FIFO/U1_FIFO_RD/U16/Y (NAND2X2M)                0.12       0.91 r
  U_ASYNC_FIFO/U1_FIFO_RD/U14/Y (XNOR2X2M)                0.16       1.08 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       1.08 r
  data arrival time                                                  1.08

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.32    8681.18
  data required time                                              8681.18
  --------------------------------------------------------------------------
  data required time                                              8681.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.11


  Startpoint: U_UART/U0_UART_TX/ser/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U_UART/U0_UART_TX/ser/counter_reg[0]/Q (DFFRQX2M)       0.41       0.41 r
  U_UART/U0_UART_TX/ser/U5/Y (AND3X2M)                    0.21       0.62 r
  U_UART/U0_UART_TX/ser/ser_done (serializer_DATA_WIDTH8)
                                                          0.00       0.62 r
  U_UART/U0_UART_TX/fsm/ser_done (UART_FSM)               0.00       0.62 r
  U_UART/U0_UART_TX/fsm/U8/Y (INVX2M)                     0.06       0.68 f
  U_UART/U0_UART_TX/fsm/U18/Y (NOR2BX2M)                  0.14       0.83 r
  U_UART/U0_UART_TX/fsm/U7/Y (OAI21X2M)                   0.09       0.91 f
  U_UART/U0_UART_TX/fsm/U6/Y (OAI21X2M)                   0.14       1.05 r
  U_UART/U0_UART_TX/fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.05 r
  data arrival time                                                  1.05

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.31    8681.19
  data required time                                              8681.19
  --------------------------------------------------------------------------
  data required time                                              8681.19
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.14


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.82       0.82 r
  U_ASYNC_FIFO/U1_FIFO_RD/U13/Y (XNOR2X2M)                0.19       1.01 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       1.01 r
  data arrival time                                                  1.01

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.32    8681.18
  data required time                                              8681.18
  --------------------------------------------------------------------------
  data required time                                              8681.18
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.17


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.62       0.62 f
  U_ASYNC_FIFO/U1_FIFO_RD/U20/Y (CLKXOR2X2M)              0.30       0.92 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.92 r
  data arrival time                                                  0.92

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


  Startpoint: U_UART/U0_UART_TX/fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U_UART/U0_UART_TX/fsm/U11/Y (NAND2BX2M)                 0.22       0.73 f
  U_UART/U0_UART_TX/fsm/U19/Y (NOR2X2M)                   0.11       0.84 r
  U_UART/U0_UART_TX/fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.84 r
  data arrival time                                                  0.84

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_UART/U0_UART_TX/fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.36


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.50 r
  library setup time                                     -0.31    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.80


  Startpoint: U_UART/U0_UART_TX/fsm/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/busy_reg/CK (DFFRQX2M)            0.00       0.00 r
  U_UART/U0_UART_TX/fsm/busy_reg/Q (DFFRQX2M)             0.39       0.39 r
  U_UART/U0_UART_TX/fsm/busy (UART_FSM)                   0.00       0.39 r
  U_UART/U0_UART_TX/Busy (UART_TX_DATA_WIDTH8)            0.00       0.39 r
  U_UART/TX_OUT_V (UART_DATA_WIDTH8)                      0.00       0.39 r
  U_PULSE_GEN/lvl_sig (PULSE_GEN)                         0.00       0.39 r
  U_PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)                   0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                  0.00    8681.50 r
  library setup time                                     -0.31    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.80


  Startpoint: U_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                  0.00       0.00 r
  U_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                   0.36       0.36 r
  U_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                  0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.84


  Startpoint: U_ASYNC_FIFO/sync_w2r/Q_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/Q_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/Q_reg[3]/Q (DFFRQX2M)             0.35       0.35 r
  U_ASYNC_FIFO/sync_w2r/out_reg[3]/D (DFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/sync_w2r/out_reg[3]/CK (DFFRQX2M)          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.86


  Startpoint: U_ASYNC_FIFO/sync_w2r/Q_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/Q_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/Q_reg[2]/Q (DFFRQX2M)             0.35       0.35 r
  U_ASYNC_FIFO/sync_w2r/out_reg[2]/D (DFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/sync_w2r/out_reg[2]/CK (DFFRQX2M)          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.86


  Startpoint: U_ASYNC_FIFO/sync_w2r/Q_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/Q_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/Q_reg[1]/Q (DFFRQX2M)             0.35       0.35 r
  U_ASYNC_FIFO/sync_w2r/out_reg[1]/D (DFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/sync_w2r/out_reg[1]/CK (DFFRQX2M)          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.86


  Startpoint: U_ASYNC_FIFO/sync_w2r/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/Q_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/Q_reg[0]/Q (DFFRQX2M)             0.35       0.35 r
  U_ASYNC_FIFO/sync_w2r/out_reg[0]/D (DFFRQX2M)           0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  U_ASYNC_FIFO/sync_w2r/out_reg[0]/CK (DFFRQX2M)          0.00    8681.50 r
  library setup time                                     -0.30    8681.20
  data required time                                              8681.20
  --------------------------------------------------------------------------
  data required time                                              8681.20
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.86


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U0_CLK_DIV/U18/Y (INVX2M)                               0.08       0.60 r
  U0_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U0_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U0_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U0_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U0_CLK_DIV/U15/Y (AO2B2X2M)                             0.33       1.57 f
  U0_CLK_DIV/U14/Y (NAND3X2M)                             0.13       1.70 r
  U0_CLK_DIV/U3/Y (NAND3X2M)                              0.25       1.95 f
  U0_CLK_DIV/U16/Y (NOR2BX2M)                             0.14       2.09 r
  U0_CLK_DIV/counter_reg[7]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/counter_reg[7]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U0_CLK_DIV/U18/Y (INVX2M)                               0.08       0.60 r
  U0_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U0_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U0_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U0_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U0_CLK_DIV/U15/Y (AO2B2X2M)                             0.33       1.57 f
  U0_CLK_DIV/U14/Y (NAND3X2M)                             0.13       1.70 r
  U0_CLK_DIV/U3/Y (NAND3X2M)                              0.25       1.95 f
  U0_CLK_DIV/U9/Y (NOR2BX2M)                              0.14       2.09 r
  U0_CLK_DIV/counter_reg[6]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/counter_reg[6]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U0_CLK_DIV/U18/Y (INVX2M)                               0.08       0.60 r
  U0_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U0_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U0_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U0_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U0_CLK_DIV/U15/Y (AO2B2X2M)                             0.33       1.57 f
  U0_CLK_DIV/U14/Y (NAND3X2M)                             0.13       1.70 r
  U0_CLK_DIV/U3/Y (NAND3X2M)                              0.25       1.95 f
  U0_CLK_DIV/U8/Y (NOR2BX2M)                              0.14       2.09 r
  U0_CLK_DIV/counter_reg[5]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/counter_reg[5]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U0_CLK_DIV/U18/Y (INVX2M)                               0.08       0.60 r
  U0_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U0_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U0_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U0_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U0_CLK_DIV/U15/Y (AO2B2X2M)                             0.33       1.57 f
  U0_CLK_DIV/U14/Y (NAND3X2M)                             0.13       1.70 r
  U0_CLK_DIV/U3/Y (NAND3X2M)                              0.25       1.95 f
  U0_CLK_DIV/U7/Y (NOR2BX2M)                              0.14       2.09 r
  U0_CLK_DIV/counter_reg[4]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/counter_reg[4]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U0_CLK_DIV/U18/Y (INVX2M)                               0.08       0.60 r
  U0_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U0_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U0_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U0_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U0_CLK_DIV/U15/Y (AO2B2X2M)                             0.33       1.57 f
  U0_CLK_DIV/U14/Y (NAND3X2M)                             0.13       1.70 r
  U0_CLK_DIV/U3/Y (NAND3X2M)                              0.25       1.95 f
  U0_CLK_DIV/U6/Y (NOR2BX2M)                              0.14       2.09 r
  U0_CLK_DIV/counter_reg[3]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/counter_reg[3]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U0_CLK_DIV/U18/Y (INVX2M)                               0.08       0.60 r
  U0_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U0_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U0_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U0_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U0_CLK_DIV/U15/Y (AO2B2X2M)                             0.33       1.57 f
  U0_CLK_DIV/U14/Y (NAND3X2M)                             0.13       1.70 r
  U0_CLK_DIV/U3/Y (NAND3X2M)                              0.25       1.95 f
  U0_CLK_DIV/U5/Y (NOR2BX2M)                              0.14       2.09 r
  U0_CLK_DIV/counter_reg[2]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/counter_reg[2]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U0_CLK_DIV/U18/Y (INVX2M)                               0.08       0.60 r
  U0_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U0_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U0_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U0_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U0_CLK_DIV/U15/Y (AO2B2X2M)                             0.33       1.57 f
  U0_CLK_DIV/U14/Y (NAND3X2M)                             0.13       1.70 r
  U0_CLK_DIV/U3/Y (NAND3X2M)                              0.25       1.95 f
  U0_CLK_DIV/U4/Y (NOR2BX2M)                              0.14       2.09 r
  U0_CLK_DIV/counter_reg[1]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/counter_reg[1]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U0_CLK_DIV/U18/Y (INVX2M)                               0.08       0.60 r
  U0_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U0_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U0_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U0_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U0_CLK_DIV/U15/Y (AO2B2X2M)                             0.33       1.57 f
  U0_CLK_DIV/U14/Y (NAND3X2M)                             0.13       1.70 r
  U0_CLK_DIV/U3/Y (NAND3X2M)                              0.25       1.95 f
  U0_CLK_DIV/U17/Y (NOR2BX2M)                             0.14       2.09 r
  U0_CLK_DIV/counter_reg[0]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U1_CLK_DIV/U24/Y (INVX2M)                               0.08       0.60 r
  U1_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U1_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U1_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U1_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U1_CLK_DIV/U21/Y (AO2B2X2M)                             0.33       1.57 f
  U1_CLK_DIV/U20/Y (NAND3X2M)                             0.13       1.70 r
  U1_CLK_DIV/U4/Y (NAND3X2M)                              0.25       1.95 f
  U1_CLK_DIV/U22/Y (NOR2BX2M)                             0.14       2.09 r
  U1_CLK_DIV/counter_reg[7]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/counter_reg[7]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U1_CLK_DIV/U24/Y (INVX2M)                               0.08       0.60 r
  U1_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U1_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U1_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U1_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U1_CLK_DIV/U21/Y (AO2B2X2M)                             0.33       1.57 f
  U1_CLK_DIV/U20/Y (NAND3X2M)                             0.13       1.70 r
  U1_CLK_DIV/U4/Y (NAND3X2M)                              0.25       1.95 f
  U1_CLK_DIV/U11/Y (NOR2BX2M)                             0.14       2.09 r
  U1_CLK_DIV/counter_reg[6]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/counter_reg[6]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U1_CLK_DIV/U24/Y (INVX2M)                               0.08       0.60 r
  U1_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U1_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U1_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U1_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U1_CLK_DIV/U21/Y (AO2B2X2M)                             0.33       1.57 f
  U1_CLK_DIV/U20/Y (NAND3X2M)                             0.13       1.70 r
  U1_CLK_DIV/U4/Y (NAND3X2M)                              0.25       1.95 f
  U1_CLK_DIV/U10/Y (NOR2BX2M)                             0.14       2.09 r
  U1_CLK_DIV/counter_reg[5]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/counter_reg[5]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U1_CLK_DIV/U24/Y (INVX2M)                               0.08       0.60 r
  U1_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U1_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U1_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U1_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U1_CLK_DIV/U21/Y (AO2B2X2M)                             0.33       1.57 f
  U1_CLK_DIV/U20/Y (NAND3X2M)                             0.13       1.70 r
  U1_CLK_DIV/U4/Y (NAND3X2M)                              0.25       1.95 f
  U1_CLK_DIV/U9/Y (NOR2BX2M)                              0.14       2.09 r
  U1_CLK_DIV/counter_reg[4]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/counter_reg[4]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U1_CLK_DIV/U24/Y (INVX2M)                               0.08       0.60 r
  U1_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U1_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U1_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U1_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U1_CLK_DIV/U21/Y (AO2B2X2M)                             0.33       1.57 f
  U1_CLK_DIV/U20/Y (NAND3X2M)                             0.13       1.70 r
  U1_CLK_DIV/U4/Y (NAND3X2M)                              0.25       1.95 f
  U1_CLK_DIV/U8/Y (NOR2BX2M)                              0.14       2.09 r
  U1_CLK_DIV/counter_reg[3]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/counter_reg[3]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U1_CLK_DIV/U24/Y (INVX2M)                               0.08       0.60 r
  U1_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U1_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U1_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U1_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U1_CLK_DIV/U21/Y (AO2B2X2M)                             0.33       1.57 f
  U1_CLK_DIV/U20/Y (NAND3X2M)                             0.13       1.70 r
  U1_CLK_DIV/U4/Y (NAND3X2M)                              0.25       1.95 f
  U1_CLK_DIV/U7/Y (NOR2BX2M)                              0.14       2.09 r
  U1_CLK_DIV/counter_reg[2]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/counter_reg[2]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U1_CLK_DIV/U24/Y (INVX2M)                               0.08       0.60 r
  U1_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U1_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U1_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U1_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U1_CLK_DIV/U21/Y (AO2B2X2M)                             0.33       1.57 f
  U1_CLK_DIV/U20/Y (NAND3X2M)                             0.13       1.70 r
  U1_CLK_DIV/U4/Y (NAND3X2M)                              0.25       1.95 f
  U1_CLK_DIV/U6/Y (NOR2BX2M)                              0.14       2.09 r
  U1_CLK_DIV/counter_reg[1]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/counter_reg[1]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U1_CLK_DIV/U24/Y (INVX2M)                               0.08       0.60 r
  U1_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U1_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U1_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U1_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U1_CLK_DIV/U21/Y (AO2B2X2M)                             0.33       1.57 f
  U1_CLK_DIV/U20/Y (NAND3X2M)                             0.13       1.70 r
  U1_CLK_DIV/U4/Y (NAND3X2M)                              0.25       1.95 f
  U1_CLK_DIV/U23/Y (NOR2BX2M)                             0.14       2.09 r
  U1_CLK_DIV/counter_reg[0]/D (DFFRQX2M)                  0.00       2.09 r
  data arrival time                                                  2.09

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U1_CLK_DIV/U24/Y (INVX2M)                               0.08       0.60 r
  U1_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U1_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U1_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U1_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U1_CLK_DIV/U21/Y (AO2B2X2M)                             0.33       1.57 f
  U1_CLK_DIV/U20/Y (NAND3X2M)                             0.13       1.70 r
  U1_CLK_DIV/U26/Y (NAND2X2M)                             0.08       1.78 f
  U1_CLK_DIV/U25/Y (CLKXOR2X2M)                           0.17       1.96 r
  U1_CLK_DIV/div_clk_reg/D (DFFRQX2M)                     0.00       1.96 r
  data arrival time                                                  1.96

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.85


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U0_CLK_DIV/U18/Y (INVX2M)                               0.08       0.60 r
  U0_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U0_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U0_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U0_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U0_CLK_DIV/U15/Y (AO2B2X2M)                             0.33       1.57 f
  U0_CLK_DIV/U14/Y (NAND3X2M)                             0.13       1.70 r
  U0_CLK_DIV/U20/Y (NAND2X2M)                             0.08       1.78 f
  U0_CLK_DIV/U19/Y (CLKXOR2X2M)                           0.17       1.96 r
  U0_CLK_DIV/div_clk_reg/D (DFFRQX2M)                     0.00       1.96 r
  data arrival time                                                  1.96

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.85


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U1_CLK_DIV/U24/Y (INVX2M)                               0.08       0.60 r
  U1_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U1_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U1_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U1_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U1_CLK_DIV/U21/Y (AO2B2X2M)                             0.33       1.57 f
  U1_CLK_DIV/U20/Y (NAND3X2M)                             0.13       1.70 r
  U1_CLK_DIV/U19/Y (XNOR2X2M)                             0.18       1.88 r
  U1_CLK_DIV/flag_reg/D (DFFRQX2M)                        0.00       1.88 r
  data arrival time                                                  1.88

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLK_DIV/flag_reg/CK (DFFRQX2M)                       0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  U0_CLK_DIV/U18/Y (INVX2M)                               0.08       0.60 r
  U0_CLK_DIV/U69/Y (CLKNAND2X2M)                          0.10       0.70 f
  U0_CLK_DIV/U70/Y (AOI22X1M)                             0.19       0.88 r
  U0_CLK_DIV/U71/Y (NOR3X1M)                              0.07       0.96 f
  U0_CLK_DIV/U77/Y (AND4X1M)                              0.29       1.25 f
  U0_CLK_DIV/U15/Y (AO2B2X2M)                             0.33       1.57 f
  U0_CLK_DIV/U14/Y (NAND3X2M)                             0.13       1.70 r
  U0_CLK_DIV/U13/Y (XNOR2X2M)                             0.18       1.88 r
  U0_CLK_DIV/flag_reg/D (DFFRQX2M)                        0.00       1.88 r
  data arrival time                                                  1.88

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLK_DIV/flag_reg/CK (DFFRQX2M)                       0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: RST_SYNC_2/sync_ff_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/sync_ff_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/sync_ff_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RST_SYNC_2/sync_ff_reg[0]/Q (DFFRQX2M)                  0.36       0.36 r
  RST_SYNC_2/sync_ff_reg[1]/D (DFFRQX2M)                  0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RST_SYNC_2/sync_ff_reg[1]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.45


1
