#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Sep 25 22:46:27 2019
# Process ID: 17401
# Current directory: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.runs/impl_1
# Command line: vivado -log fulladder.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fulladder.tcl -notrace
# Log file: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.runs/impl_1/fulladder.vdi
# Journal file: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source fulladder.tcl -notrace
Command: link_design -top fulladder -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc]
WARNING: [Vivado 12-584] No ports matched 'led3'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn0'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn1'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn2'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn3'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0a.xdc]
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0b.xdc]
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'net'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0b.xdc:34]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: port
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.srcs/constrs_1/imports/prac0/prac0b.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.789 ; gain = 0.000 ; free physical = 7503 ; free virtual = 20645
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 8 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1721.789 ; gain = 294.543 ; free physical = 7502 ; free virtual = 20645
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1753.805 ; gain = 32.016 ; free physical = 7499 ; free virtual = 20642

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bf43b93d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2180.367 ; gain = 426.562 ; free physical = 7172 ; free virtual = 20357

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bf43b93d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2259.367 ; gain = 0.004 ; free physical = 7127 ; free virtual = 20307
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bf43b93d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2259.367 ; gain = 0.004 ; free physical = 7127 ; free virtual = 20307
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bf43b93d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2259.367 ; gain = 0.004 ; free physical = 7127 ; free virtual = 20307
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bf43b93d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2259.367 ; gain = 0.004 ; free physical = 7127 ; free virtual = 20307
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bf43b93d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2259.367 ; gain = 0.004 ; free physical = 7127 ; free virtual = 20308
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bf43b93d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2259.367 ; gain = 0.004 ; free physical = 7127 ; free virtual = 20308
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.367 ; gain = 0.000 ; free physical = 7127 ; free virtual = 20308
Ending Logic Optimization Task | Checksum: bf43b93d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2259.367 ; gain = 0.004 ; free physical = 7127 ; free virtual = 20308

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bf43b93d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2259.367 ; gain = 0.000 ; free physical = 7126 ; free virtual = 20307

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bf43b93d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.367 ; gain = 0.000 ; free physical = 7126 ; free virtual = 20307

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.367 ; gain = 0.000 ; free physical = 7126 ; free virtual = 20307
Ending Netlist Obfuscation Task | Checksum: bf43b93d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.367 ; gain = 0.000 ; free physical = 7126 ; free virtual = 20307
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 8 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2259.367 ; gain = 537.578 ; free physical = 7126 ; free virtual = 20307
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.367 ; gain = 0.000 ; free physical = 7126 ; free virtual = 20307
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.383 ; gain = 0.000 ; free physical = 7123 ; free virtual = 20306
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2291.383 ; gain = 0.004 ; free physical = 7121 ; free virtual = 20305
INFO: [Common 17-1381] The checkpoint '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.runs/impl_1/fulladder_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fulladder_drc_opted.rpt -pb fulladder_drc_opted.pb -rpx fulladder_drc_opted.rpx
Command: report_drc -file fulladder_drc_opted.rpt -pb fulladder_drc_opted.pb -rpx fulladder_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/disk/scratch/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.runs/impl_1/fulladder_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.387 ; gain = 0.000 ; free physical = 7089 ; free virtual = 20262
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8abf94e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2299.387 ; gain = 0.000 ; free physical = 7089 ; free virtual = 20262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.387 ; gain = 0.000 ; free physical = 7089 ; free virtual = 20262

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a56b2a2f

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2311.383 ; gain = 11.996 ; free physical = 7076 ; free virtual = 20251

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 156910a52

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2311.383 ; gain = 11.996 ; free physical = 7075 ; free virtual = 20251

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 156910a52

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2311.383 ; gain = 11.996 ; free physical = 7075 ; free virtual = 20251
Phase 1 Placer Initialization | Checksum: 156910a52

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2311.383 ; gain = 11.996 ; free physical = 7075 ; free virtual = 20251

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 156910a52

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2311.383 ; gain = 11.996 ; free physical = 7073 ; free virtual = 20249
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 19184c6d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2312.379 ; gain = 12.992 ; free physical = 7059 ; free virtual = 20240

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19184c6d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2312.379 ; gain = 12.992 ; free physical = 7059 ; free virtual = 20240

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 161f869d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2312.379 ; gain = 12.992 ; free physical = 7059 ; free virtual = 20240

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 110985814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2312.379 ; gain = 12.992 ; free physical = 7058 ; free virtual = 20240

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 110985814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2312.379 ; gain = 12.992 ; free physical = 7058 ; free virtual = 20240

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1aff65f21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2317.500 ; gain = 18.113 ; free physical = 7055 ; free virtual = 20237

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1aff65f21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2317.500 ; gain = 18.113 ; free physical = 7055 ; free virtual = 20237

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1aff65f21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2317.500 ; gain = 18.113 ; free physical = 7055 ; free virtual = 20237
Phase 3 Detail Placement | Checksum: 1aff65f21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2317.500 ; gain = 18.113 ; free physical = 7055 ; free virtual = 20237

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1aff65f21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2317.500 ; gain = 18.113 ; free physical = 7055 ; free virtual = 20237

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aff65f21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2317.500 ; gain = 18.113 ; free physical = 7055 ; free virtual = 20237

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1aff65f21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2317.500 ; gain = 18.113 ; free physical = 7055 ; free virtual = 20237

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.500 ; gain = 0.000 ; free physical = 7055 ; free virtual = 20237
Phase 4.4 Final Placement Cleanup | Checksum: 1e605f723

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2317.500 ; gain = 18.113 ; free physical = 7055 ; free virtual = 20237
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e605f723

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2317.500 ; gain = 18.113 ; free physical = 7055 ; free virtual = 20237
Ending Placer Task | Checksum: 1723a9659

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2317.500 ; gain = 18.113 ; free physical = 7065 ; free virtual = 20247
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2317.500 ; gain = 0.000 ; free physical = 7066 ; free virtual = 20248
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.504 ; gain = 0.000 ; free physical = 7063 ; free virtual = 20248
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2325.504 ; gain = 0.004 ; free physical = 7063 ; free virtual = 20248
INFO: [Common 17-1381] The checkpoint '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.runs/impl_1/fulladder_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fulladder_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2325.508 ; gain = 0.000 ; free physical = 7049 ; free virtual = 20232
INFO: [runtcl-4] Executing : report_utilization -file fulladder_utilization_placed.rpt -pb fulladder_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fulladder_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2325.508 ; gain = 0.000 ; free physical = 7059 ; free virtual = 20242
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c9b906a9 ConstDB: 0 ShapeSum: a8818fb0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 413a7798

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2458.176 ; gain = 132.668 ; free physical = 6884 ; free virtual = 20083
Post Restoration Checksum: NetGraph: 3a4a46b4 NumContArr: 6f030e4 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 413a7798

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.176 ; gain = 140.668 ; free physical = 6868 ; free virtual = 20068

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 413a7798

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.176 ; gain = 140.668 ; free physical = 6868 ; free virtual = 20068
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 148311d98

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2483.230 ; gain = 157.723 ; free physical = 6859 ; free virtual = 20059

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1bb40caea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6862 ; free virtual = 20062

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1bb40caea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6862 ; free virtual = 20062
Phase 4 Rip-up And Reroute | Checksum: 1bb40caea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6862 ; free virtual = 20062

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1bb40caea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6862 ; free virtual = 20062

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1bb40caea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6862 ; free virtual = 20062
Phase 6 Post Hold Fix | Checksum: 1bb40caea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6862 ; free virtual = 20062

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00548825 %
  Global Horizontal Routing Utilization  = 0.00109872 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1bb40caea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6862 ; free virtual = 20062

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bb40caea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6862 ; free virtual = 20061

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bd3af307

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6862 ; free virtual = 20061
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6881 ; free virtual = 20080

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2486.242 ; gain = 160.734 ; free physical = 6881 ; free virtual = 20080
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.242 ; gain = 0.000 ; free physical = 6881 ; free virtual = 20080
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.242 ; gain = 0.000 ; free physical = 6877 ; free virtual = 20079
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2486.242 ; gain = 0.000 ; free physical = 6878 ; free virtual = 20080
INFO: [Common 17-1381] The checkpoint '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.runs/impl_1/fulladder_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fulladder_drc_routed.rpt -pb fulladder_drc_routed.pb -rpx fulladder_drc_routed.rpx
Command: report_drc -file fulladder_drc_routed.rpt -pb fulladder_drc_routed.pb -rpx fulladder_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.runs/impl_1/fulladder_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fulladder_methodology_drc_routed.rpt -pb fulladder_methodology_drc_routed.pb -rpx fulladder_methodology_drc_routed.rpx
Command: report_methodology -file fulladder_methodology_drc_routed.rpt -pb fulladder_methodology_drc_routed.pb -rpx fulladder_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac0/project_0/project_0.runs/impl_1/fulladder_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fulladder_power_routed.rpt -pb fulladder_power_summary_routed.pb -rpx fulladder_power_routed.rpx
Command: report_power -file fulladder_power_routed.rpt -pb fulladder_power_summary_routed.pb -rpx fulladder_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 10 Warnings, 9 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fulladder_route_status.rpt -pb fulladder_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fulladder_timing_summary_routed.rpt -pb fulladder_timing_summary_routed.pb -rpx fulladder_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fulladder_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fulladder_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fulladder_bus_skew_routed.rpt -pb fulladder_bus_skew_routed.pb -rpx fulladder_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force fulladder.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 1 out of 7 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: clock.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 1 out of 7 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: clock.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 12 Warnings, 9 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2555.293 ; gain = 13.023 ; free physical = 6857 ; free virtual = 20054
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 22:47:23 2019...
