INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.4 - Xilinx CORE Generator IP GUI Launcher P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <DREB_v2_ila> already exists in the output
   directory. Output products for this core may be overwritten.
Configuring files for DREB_v2_ila root...
Gathering HDL files for DREB_v2_ila root...
Creating XST project for DREB_v2_ila...
Creating XST script file for DREB_v2_ila...
Creating XST instantiation file for DREB_v2_ila...
Running XST for DREB_v2_ila...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for DREB_v2_ila...
Skipping Verilog instantiation template for DREB_v2_ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'DREB_v2_ila'...
Generating metadata file...
Generating ISE project...
XCO file found: DREB_v2_ila.xco
XMDF file found: DREB_v2_ila_xmdf.tcl
Adding
/home/srusso/Xilinx_prj/LSST_prj/DREB_prj/REB_v3_test_xadc/REB_v3/src/chipscope/
tmp/_cg/DREB_v2_ila.asy -view all -origin_type imported
Adding
/home/srusso/Xilinx_prj/LSST_prj/DREB_prj/REB_v3_test_xadc/REB_v3/src/chipscope/
tmp/_cg/DREB_v2_ila.ngc -view all -origin_type created
Checking file
"/home/srusso/Xilinx_prj/LSST_prj/DREB_prj/REB_v3_test_xadc/REB_v3/src/chipscope
/tmp/_cg/DREB_v2_ila.ngc" for project device match ...
File
"/home/srusso/Xilinx_prj/LSST_prj/DREB_prj/REB_v3_test_xadc/REB_v3/src/chipscope
/tmp/_cg/DREB_v2_ila.ngc" device information matches project device.
Adding
/home/srusso/Xilinx_prj/LSST_prj/DREB_prj/REB_v3_test_xadc/REB_v3/src/chipscope/
tmp/_cg/DREB_v2_ila.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/srusso/Xilinx_prj/LSST_prj/DREB_prj/REB_v3_test_xadc/REB_v3/src/chipsc
   ope/tmp/_cg/DREB_v2_ila.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/srusso/Xilinx_prj/LSST_prj/DREB_prj/REB_v3_test_xadc/REB_v3/src/chipscope/
tmp/_cg/DREB_v2_ila.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/DREB_v2_ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'DREB_v2_ila'.
