# computer_organization_P5
---
# Write on the front
---
This is a project on CPU microprocessor design, using verilog in the language of `verilog`, based on the testing and verification of several `simulation platforms`.

## Introduction to the file
---
A serious of files named `bijiao_` and `bijiaoqi_` contains detailed design information for several directives. The list of these instruction sets is as follows:


## References for architectures
---

## Design of core modules
---

## Construction of basic units
---

# Build the feeling of the CPU
---
