// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "11/01/2022 10:45:18"

// 
// Device: Altera 10M08DAF484C8G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module all_blocks (
	clk,
	start,
	rom_nram,
	address,
	out_data);
input 	clk;
input 	start;
input 	rom_nram;
input 	[4:0] address;
output 	[7:0] out_data;

// Design Ports Information
// out_data[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[1]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[2]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[3]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[4]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[5]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[6]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[7]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_nram	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \out_data[0]~output_o ;
wire \out_data[1]~output_o ;
wire \out_data[2]~output_o ;
wire \out_data[3]~output_o ;
wire \out_data[4]~output_o ;
wire \out_data[5]~output_o ;
wire \out_data[6]~output_o ;
wire \out_data[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \start~input_o ;
wire \Selector10~0_combout ;
wire \Selector11~2_combout ;
wire \next_state.write_st~0_combout ;
wire \next_state.write_st~q ;
wire \current_state.write_st~q ;
wire \Selector10~1_combout ;
wire \next_state.delay_st~q ;
wire \current_state.delay_st~q ;
wire \delay_counter~0_combout ;
wire \delay_counter[0]~1_combout ;
wire \delay_counter~2_combout ;
wire \Selector11~1_combout ;
wire \next_state.calm_st~0_combout ;
wire \next_state.calm_st~1_combout ;
wire \next_state.calm_st~q ;
wire \current_state.calm_st~q ;
wire \Selector8~0_combout ;
wire \read_write_counter[0]~0_combout ;
wire \Add1~0_combout ;
wire \Selector6~2_combout ;
wire \Selector9~0_combout ;
wire \next_state.read_st~q ;
wire \current_state.read_st~q ;
wire \Selector0~0_combout ;
wire \Selector14~0_combout ;
wire \Selector7~0_combout ;
wire \Selector13~0_combout ;
wire \Selector14~1_combout ;
wire \rom_nram~input_o ;
wire \Selector13~1_combout ;
wire \Selector13~2_combout ;
wire \Selector0~1_combout ;
wire \do_shift~q ;
wire \wire_hz_in_buffer|out_data[0]~0_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ;
wire \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 ;
wire \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \Decoder1~1_combout ;
wire \address_counter[0]~5_combout ;
wire \address[0]~input_o ;
wire \Selector11~0_combout ;
wire \address_counter[4]~11_combout ;
wire \address_counter[4]~12_combout ;
wire \address_counter[0]~6 ;
wire \address_counter[1]~7_combout ;
wire \address[1]~input_o ;
wire \address_counter[1]~8 ;
wire \address_counter[2]~9_combout ;
wire \address[2]~input_o ;
wire \address_counter[2]~10 ;
wire \address_counter[3]~13_combout ;
wire \address[3]~input_o ;
wire \address_counter[3]~14 ;
wire \address_counter[4]~15_combout ;
wire \address[4]~input_o ;
wire \Decoder1~0_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a7 ;
wire \wire_hz_out_rom|out_data[7]~8_combout ;
wire \RAM_1|memory~442_combout ;
wire \RAM_1|memory~443_combout ;
wire \RAM_1|memory~191_q ;
wire \RAM_1|memory~446_combout ;
wire \RAM_1|memory~447_combout ;
wire \RAM_1|memory~255_q ;
wire \RAM_1|memory~223feeder_combout ;
wire \RAM_1|memory~440_combout ;
wire \RAM_1|memory~441_combout ;
wire \RAM_1|memory~223_q ;
wire \RAM_1|memory~444_combout ;
wire \RAM_1|memory~445_combout ;
wire \RAM_1|memory~159_q ;
wire \RAM_1|memory~403_combout ;
wire \RAM_1|memory~404_combout ;
wire \RAM_1|memory~430_combout ;
wire \RAM_1|memory~431_combout ;
wire \RAM_1|memory~239_q ;
wire \RAM_1|memory~426_combout ;
wire \RAM_1|memory~427_combout ;
wire \RAM_1|memory~175_q ;
wire \RAM_1|memory~424_combout ;
wire \RAM_1|memory~425_combout ;
wire \RAM_1|memory~207_q ;
wire \RAM_1|memory~428_combout ;
wire \RAM_1|memory~429_combout ;
wire \RAM_1|memory~143_q ;
wire \RAM_1|memory~396_combout ;
wire \RAM_1|memory~397_combout ;
wire \RAM_1|memory~215feeder_combout ;
wire \RAM_1|memory~418_combout ;
wire \RAM_1|memory~419_combout ;
wire \RAM_1|memory~215_q ;
wire \RAM_1|memory~422_combout ;
wire \RAM_1|memory~423_combout ;
wire \RAM_1|memory~247_q ;
wire \RAM_1|memory~183feeder_combout ;
wire \RAM_1|memory~416_combout ;
wire \RAM_1|memory~417_combout ;
wire \RAM_1|memory~183_q ;
wire \RAM_1|memory~420_combout ;
wire \RAM_1|memory~421_combout ;
wire \RAM_1|memory~151_q ;
wire \RAM_1|memory~398_combout ;
wire \RAM_1|memory~399_combout ;
wire \RAM_1|memory~434_combout ;
wire \RAM_1|memory~435_combout ;
wire \RAM_1|memory~199_q ;
wire \RAM_1|memory~438_combout ;
wire \RAM_1|memory~439_combout ;
wire \RAM_1|memory~231_q ;
wire \RAM_1|memory~432_combout ;
wire \RAM_1|memory~433_combout ;
wire \RAM_1|memory~167_q ;
wire \RAM_1|memory~436_combout ;
wire \RAM_1|memory~437_combout ;
wire \RAM_1|memory~135_q ;
wire \RAM_1|memory~400_combout ;
wire \RAM_1|memory~401_combout ;
wire \RAM_1|memory~402_combout ;
wire \RAM_1|memory~405_combout ;
wire \RAM_1|memory~111feeder_combout ;
wire \RAM_1|memory~460_combout ;
wire \RAM_1|memory~111_q ;
wire \RAM_1|memory~462_combout ;
wire \RAM_1|memory~103_q ;
wire \RAM_1|memory~413_combout ;
wire \RAM_1|memory~127feeder_combout ;
wire \RAM_1|memory~463_combout ;
wire \RAM_1|memory~127_q ;
wire \RAM_1|memory~461_combout ;
wire \RAM_1|memory~119_q ;
wire \RAM_1|memory~414_combout ;
wire \RAM_1|memory~455_combout ;
wire \RAM_1|memory~63_q ;
wire \RAM_1|memory~453_combout ;
wire \RAM_1|memory~55_q ;
wire \RAM_1|memory~47feeder_combout ;
wire \RAM_1|memory~452_combout ;
wire \RAM_1|memory~47_q ;
wire \RAM_1|memory~454_combout ;
wire \RAM_1|memory~39_q ;
wire \RAM_1|memory~406_combout ;
wire \RAM_1|memory~407_combout ;
wire \RAM_1|memory~449_combout ;
wire \RAM_1|memory~79_q ;
wire \RAM_1|memory~451_combout ;
wire \RAM_1|memory~95_q ;
wire \RAM_1|memory~448_combout ;
wire \RAM_1|memory~87_q ;
wire \RAM_1|memory~450_combout ;
wire \RAM_1|memory~71_q ;
wire \RAM_1|memory~408_combout ;
wire \RAM_1|memory~409_combout ;
wire \RAM_1|memory~457_combout ;
wire \RAM_1|memory~15_q ;
wire \RAM_1|memory~459_combout ;
wire \RAM_1|memory~31_q ;
wire \RAM_1|memory~456_combout ;
wire \RAM_1|memory~23_q ;
wire \RAM_1|memory~458_combout ;
wire \RAM_1|memory~7_q ;
wire \RAM_1|memory~410_combout ;
wire \RAM_1|memory~411_combout ;
wire \RAM_1|memory~412_combout ;
wire \RAM_1|memory~415_combout ;
wire \wire_hz_out_ram|out_data[7]~7_combout ;
wire \wire_hz_in_buffer|out_data[7]~7_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a6 ;
wire \wire_hz_out_rom|out_data[6]~7_combout ;
wire \RAM_1|memory~222feeder_combout ;
wire \RAM_1|memory~222_q ;
wire \RAM_1|memory~254_q ;
wire \RAM_1|memory~190feeder_combout ;
wire \RAM_1|memory~190_q ;
wire \RAM_1|memory~158_q ;
wire \RAM_1|memory~383_combout ;
wire \RAM_1|memory~384_combout ;
wire \RAM_1|memory~246feeder_combout ;
wire \RAM_1|memory~246_q ;
wire \RAM_1|memory~182_q ;
wire \RAM_1|memory~214feeder_combout ;
wire \RAM_1|memory~214_q ;
wire \RAM_1|memory~150_q ;
wire \RAM_1|memory~376_combout ;
wire \RAM_1|memory~377_combout ;
wire \RAM_1|memory~166_q ;
wire \RAM_1|memory~230_q ;
wire \RAM_1|memory~198feeder_combout ;
wire \RAM_1|memory~198_q ;
wire \RAM_1|memory~134_q ;
wire \RAM_1|memory~380_combout ;
wire \RAM_1|memory~381_combout ;
wire \RAM_1|memory~206_q ;
wire \RAM_1|memory~238_q ;
wire \RAM_1|memory~174_q ;
wire \RAM_1|memory~142_q ;
wire \RAM_1|memory~378_combout ;
wire \RAM_1|memory~379_combout ;
wire \RAM_1|memory~382_combout ;
wire \RAM_1|memory~385_combout ;
wire \RAM_1|memory~78_q ;
wire \RAM_1|memory~70_q ;
wire \RAM_1|memory~386_combout ;
wire \RAM_1|memory~94_q ;
wire \RAM_1|memory~86_q ;
wire \RAM_1|memory~387_combout ;
wire \RAM_1|memory~126_q ;
wire \RAM_1|memory~110_q ;
wire \RAM_1|memory~118feeder_combout ;
wire \RAM_1|memory~118_q ;
wire \RAM_1|memory~102_q ;
wire \RAM_1|memory~393_combout ;
wire \RAM_1|memory~394_combout ;
wire \RAM_1|memory~22_q ;
wire \RAM_1|memory~30_q ;
wire \RAM_1|memory~14_q ;
wire \RAM_1|memory~6_q ;
wire \RAM_1|memory~390_combout ;
wire \RAM_1|memory~391_combout ;
wire \RAM_1|memory~46feeder_combout ;
wire \RAM_1|memory~46_q ;
wire \RAM_1|memory~62_q ;
wire \RAM_1|memory~54_q ;
wire \RAM_1|memory~38_q ;
wire \RAM_1|memory~388_combout ;
wire \RAM_1|memory~389_combout ;
wire \RAM_1|memory~392_combout ;
wire \RAM_1|memory~395_combout ;
wire \wire_hz_out_ram|out_data[6]~6_combout ;
wire \wire_hz_in_buffer|out_data[6]~6_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a5 ;
wire \wire_hz_out_rom|out_data[5]~6_combout ;
wire \RAM_1|memory~61feeder_combout ;
wire \RAM_1|memory~61_q ;
wire \RAM_1|memory~53_q ;
wire \RAM_1|memory~45feeder_combout ;
wire \RAM_1|memory~45_q ;
wire \RAM_1|memory~37_q ;
wire \RAM_1|memory~366_combout ;
wire \RAM_1|memory~367_combout ;
wire \RAM_1|memory~77_q ;
wire \RAM_1|memory~93_q ;
wire \RAM_1|memory~85feeder_combout ;
wire \RAM_1|memory~85_q ;
wire \RAM_1|memory~69_q ;
wire \RAM_1|memory~368_combout ;
wire \RAM_1|memory~369_combout ;
wire \RAM_1|memory~13feeder_combout ;
wire \RAM_1|memory~13_q ;
wire \RAM_1|memory~29_q ;
wire \RAM_1|memory~21_q ;
wire \RAM_1|memory~5_q ;
wire \RAM_1|memory~370_combout ;
wire \RAM_1|memory~371_combout ;
wire \RAM_1|memory~372_combout ;
wire \RAM_1|memory~125feeder_combout ;
wire \RAM_1|memory~125_q ;
wire \RAM_1|memory~117_q ;
wire \RAM_1|memory~109feeder_combout ;
wire \RAM_1|memory~109_q ;
wire \RAM_1|memory~101_q ;
wire \RAM_1|memory~373_combout ;
wire \RAM_1|memory~374_combout ;
wire \RAM_1|memory~375_combout ;
wire \RAM_1|memory~189_q ;
wire \RAM_1|memory~253_q ;
wire \RAM_1|memory~221feeder_combout ;
wire \RAM_1|memory~221_q ;
wire \RAM_1|memory~157_q ;
wire \RAM_1|memory~363_combout ;
wire \RAM_1|memory~364_combout ;
wire \RAM_1|memory~205feeder_combout ;
wire \RAM_1|memory~205_q ;
wire \RAM_1|memory~141_q ;
wire \RAM_1|memory~356_combout ;
wire \RAM_1|memory~237_q ;
wire \RAM_1|memory~173feeder_combout ;
wire \RAM_1|memory~173_q ;
wire \RAM_1|memory~357_combout ;
wire \RAM_1|memory~197_q ;
wire \RAM_1|memory~229_q ;
wire \RAM_1|memory~165feeder_combout ;
wire \RAM_1|memory~165_q ;
wire \RAM_1|memory~133_q ;
wire \RAM_1|memory~360_combout ;
wire \RAM_1|memory~361_combout ;
wire \RAM_1|memory~181_q ;
wire \RAM_1|memory~149_q ;
wire \RAM_1|memory~358_combout ;
wire \RAM_1|memory~245_q ;
wire \RAM_1|memory~213feeder_combout ;
wire \RAM_1|memory~213_q ;
wire \RAM_1|memory~359_combout ;
wire \RAM_1|memory~362_combout ;
wire \RAM_1|memory~365_combout ;
wire \wire_hz_out_ram|out_data[5]~5_combout ;
wire \wire_hz_in_buffer|out_data[5]~5_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a4 ;
wire \wire_hz_out_buffer|out_data[4]~14_combout ;
wire \RAM_1|memory~92feeder_combout ;
wire \RAM_1|memory~92_q ;
wire \RAM_1|memory~84_q ;
wire \RAM_1|memory~76feeder_combout ;
wire \RAM_1|memory~76_q ;
wire \RAM_1|memory~68_q ;
wire \RAM_1|memory~346_combout ;
wire \RAM_1|memory~347_combout ;
wire \RAM_1|memory~124_q ;
wire \RAM_1|memory~108_q ;
wire \RAM_1|memory~116feeder_combout ;
wire \RAM_1|memory~116_q ;
wire \RAM_1|memory~100_q ;
wire \RAM_1|memory~353_combout ;
wire \RAM_1|memory~354_combout ;
wire \RAM_1|memory~44feeder_combout ;
wire \RAM_1|memory~44_q ;
wire \RAM_1|memory~60_q ;
wire \RAM_1|memory~52feeder_combout ;
wire \RAM_1|memory~52_q ;
wire \RAM_1|memory~36_q ;
wire \RAM_1|memory~348_combout ;
wire \RAM_1|memory~349_combout ;
wire \RAM_1|memory~20_q ;
wire \RAM_1|memory~28_q ;
wire \RAM_1|memory~12_q ;
wire \RAM_1|memory~4_q ;
wire \RAM_1|memory~350_combout ;
wire \RAM_1|memory~351_combout ;
wire \RAM_1|memory~352_combout ;
wire \RAM_1|memory~355_combout ;
wire \RAM_1|memory~220feeder_combout ;
wire \RAM_1|memory~220_q ;
wire \RAM_1|memory~252_q ;
wire \RAM_1|memory~188feeder_combout ;
wire \RAM_1|memory~188_q ;
wire \RAM_1|memory~156_q ;
wire \RAM_1|memory~343_combout ;
wire \RAM_1|memory~344_combout ;
wire \RAM_1|memory~244feeder_combout ;
wire \RAM_1|memory~244_q ;
wire \RAM_1|memory~180_q ;
wire \RAM_1|memory~212_q ;
wire \RAM_1|memory~148_q ;
wire \RAM_1|memory~336_combout ;
wire \RAM_1|memory~337_combout ;
wire \RAM_1|memory~164_q ;
wire \RAM_1|memory~228_q ;
wire \RAM_1|memory~196feeder_combout ;
wire \RAM_1|memory~196_q ;
wire \RAM_1|memory~132_q ;
wire \RAM_1|memory~340_combout ;
wire \RAM_1|memory~341_combout ;
wire \RAM_1|memory~204feeder_combout ;
wire \RAM_1|memory~204_q ;
wire \RAM_1|memory~236_q ;
wire \RAM_1|memory~172feeder_combout ;
wire \RAM_1|memory~172_q ;
wire \RAM_1|memory~140_q ;
wire \RAM_1|memory~338_combout ;
wire \RAM_1|memory~339_combout ;
wire \RAM_1|memory~342_combout ;
wire \RAM_1|memory~345_combout ;
wire \wire_hz_out_ram|out_data[4]~4_combout ;
wire \wire_hz_out_buffer|out_data[4]~15_combout ;
wire \wire_hz_in_buffer|out_data[4]~4_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a3 ;
wire \wire_hz_out_buffer|out_data[3]~12_combout ;
wire \RAM_1|memory~187_q ;
wire \RAM_1|memory~251_q ;
wire \RAM_1|memory~219_q ;
wire \RAM_1|memory~155_q ;
wire \RAM_1|memory~323_combout ;
wire \RAM_1|memory~324_combout ;
wire \RAM_1|memory~235feeder_combout ;
wire \RAM_1|memory~235_q ;
wire \RAM_1|memory~171_q ;
wire \RAM_1|memory~203_q ;
wire \RAM_1|memory~139_q ;
wire \RAM_1|memory~316_combout ;
wire \RAM_1|memory~317_combout ;
wire \RAM_1|memory~195_q ;
wire \RAM_1|memory~227_q ;
wire \RAM_1|memory~163_q ;
wire \RAM_1|memory~131_q ;
wire \RAM_1|memory~320_combout ;
wire \RAM_1|memory~321_combout ;
wire \RAM_1|memory~211feeder_combout ;
wire \RAM_1|memory~211_q ;
wire \RAM_1|memory~243_q ;
wire \RAM_1|memory~179feeder_combout ;
wire \RAM_1|memory~179_q ;
wire \RAM_1|memory~147_q ;
wire \RAM_1|memory~318_combout ;
wire \RAM_1|memory~319_combout ;
wire \RAM_1|memory~322_combout ;
wire \RAM_1|memory~325_combout ;
wire \RAM_1|memory~59_q ;
wire \RAM_1|memory~51_q ;
wire \RAM_1|memory~43_q ;
wire \RAM_1|memory~35_q ;
wire \RAM_1|memory~326_combout ;
wire \RAM_1|memory~327_combout ;
wire \RAM_1|memory~123feeder_combout ;
wire \RAM_1|memory~123_q ;
wire \RAM_1|memory~115_q ;
wire \RAM_1|memory~107feeder_combout ;
wire \RAM_1|memory~107_q ;
wire \RAM_1|memory~99_q ;
wire \RAM_1|memory~333_combout ;
wire \RAM_1|memory~334_combout ;
wire \RAM_1|memory~75feeder_combout ;
wire \RAM_1|memory~75_q ;
wire \RAM_1|memory~91_q ;
wire \RAM_1|memory~83_q ;
wire \RAM_1|memory~67_q ;
wire \RAM_1|memory~328_combout ;
wire \RAM_1|memory~329_combout ;
wire \RAM_1|memory~11feeder_combout ;
wire \RAM_1|memory~11_q ;
wire \RAM_1|memory~27_q ;
wire \RAM_1|memory~19_q ;
wire \RAM_1|memory~3_q ;
wire \RAM_1|memory~330_combout ;
wire \RAM_1|memory~331_combout ;
wire \RAM_1|memory~332_combout ;
wire \RAM_1|memory~335_combout ;
wire \wire_hz_out_ram|out_data[3]~3_combout ;
wire \wire_hz_out_buffer|out_data[3]~13_combout ;
wire \wire_hz_in_buffer|out_data[3]~3_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a2 ;
wire \wire_hz_out_buffer|out_data[2]~10_combout ;
wire \RAM_1|memory~90_q ;
wire \RAM_1|memory~82_q ;
wire \RAM_1|memory~74_q ;
wire \RAM_1|memory~66_q ;
wire \RAM_1|memory~306_combout ;
wire \RAM_1|memory~307_combout ;
wire \RAM_1|memory~18feeder_combout ;
wire \RAM_1|memory~18_q ;
wire \RAM_1|memory~26_q ;
wire \RAM_1|memory~10feeder_combout ;
wire \RAM_1|memory~10_q ;
wire \RAM_1|memory~2_q ;
wire \RAM_1|memory~310_combout ;
wire \RAM_1|memory~311_combout ;
wire \RAM_1|memory~42feeder_combout ;
wire \RAM_1|memory~42_q ;
wire \RAM_1|memory~58_q ;
wire \RAM_1|memory~50_q ;
wire \RAM_1|memory~34_q ;
wire \RAM_1|memory~308_combout ;
wire \RAM_1|memory~309_combout ;
wire \RAM_1|memory~312_combout ;
wire \RAM_1|memory~122_q ;
wire \RAM_1|memory~106_q ;
wire \RAM_1|memory~114_q ;
wire \RAM_1|memory~98_q ;
wire \RAM_1|memory~313_combout ;
wire \RAM_1|memory~314_combout ;
wire \RAM_1|memory~315_combout ;
wire \RAM_1|memory~218feeder_combout ;
wire \RAM_1|memory~218_q ;
wire \RAM_1|memory~250_q ;
wire \RAM_1|memory~186_q ;
wire \RAM_1|memory~154_q ;
wire \RAM_1|memory~303_combout ;
wire \RAM_1|memory~304_combout ;
wire \RAM_1|memory~242_q ;
wire \RAM_1|memory~178_q ;
wire \RAM_1|memory~210feeder_combout ;
wire \RAM_1|memory~210_q ;
wire \RAM_1|memory~146_q ;
wire \RAM_1|memory~296_combout ;
wire \RAM_1|memory~297_combout ;
wire \RAM_1|memory~162_q ;
wire \RAM_1|memory~226_q ;
wire \RAM_1|memory~194_q ;
wire \RAM_1|memory~130_q ;
wire \RAM_1|memory~300_combout ;
wire \RAM_1|memory~301_combout ;
wire \RAM_1|memory~202feeder_combout ;
wire \RAM_1|memory~202_q ;
wire \RAM_1|memory~234_q ;
wire \RAM_1|memory~170feeder_combout ;
wire \RAM_1|memory~170_q ;
wire \RAM_1|memory~138_q ;
wire \RAM_1|memory~298_combout ;
wire \RAM_1|memory~299_combout ;
wire \RAM_1|memory~302_combout ;
wire \RAM_1|memory~305_combout ;
wire \wire_hz_out_ram|out_data[2]~2_combout ;
wire \wire_hz_out_buffer|out_data[2]~11_combout ;
wire \wire_hz_in_buffer|out_data[2]~2_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a1 ;
wire \wire_hz_out_buffer|out_data[1]~8_combout ;
wire \RAM_1|memory~185_q ;
wire \RAM_1|memory~249_q ;
wire \RAM_1|memory~217_q ;
wire \RAM_1|memory~153_q ;
wire \RAM_1|memory~283_combout ;
wire \RAM_1|memory~284_combout ;
wire \RAM_1|memory~209_q ;
wire \RAM_1|memory~241_q ;
wire \RAM_1|memory~177feeder_combout ;
wire \RAM_1|memory~177_q ;
wire \RAM_1|memory~145_q ;
wire \RAM_1|memory~278_combout ;
wire \RAM_1|memory~279_combout ;
wire \RAM_1|memory~193_q ;
wire \RAM_1|memory~225_q ;
wire \RAM_1|memory~161feeder_combout ;
wire \RAM_1|memory~161_q ;
wire \RAM_1|memory~129_q ;
wire \RAM_1|memory~280_combout ;
wire \RAM_1|memory~281_combout ;
wire \RAM_1|memory~282_combout ;
wire \RAM_1|memory~233_q ;
wire \RAM_1|memory~169_q ;
wire \RAM_1|memory~201feeder_combout ;
wire \RAM_1|memory~201_q ;
wire \RAM_1|memory~137_q ;
wire \RAM_1|memory~276_combout ;
wire \RAM_1|memory~277_combout ;
wire \RAM_1|memory~285_combout ;
wire \RAM_1|memory~121_q ;
wire \RAM_1|memory~113_q ;
wire \RAM_1|memory~105_q ;
wire \RAM_1|memory~97_q ;
wire \RAM_1|memory~293_combout ;
wire \RAM_1|memory~294_combout ;
wire \RAM_1|memory~57_q ;
wire \RAM_1|memory~49_q ;
wire \RAM_1|memory~41_q ;
wire \RAM_1|memory~33_q ;
wire \RAM_1|memory~286_combout ;
wire \RAM_1|memory~287_combout ;
wire \RAM_1|memory~9_q ;
wire \RAM_1|memory~25_q ;
wire \RAM_1|memory~17feeder_combout ;
wire \RAM_1|memory~17_q ;
wire \RAM_1|memory~1_q ;
wire \RAM_1|memory~290_combout ;
wire \RAM_1|memory~291_combout ;
wire \RAM_1|memory~73_q ;
wire \RAM_1|memory~89_q ;
wire \RAM_1|memory~81_q ;
wire \RAM_1|memory~65_q ;
wire \RAM_1|memory~288_combout ;
wire \RAM_1|memory~289_combout ;
wire \RAM_1|memory~292_combout ;
wire \RAM_1|memory~295_combout ;
wire \wire_hz_out_ram|out_data[1]~1_combout ;
wire \wire_hz_out_buffer|out_data[1]~9_combout ;
wire \wire_hz_in_buffer|out_data[1]~1_combout ;
wire \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \wire_hz_out_buffer|out_data[0]~5_combout ;
wire \RAM_1|memory~88feeder_combout ;
wire \RAM_1|memory~88_q ;
wire \RAM_1|memory~72feeder_combout ;
wire \RAM_1|memory~72_q ;
wire \RAM_1|memory~64_q ;
wire \RAM_1|memory~266_combout ;
wire \RAM_1|memory~80_q ;
wire \RAM_1|memory~267_combout ;
wire \RAM_1|memory~40feeder_combout ;
wire \RAM_1|memory~40_q ;
wire \RAM_1|memory~56_q ;
wire \RAM_1|memory~48_q ;
wire \RAM_1|memory~32_q ;
wire \RAM_1|memory~268_combout ;
wire \RAM_1|memory~269_combout ;
wire \RAM_1|memory~16_q ;
wire \RAM_1|memory~24_q ;
wire \RAM_1|memory~8_q ;
wire \RAM_1|memory~0_q ;
wire \RAM_1|memory~270_combout ;
wire \RAM_1|memory~271_combout ;
wire \RAM_1|memory~272_combout ;
wire \RAM_1|memory~120_q ;
wire \RAM_1|memory~104_q ;
wire \RAM_1|memory~112_q ;
wire \RAM_1|memory~96_q ;
wire \RAM_1|memory~273_combout ;
wire \RAM_1|memory~274_combout ;
wire \RAM_1|memory~275_combout ;
wire \RAM_1|memory~216feeder_combout ;
wire \RAM_1|memory~216_q ;
wire \RAM_1|memory~248_q ;
wire \RAM_1|memory~184_q ;
wire \RAM_1|memory~152_q ;
wire \RAM_1|memory~263_combout ;
wire \RAM_1|memory~264_combout ;
wire \RAM_1|memory~240feeder_combout ;
wire \RAM_1|memory~240_q ;
wire \RAM_1|memory~176_q ;
wire \RAM_1|memory~208feeder_combout ;
wire \RAM_1|memory~208_q ;
wire \RAM_1|memory~144_q ;
wire \RAM_1|memory~256_combout ;
wire \RAM_1|memory~257_combout ;
wire \RAM_1|memory~160_q ;
wire \RAM_1|memory~224_q ;
wire \RAM_1|memory~192feeder_combout ;
wire \RAM_1|memory~192_q ;
wire \RAM_1|memory~128_q ;
wire \RAM_1|memory~260_combout ;
wire \RAM_1|memory~261_combout ;
wire \RAM_1|memory~200_q ;
wire \RAM_1|memory~232_q ;
wire \RAM_1|memory~168_q ;
wire \RAM_1|memory~136_q ;
wire \RAM_1|memory~258_combout ;
wire \RAM_1|memory~259_combout ;
wire \RAM_1|memory~262_combout ;
wire \RAM_1|memory~265_combout ;
wire \wire_hz_out_ram|out_data[0]~0_combout ;
wire \wire_hz_out_buffer|out_data[0]~6_combout ;
wire \wire_hz_out_buffer|out_data[0]~7_combout ;
wire \wire_hz_out_rom|out_data[5]~3_combout ;
wire \wire_hz_out_rom|out_data[6]~4_combout ;
wire \wire_hz_out_rom|out_data[7]~5_combout ;
wire [1:0] \buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [4:0] address_counter;
wire [1:0] active_memory_decode;
wire [1:0] delay_counter;
wire [2:0] read_write_counter;

wire [35:0] \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;

assign \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a1  = \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a2  = \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a3  = \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a4  = \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a5  = \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a6  = \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a7  = \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X11_Y19_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N2
fiftyfivenm_io_obuf \out_data[0]~output (
	.i(\wire_hz_out_buffer|out_data[0]~6_combout ),
	.oe(\wire_hz_out_buffer|out_data[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_data[0]~output .bus_hold = "false";
defparam \out_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N16
fiftyfivenm_io_obuf \out_data[1]~output (
	.i(\wire_hz_out_buffer|out_data[1]~9_combout ),
	.oe(\wire_hz_out_buffer|out_data[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_data[1]~output .bus_hold = "false";
defparam \out_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N9
fiftyfivenm_io_obuf \out_data[2]~output (
	.i(\wire_hz_out_buffer|out_data[2]~11_combout ),
	.oe(\wire_hz_out_buffer|out_data[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_data[2]~output .bus_hold = "false";
defparam \out_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N16
fiftyfivenm_io_obuf \out_data[3]~output (
	.i(\wire_hz_out_buffer|out_data[3]~13_combout ),
	.oe(\wire_hz_out_buffer|out_data[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_data[3]~output .bus_hold = "false";
defparam \out_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N23
fiftyfivenm_io_obuf \out_data[4]~output (
	.i(\wire_hz_out_buffer|out_data[4]~15_combout ),
	.oe(\wire_hz_out_buffer|out_data[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_data[4]~output .bus_hold = "false";
defparam \out_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N2
fiftyfivenm_io_obuf \out_data[5]~output (
	.i(\wire_hz_out_rom|out_data[5]~3_combout ),
	.oe(\wire_hz_out_buffer|out_data[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_data[5]~output .bus_hold = "false";
defparam \out_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N23
fiftyfivenm_io_obuf \out_data[6]~output (
	.i(\wire_hz_out_rom|out_data[6]~4_combout ),
	.oe(\wire_hz_out_buffer|out_data[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_data[6]~output .bus_hold = "false";
defparam \out_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y13_N9
fiftyfivenm_io_obuf \out_data[7]~output (
	.i(\wire_hz_out_rom|out_data[7]~5_combout ),
	.oe(\wire_hz_out_buffer|out_data[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_data[7]~output .bus_hold = "false";
defparam \out_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N15
fiftyfivenm_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .listen_to_nsleep_signal = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
fiftyfivenm_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ((!\start~input_o  & (\next_state.delay_st~q  & !\Selector11~1_combout ))) # (!\Selector0~0_combout )

	.dataa(\Selector0~0_combout ),
	.datab(\start~input_o ),
	.datac(\next_state.delay_st~q ),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h5575;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
fiftyfivenm_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (!\Selector11~1_combout  & (\Selector0~0_combout  & ((!\current_state.write_st~q ) # (!\Selector13~0_combout ))))

	.dataa(\Selector11~1_combout ),
	.datab(\Selector13~0_combout ),
	.datac(\current_state.write_st~q ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'h1500;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
fiftyfivenm_lcell_comb \next_state.write_st~0 (
// Equation(s):
// \next_state.write_st~0_combout  = (\Selector11~1_combout ) # ((\Selector11~2_combout  & (!\start~input_o  & \next_state.write_st~q )))

	.dataa(\Selector11~2_combout ),
	.datab(\start~input_o ),
	.datac(\next_state.write_st~q ),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\next_state.write_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.write_st~0 .lut_mask = 16'hFF20;
defparam \next_state.write_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N15
dffeas \next_state.write_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\next_state.write_st~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state.write_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state.write_st .is_wysiwyg = "true";
defparam \next_state.write_st .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \current_state.write_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\next_state.write_st~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.write_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.write_st .is_wysiwyg = "true";
defparam \current_state.write_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
fiftyfivenm_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Selector10~0_combout  & ((!\current_state.write_st~q ) # (!\Selector13~0_combout )))

	.dataa(\Selector13~0_combout ),
	.datab(\Selector10~0_combout ),
	.datac(\current_state.write_st~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'h4C4C;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N31
dffeas \next_state.delay_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state.delay_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state.delay_st .is_wysiwyg = "true";
defparam \next_state.delay_st .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N19
dffeas \current_state.delay_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\next_state.delay_st~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.delay_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.delay_st .is_wysiwyg = "true";
defparam \current_state.delay_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
fiftyfivenm_lcell_comb \delay_counter~0 (
// Equation(s):
// \delay_counter~0_combout  = (\current_state.delay_st~q  & !delay_counter[0])

	.dataa(\current_state.delay_st~q ),
	.datab(gnd),
	.datac(delay_counter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\delay_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \delay_counter~0 .lut_mask = 16'h0A0A;
defparam \delay_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
fiftyfivenm_lcell_comb \delay_counter[0]~1 (
// Equation(s):
// \delay_counter[0]~1_combout  = (\current_state.delay_st~q ) # (\start~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.delay_st~q ),
	.datad(\start~input_o ),
	.cin(gnd),
	.combout(\delay_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \delay_counter[0]~1 .lut_mask = 16'hFFF0;
defparam \delay_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \delay_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delay_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_counter[0] .is_wysiwyg = "true";
defparam \delay_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
fiftyfivenm_lcell_comb \delay_counter~2 (
// Equation(s):
// \delay_counter~2_combout  = (\current_state.delay_st~q  & (delay_counter[1] $ (delay_counter[0])))

	.dataa(\current_state.delay_st~q ),
	.datab(gnd),
	.datac(delay_counter[1]),
	.datad(delay_counter[0]),
	.cin(gnd),
	.combout(\delay_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \delay_counter~2 .lut_mask = 16'h0AA0;
defparam \delay_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \delay_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\delay_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delay_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \delay_counter[1] .is_wysiwyg = "true";
defparam \delay_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
fiftyfivenm_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (delay_counter[0] & (\current_state.delay_st~q  & delay_counter[1]))

	.dataa(delay_counter[0]),
	.datab(gnd),
	.datac(\current_state.delay_st~q ),
	.datad(delay_counter[1]),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hA000;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
fiftyfivenm_lcell_comb \next_state.calm_st~0 (
// Equation(s):
// \next_state.calm_st~0_combout  = (\Selector0~0_combout  & (!\start~input_o  & (\next_state.calm_st~q  & !\Selector11~1_combout )))

	.dataa(\Selector0~0_combout ),
	.datab(\start~input_o ),
	.datac(\next_state.calm_st~q ),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\next_state.calm_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.calm_st~0 .lut_mask = 16'h0020;
defparam \next_state.calm_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
fiftyfivenm_lcell_comb \next_state.calm_st~1 (
// Equation(s):
// \next_state.calm_st~1_combout  = (\next_state.calm_st~0_combout ) # ((\current_state.write_st~q  & \Selector13~0_combout ))

	.dataa(\next_state.calm_st~0_combout ),
	.datab(\current_state.write_st~q ),
	.datac(\Selector13~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\next_state.calm_st~1_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.calm_st~1 .lut_mask = 16'hEAEA;
defparam \next_state.calm_st~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N27
dffeas \next_state.calm_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\next_state.calm_st~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state.calm_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state.calm_st .is_wysiwyg = "true";
defparam \next_state.calm_st .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N13
dffeas \current_state.calm_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\next_state.calm_st~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.calm_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.calm_st .is_wysiwyg = "true";
defparam \current_state.calm_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
fiftyfivenm_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (!\current_state.calm_st~q  & (!read_write_counter[0] & !\current_state.delay_st~q ))

	.dataa(gnd),
	.datab(\current_state.calm_st~q ),
	.datac(read_write_counter[0]),
	.datad(\current_state.delay_st~q ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h0003;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
fiftyfivenm_lcell_comb \read_write_counter[0]~0 (
// Equation(s):
// \read_write_counter[0]~0_combout  = (\start~input_o ) # ((!\current_state.delay_st~q  & !\current_state.calm_st~q ))

	.dataa(gnd),
	.datab(\current_state.delay_st~q ),
	.datac(\current_state.calm_st~q ),
	.datad(\start~input_o ),
	.cin(gnd),
	.combout(\read_write_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \read_write_counter[0]~0 .lut_mask = 16'hFF03;
defparam \read_write_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N21
dffeas \read_write_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_write_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_write_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \read_write_counter[0] .is_wysiwyg = "true";
defparam \read_write_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = read_write_counter[2] $ (((read_write_counter[1] & read_write_counter[0])))

	.dataa(gnd),
	.datab(read_write_counter[1]),
	.datac(read_write_counter[2]),
	.datad(read_write_counter[0]),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h3CF0;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
fiftyfivenm_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\Selector0~0_combout  & (!\current_state.calm_st~q  & (\Add1~0_combout  & !\current_state.delay_st~q )))

	.dataa(\Selector0~0_combout ),
	.datab(\current_state.calm_st~q ),
	.datac(\Add1~0_combout ),
	.datad(\current_state.delay_st~q ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'h0020;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N23
dffeas \read_write_counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_write_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_write_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \read_write_counter[2] .is_wysiwyg = "true";
defparam \read_write_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
fiftyfivenm_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ((\start~input_o  & ((\Selector11~1_combout ))) # (!\start~input_o  & (\next_state.read_st~q ))) # (!\Selector11~2_combout )

	.dataa(\Selector11~2_combout ),
	.datab(\start~input_o ),
	.datac(\next_state.read_st~q ),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hFD75;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N1
dffeas \next_state.read_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\next_state.read_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \next_state.read_st .is_wysiwyg = "true";
defparam \next_state.read_st .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N7
dffeas \current_state.read_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\next_state.read_st~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.read_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.read_st .is_wysiwyg = "true";
defparam \current_state.read_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
fiftyfivenm_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((read_write_counter[1]) # ((\current_state.read_st~q ) # (!read_write_counter[0]))) # (!read_write_counter[2])

	.dataa(read_write_counter[2]),
	.datab(read_write_counter[1]),
	.datac(\current_state.read_st~q ),
	.datad(read_write_counter[0]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hFDFF;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
fiftyfivenm_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (!\current_state.calm_st~q  & !\current_state.delay_st~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.calm_st~q ),
	.datad(\current_state.delay_st~q ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'h000F;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
fiftyfivenm_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\Selector0~0_combout  & (\Selector14~0_combout  & (read_write_counter[0] $ (read_write_counter[1]))))

	.dataa(\Selector0~0_combout ),
	.datab(read_write_counter[0]),
	.datac(read_write_counter[1]),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h2800;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N29
dffeas \read_write_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\read_write_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_write_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \read_write_counter[1] .is_wysiwyg = "true";
defparam \read_write_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
fiftyfivenm_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (!read_write_counter[1] & (read_write_counter[2] & read_write_counter[0]))

	.dataa(gnd),
	.datab(read_write_counter[1]),
	.datac(read_write_counter[2]),
	.datad(read_write_counter[0]),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h3000;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
fiftyfivenm_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (\start~input_o  & (((!\Selector14~0_combout )) # (!\Selector13~0_combout ))) # (!\start~input_o  & (active_memory_decode[0] & ((!\Selector14~0_combout ) # (!\Selector13~0_combout ))))

	.dataa(\start~input_o ),
	.datab(\Selector13~0_combout ),
	.datac(active_memory_decode[0]),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'h32FA;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \active_memory_decode[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(active_memory_decode[0]),
	.prn(vcc));
// synopsys translate_off
defparam \active_memory_decode[0] .is_wysiwyg = "true";
defparam \active_memory_decode[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N1
fiftyfivenm_io_ibuf \rom_nram~input (
	.i(rom_nram),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rom_nram~input_o ));
// synopsys translate_off
defparam \rom_nram~input .bus_hold = "false";
defparam \rom_nram~input .listen_to_nsleep_signal = "false";
defparam \rom_nram~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
fiftyfivenm_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (\start~input_o  & (!\rom_nram~input_o )) # (!\start~input_o  & ((active_memory_decode[1])))

	.dataa(\rom_nram~input_o ),
	.datab(\start~input_o ),
	.datac(gnd),
	.datad(active_memory_decode[1]),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'h7744;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
fiftyfivenm_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\Selector13~0_combout  & (((!\current_state.write_st~q  & \Selector13~1_combout )) # (!\current_state.read_st~q ))) # (!\Selector13~0_combout  & (((\Selector13~1_combout ))))

	.dataa(\current_state.read_st~q ),
	.datab(\Selector13~0_combout ),
	.datac(\current_state.write_st~q ),
	.datad(\Selector13~1_combout ),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'h7F44;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \active_memory_decode[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(active_memory_decode[1]),
	.prn(vcc));
// synopsys translate_off
defparam \active_memory_decode[1] .is_wysiwyg = "true";
defparam \active_memory_decode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
fiftyfivenm_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout  & ((\Selector14~0_combout ) # ((\do_shift~q  & !\start~input_o ))))

	.dataa(\Selector0~0_combout ),
	.datab(\Selector14~0_combout ),
	.datac(\do_shift~q ),
	.datad(\start~input_o ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h88A8;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N3
dffeas do_shift(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\do_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam do_shift.is_wysiwyg = "true";
defparam do_shift.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
fiftyfivenm_lcell_comb \wire_hz_in_buffer|out_data[0]~0 (
// Equation(s):
// \wire_hz_in_buffer|out_data[0]~0_combout  = (\wire_hz_out_buffer|out_data[0]~6_combout ) # (!active_memory_decode[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(active_memory_decode[0]),
	.datad(\wire_hz_out_buffer|out_data[0]~6_combout ),
	.cin(gnd),
	.combout(\wire_hz_in_buffer|out_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_in_buffer|out_data[0]~0 .lut_mask = 16'hFF0F;
defparam \wire_hz_in_buffer|out_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
fiftyfivenm_lcell_comb \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0 (
// Equation(s):
// \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout  = \buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1  = CARRY(\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout ),
	.cout(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ));
// synopsys translate_off
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0 .lut_mask = 16'h33CC;
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
fiftyfivenm_lcell_comb \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2 (
// Equation(s):
// \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout  = (\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 )) # 
// (!\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ) # (GND)))
// \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3  = CARRY((!\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ) # (!\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1 ),
	.combout(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout ),
	.cout(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 ));
// synopsys translate_off
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2 .lut_mask = 16'h3C3F;
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
fiftyfivenm_lcell_comb \buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (!\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout  & (\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout  & 
// ((\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ),
	.datab(\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h4500;
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\do_shift~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
fiftyfivenm_lcell_comb \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4 (
// Equation(s):
// \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout  = !\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3 ),
	.combout(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
fiftyfivenm_lcell_comb \buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (!\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout  & (\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout  & 
// ((\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout ),
	.datab(\buffer_1|shifter_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout ),
	.datac(\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h4044;
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\buffer_1|shifter_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\do_shift~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
fiftyfivenm_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = (!active_memory_decode[1] & active_memory_decode[0])

	.dataa(gnd),
	.datab(active_memory_decode[1]),
	.datac(gnd),
	.datad(active_memory_decode[0]),
	.cin(gnd),
	.combout(\Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~1 .lut_mask = 16'h3300;
defparam \Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
fiftyfivenm_lcell_comb \address_counter[0]~5 (
// Equation(s):
// \address_counter[0]~5_combout  = address_counter[0] $ (VCC)
// \address_counter[0]~6  = CARRY(address_counter[0])

	.dataa(gnd),
	.datab(address_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_counter[0]~5_combout ),
	.cout(\address_counter[0]~6 ));
// synopsys translate_off
defparam \address_counter[0]~5 .lut_mask = 16'h33CC;
defparam \address_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N1
fiftyfivenm_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .listen_to_nsleep_signal = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
fiftyfivenm_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (delay_counter[1] & delay_counter[0])

	.dataa(gnd),
	.datab(delay_counter[1]),
	.datac(gnd),
	.datad(delay_counter[0]),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hCC00;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
fiftyfivenm_lcell_comb \address_counter[4]~11 (
// Equation(s):
// \address_counter[4]~11_combout  = (\start~input_o  & ((\current_state.calm_st~q ) # ((\current_state.delay_st~q )))) # (!\start~input_o  & (((\Selector11~0_combout  & \current_state.delay_st~q ))))

	.dataa(\start~input_o ),
	.datab(\current_state.calm_st~q ),
	.datac(\Selector11~0_combout ),
	.datad(\current_state.delay_st~q ),
	.cin(gnd),
	.combout(\address_counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \address_counter[4]~11 .lut_mask = 16'hFA88;
defparam \address_counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
fiftyfivenm_lcell_comb \address_counter[4]~12 (
// Equation(s):
// \address_counter[4]~12_combout  = (\start~input_o ) # ((!\current_state.calm_st~q  & ((\Selector11~0_combout ) # (!\current_state.delay_st~q ))))

	.dataa(\start~input_o ),
	.datab(\current_state.calm_st~q ),
	.datac(\Selector11~0_combout ),
	.datad(\current_state.delay_st~q ),
	.cin(gnd),
	.combout(\address_counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \address_counter[4]~12 .lut_mask = 16'hBABB;
defparam \address_counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \address_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address_counter[0]~5_combout ),
	.asdata(\address[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\address_counter[4]~11_combout ),
	.ena(\address_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_counter[0] .is_wysiwyg = "true";
defparam \address_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
fiftyfivenm_lcell_comb \address_counter[1]~7 (
// Equation(s):
// \address_counter[1]~7_combout  = (address_counter[1] & (!\address_counter[0]~6 )) # (!address_counter[1] & ((\address_counter[0]~6 ) # (GND)))
// \address_counter[1]~8  = CARRY((!\address_counter[0]~6 ) # (!address_counter[1]))

	.dataa(gnd),
	.datab(address_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_counter[0]~6 ),
	.combout(\address_counter[1]~7_combout ),
	.cout(\address_counter[1]~8 ));
// synopsys translate_off
defparam \address_counter[1]~7 .lut_mask = 16'h3C3F;
defparam \address_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X31_Y7_N15
fiftyfivenm_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .listen_to_nsleep_signal = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \address_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address_counter[1]~7_combout ),
	.asdata(\address[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\address_counter[4]~11_combout ),
	.ena(\address_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address_counter[1] .is_wysiwyg = "true";
defparam \address_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
fiftyfivenm_lcell_comb \address_counter[2]~9 (
// Equation(s):
// \address_counter[2]~9_combout  = (address_counter[2] & (\address_counter[1]~8  $ (GND))) # (!address_counter[2] & (!\address_counter[1]~8  & VCC))
// \address_counter[2]~10  = CARRY((address_counter[2] & !\address_counter[1]~8 ))

	.dataa(gnd),
	.datab(address_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_counter[1]~8 ),
	.combout(\address_counter[2]~9_combout ),
	.cout(\address_counter[2]~10 ));
// synopsys translate_off
defparam \address_counter[2]~9 .lut_mask = 16'hC30C;
defparam \address_counter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N22
fiftyfivenm_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .listen_to_nsleep_signal = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \address_counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address_counter[2]~9_combout ),
	.asdata(\address[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\address_counter[4]~11_combout ),
	.ena(\address_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_counter[2] .is_wysiwyg = "true";
defparam \address_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
fiftyfivenm_lcell_comb \address_counter[3]~13 (
// Equation(s):
// \address_counter[3]~13_combout  = (address_counter[3] & (!\address_counter[2]~10 )) # (!address_counter[3] & ((\address_counter[2]~10 ) # (GND)))
// \address_counter[3]~14  = CARRY((!\address_counter[2]~10 ) # (!address_counter[3]))

	.dataa(gnd),
	.datab(address_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_counter[2]~10 ),
	.combout(\address_counter[3]~13_combout ),
	.cout(\address_counter[3]~14 ));
// synopsys translate_off
defparam \address_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \address_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X31_Y7_N22
fiftyfivenm_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .listen_to_nsleep_signal = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \address_counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address_counter[3]~13_combout ),
	.asdata(\address[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\address_counter[4]~11_combout ),
	.ena(\address_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_counter[3] .is_wysiwyg = "true";
defparam \address_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
fiftyfivenm_lcell_comb \address_counter[4]~15 (
// Equation(s):
// \address_counter[4]~15_combout  = address_counter[4] $ (!\address_counter[3]~14 )

	.dataa(address_counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\address_counter[3]~14 ),
	.combout(\address_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \address_counter[4]~15 .lut_mask = 16'hA5A5;
defparam \address_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N8
fiftyfivenm_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .listen_to_nsleep_signal = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \address_counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\address_counter[4]~15_combout ),
	.asdata(\address[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\address_counter[4]~11_combout ),
	.ena(\address_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_counter[4] .is_wysiwyg = "true";
defparam \address_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
fiftyfivenm_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = (active_memory_decode[1] & active_memory_decode[0])

	.dataa(active_memory_decode[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(active_memory_decode[0]),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~0 .lut_mask = 16'hAA00;
defparam \Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y14_N0
fiftyfivenm_ram_block \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\do_shift~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\wire_hz_in_buffer|out_data[7]~7_combout ,\wire_hz_in_buffer|out_data[6]~6_combout ,\wire_hz_in_buffer|out_data[5]~5_combout ,\wire_hz_in_buffer|out_data[4]~4_combout ,
\wire_hz_in_buffer|out_data[3]~3_combout ,\wire_hz_in_buffer|out_data[2]~2_combout ,\wire_hz_in_buffer|out_data[1]~1_combout ,\wire_hz_in_buffer|out_data[0]~0_combout }),
	.portaaddr({\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\buffer_1|shifter_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .clk0_input_clock_enable = "ena0";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .clk0_output_clock_enable = "ena0";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "buffer:buffer_1|altshift_taps:shifter_rtl_0|shift_taps_21m:auto_generated|altsyncram_ql71:altsyncram2|ALTSYNCRAM";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 2;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 3;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 3;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 2;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 3;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 3;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
fiftyfivenm_lcell_comb \wire_hz_out_rom|out_data[7]~8 (
// Equation(s):
// \wire_hz_out_rom|out_data[7]~8_combout  = ((active_memory_decode[0]) # (\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a7 )) # (!active_memory_decode[1])

	.dataa(active_memory_decode[1]),
	.datab(gnd),
	.datac(active_memory_decode[0]),
	.datad(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.cin(gnd),
	.combout(\wire_hz_out_rom|out_data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_rom|out_data[7]~8 .lut_mask = 16'hFFF5;
defparam \wire_hz_out_rom|out_data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
fiftyfivenm_lcell_comb \RAM_1|memory~442 (
// Equation(s):
// \RAM_1|memory~442_combout  = (address_counter[1] & (address_counter[2] & (address_counter[0] & !address_counter[3])))

	.dataa(address_counter[1]),
	.datab(address_counter[2]),
	.datac(address_counter[0]),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~442_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~442 .lut_mask = 16'h0080;
defparam \RAM_1|memory~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
fiftyfivenm_lcell_comb \RAM_1|memory~443 (
// Equation(s):
// \RAM_1|memory~443_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (address_counter[4] & \RAM_1|memory~442_combout )))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(address_counter[4]),
	.datad(\RAM_1|memory~442_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~443_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~443 .lut_mask = 16'h2000;
defparam \RAM_1|memory~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \RAM_1|memory~191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~191 .is_wysiwyg = "true";
defparam \RAM_1|memory~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
fiftyfivenm_lcell_comb \RAM_1|memory~446 (
// Equation(s):
// \RAM_1|memory~446_combout  = (address_counter[1] & (address_counter[0] & (address_counter[2] & address_counter[3])))

	.dataa(address_counter[1]),
	.datab(address_counter[0]),
	.datac(address_counter[2]),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~446_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~446 .lut_mask = 16'h8000;
defparam \RAM_1|memory~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
fiftyfivenm_lcell_comb \RAM_1|memory~447 (
// Equation(s):
// \RAM_1|memory~447_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (address_counter[4] & \RAM_1|memory~446_combout )))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(address_counter[4]),
	.datad(\RAM_1|memory~446_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~447_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~447 .lut_mask = 16'h2000;
defparam \RAM_1|memory~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \RAM_1|memory~255 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~255 .is_wysiwyg = "true";
defparam \RAM_1|memory~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
fiftyfivenm_lcell_comb \RAM_1|memory~223feeder (
// Equation(s):
// \RAM_1|memory~223feeder_combout  = \wire_hz_out_rom|out_data[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[7]~8_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~223feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~223feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~223feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
fiftyfivenm_lcell_comb \RAM_1|memory~440 (
// Equation(s):
// \RAM_1|memory~440_combout  = (address_counter[1] & (address_counter[0] & (!address_counter[2] & address_counter[3])))

	.dataa(address_counter[1]),
	.datab(address_counter[0]),
	.datac(address_counter[2]),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~440_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~440 .lut_mask = 16'h0800;
defparam \RAM_1|memory~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
fiftyfivenm_lcell_comb \RAM_1|memory~441 (
// Equation(s):
// \RAM_1|memory~441_combout  = (!active_memory_decode[0] & (active_memory_decode[1] & (\RAM_1|memory~440_combout  & address_counter[4])))

	.dataa(active_memory_decode[0]),
	.datab(active_memory_decode[1]),
	.datac(\RAM_1|memory~440_combout ),
	.datad(address_counter[4]),
	.cin(gnd),
	.combout(\RAM_1|memory~441_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~441 .lut_mask = 16'h4000;
defparam \RAM_1|memory~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \RAM_1|memory~223 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~223 .is_wysiwyg = "true";
defparam \RAM_1|memory~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
fiftyfivenm_lcell_comb \RAM_1|memory~444 (
// Equation(s):
// \RAM_1|memory~444_combout  = (address_counter[0] & (!address_counter[2] & (address_counter[1] & !address_counter[3])))

	.dataa(address_counter[0]),
	.datab(address_counter[2]),
	.datac(address_counter[1]),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~444_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~444 .lut_mask = 16'h0020;
defparam \RAM_1|memory~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
fiftyfivenm_lcell_comb \RAM_1|memory~445 (
// Equation(s):
// \RAM_1|memory~445_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (address_counter[4] & \RAM_1|memory~444_combout )))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(address_counter[4]),
	.datad(\RAM_1|memory~444_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~445_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~445 .lut_mask = 16'h2000;
defparam \RAM_1|memory~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \RAM_1|memory~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~159 .is_wysiwyg = "true";
defparam \RAM_1|memory~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
fiftyfivenm_lcell_comb \RAM_1|memory~403 (
// Equation(s):
// \RAM_1|memory~403_combout  = (address_counter[3] & ((\RAM_1|memory~223_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~159_q  & !address_counter[2]))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~223_q ),
	.datac(\RAM_1|memory~159_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~403_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~403 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
fiftyfivenm_lcell_comb \RAM_1|memory~404 (
// Equation(s):
// \RAM_1|memory~404_combout  = (address_counter[2] & ((\RAM_1|memory~403_combout  & ((\RAM_1|memory~255_q ))) # (!\RAM_1|memory~403_combout  & (\RAM_1|memory~191_q )))) # (!address_counter[2] & (((\RAM_1|memory~403_combout ))))

	.dataa(\RAM_1|memory~191_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~255_q ),
	.datad(\RAM_1|memory~403_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~404_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~404 .lut_mask = 16'hF388;
defparam \RAM_1|memory~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
fiftyfivenm_lcell_comb \RAM_1|memory~430 (
// Equation(s):
// \RAM_1|memory~430_combout  = (address_counter[2] & (address_counter[0] & (address_counter[3] & !address_counter[1])))

	.dataa(address_counter[2]),
	.datab(address_counter[0]),
	.datac(address_counter[3]),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~430_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~430 .lut_mask = 16'h0080;
defparam \RAM_1|memory~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
fiftyfivenm_lcell_comb \RAM_1|memory~431 (
// Equation(s):
// \RAM_1|memory~431_combout  = (address_counter[4] & (active_memory_decode[1] & (\RAM_1|memory~430_combout  & !active_memory_decode[0])))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[1]),
	.datac(\RAM_1|memory~430_combout ),
	.datad(active_memory_decode[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~431_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~431 .lut_mask = 16'h0080;
defparam \RAM_1|memory~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \RAM_1|memory~239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~239 .is_wysiwyg = "true";
defparam \RAM_1|memory~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
fiftyfivenm_lcell_comb \RAM_1|memory~426 (
// Equation(s):
// \RAM_1|memory~426_combout  = (address_counter[0] & (address_counter[2] & (!address_counter[1] & !address_counter[3])))

	.dataa(address_counter[0]),
	.datab(address_counter[2]),
	.datac(address_counter[1]),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~426_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~426 .lut_mask = 16'h0008;
defparam \RAM_1|memory~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
fiftyfivenm_lcell_comb \RAM_1|memory~427 (
// Equation(s):
// \RAM_1|memory~427_combout  = (address_counter[4] & (active_memory_decode[1] & (\RAM_1|memory~426_combout  & !active_memory_decode[0])))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[1]),
	.datac(\RAM_1|memory~426_combout ),
	.datad(active_memory_decode[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~427_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~427 .lut_mask = 16'h0080;
defparam \RAM_1|memory~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \RAM_1|memory~175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~175 .is_wysiwyg = "true";
defparam \RAM_1|memory~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
fiftyfivenm_lcell_comb \RAM_1|memory~424 (
// Equation(s):
// \RAM_1|memory~424_combout  = (!address_counter[2] & (!address_counter[1] & (address_counter[3] & address_counter[0])))

	.dataa(address_counter[2]),
	.datab(address_counter[1]),
	.datac(address_counter[3]),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~424_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~424 .lut_mask = 16'h1000;
defparam \RAM_1|memory~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
fiftyfivenm_lcell_comb \RAM_1|memory~425 (
// Equation(s):
// \RAM_1|memory~425_combout  = (address_counter[4] & (!active_memory_decode[0] & (active_memory_decode[1] & \RAM_1|memory~424_combout )))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~424_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~425_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~425 .lut_mask = 16'h2000;
defparam \RAM_1|memory~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \RAM_1|memory~207 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~207 .is_wysiwyg = "true";
defparam \RAM_1|memory~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
fiftyfivenm_lcell_comb \RAM_1|memory~428 (
// Equation(s):
// \RAM_1|memory~428_combout  = (!address_counter[2] & (!address_counter[1] & (!address_counter[3] & address_counter[0])))

	.dataa(address_counter[2]),
	.datab(address_counter[1]),
	.datac(address_counter[3]),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~428_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~428 .lut_mask = 16'h0100;
defparam \RAM_1|memory~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
fiftyfivenm_lcell_comb \RAM_1|memory~429 (
// Equation(s):
// \RAM_1|memory~429_combout  = (address_counter[4] & (!active_memory_decode[0] & (active_memory_decode[1] & \RAM_1|memory~428_combout )))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~428_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~429_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~429 .lut_mask = 16'h2000;
defparam \RAM_1|memory~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \RAM_1|memory~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~143 .is_wysiwyg = "true";
defparam \RAM_1|memory~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
fiftyfivenm_lcell_comb \RAM_1|memory~396 (
// Equation(s):
// \RAM_1|memory~396_combout  = (address_counter[3] & ((\RAM_1|memory~207_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~143_q  & !address_counter[2]))))

	.dataa(\RAM_1|memory~207_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~143_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~396_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~396 .lut_mask = 16'hCCB8;
defparam \RAM_1|memory~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
fiftyfivenm_lcell_comb \RAM_1|memory~397 (
// Equation(s):
// \RAM_1|memory~397_combout  = (address_counter[2] & ((\RAM_1|memory~396_combout  & (\RAM_1|memory~239_q )) # (!\RAM_1|memory~396_combout  & ((\RAM_1|memory~175_q ))))) # (!address_counter[2] & (((\RAM_1|memory~396_combout ))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~239_q ),
	.datac(\RAM_1|memory~175_q ),
	.datad(\RAM_1|memory~396_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~397_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~397 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
fiftyfivenm_lcell_comb \RAM_1|memory~215feeder (
// Equation(s):
// \RAM_1|memory~215feeder_combout  = \wire_hz_out_rom|out_data[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[7]~8_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~215feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
fiftyfivenm_lcell_comb \RAM_1|memory~418 (
// Equation(s):
// \RAM_1|memory~418_combout  = (!address_counter[2] & (address_counter[1] & (address_counter[3] & !address_counter[0])))

	.dataa(address_counter[2]),
	.datab(address_counter[1]),
	.datac(address_counter[3]),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~418_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~418 .lut_mask = 16'h0040;
defparam \RAM_1|memory~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
fiftyfivenm_lcell_comb \RAM_1|memory~419 (
// Equation(s):
// \RAM_1|memory~419_combout  = (\RAM_1|memory~418_combout  & (!active_memory_decode[0] & (active_memory_decode[1] & address_counter[4])))

	.dataa(\RAM_1|memory~418_combout ),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(address_counter[4]),
	.cin(gnd),
	.combout(\RAM_1|memory~419_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~419 .lut_mask = 16'h2000;
defparam \RAM_1|memory~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \RAM_1|memory~215 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~215 .is_wysiwyg = "true";
defparam \RAM_1|memory~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
fiftyfivenm_lcell_comb \RAM_1|memory~422 (
// Equation(s):
// \RAM_1|memory~422_combout  = (address_counter[1] & (!address_counter[0] & (address_counter[2] & address_counter[3])))

	.dataa(address_counter[1]),
	.datab(address_counter[0]),
	.datac(address_counter[2]),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~422_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~422 .lut_mask = 16'h2000;
defparam \RAM_1|memory~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
fiftyfivenm_lcell_comb \RAM_1|memory~423 (
// Equation(s):
// \RAM_1|memory~423_combout  = (!active_memory_decode[0] & (address_counter[4] & (active_memory_decode[1] & \RAM_1|memory~422_combout )))

	.dataa(active_memory_decode[0]),
	.datab(address_counter[4]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~422_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~423_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~423 .lut_mask = 16'h4000;
defparam \RAM_1|memory~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N27
dffeas \RAM_1|memory~247 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~247 .is_wysiwyg = "true";
defparam \RAM_1|memory~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
fiftyfivenm_lcell_comb \RAM_1|memory~183feeder (
// Equation(s):
// \RAM_1|memory~183feeder_combout  = \wire_hz_out_rom|out_data[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[7]~8_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~183feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N30
fiftyfivenm_lcell_comb \RAM_1|memory~416 (
// Equation(s):
// \RAM_1|memory~416_combout  = (address_counter[2] & (!address_counter[3] & (address_counter[1] & !address_counter[0])))

	.dataa(address_counter[2]),
	.datab(address_counter[3]),
	.datac(address_counter[1]),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~416_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~416 .lut_mask = 16'h0020;
defparam \RAM_1|memory~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
fiftyfivenm_lcell_comb \RAM_1|memory~417 (
// Equation(s):
// \RAM_1|memory~417_combout  = (address_counter[4] & (\RAM_1|memory~416_combout  & (!active_memory_decode[0] & active_memory_decode[1])))

	.dataa(address_counter[4]),
	.datab(\RAM_1|memory~416_combout ),
	.datac(active_memory_decode[0]),
	.datad(active_memory_decode[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~417_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~417 .lut_mask = 16'h0800;
defparam \RAM_1|memory~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \RAM_1|memory~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~183 .is_wysiwyg = "true";
defparam \RAM_1|memory~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
fiftyfivenm_lcell_comb \RAM_1|memory~420 (
// Equation(s):
// \RAM_1|memory~420_combout  = (!address_counter[0] & (!address_counter[2] & (address_counter[1] & !address_counter[3])))

	.dataa(address_counter[0]),
	.datab(address_counter[2]),
	.datac(address_counter[1]),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~420_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~420 .lut_mask = 16'h0010;
defparam \RAM_1|memory~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
fiftyfivenm_lcell_comb \RAM_1|memory~421 (
// Equation(s):
// \RAM_1|memory~421_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (\RAM_1|memory~420_combout  & address_counter[4])))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(\RAM_1|memory~420_combout ),
	.datad(address_counter[4]),
	.cin(gnd),
	.combout(\RAM_1|memory~421_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~421 .lut_mask = 16'h2000;
defparam \RAM_1|memory~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N29
dffeas \RAM_1|memory~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~151 .is_wysiwyg = "true";
defparam \RAM_1|memory~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
fiftyfivenm_lcell_comb \RAM_1|memory~398 (
// Equation(s):
// \RAM_1|memory~398_combout  = (address_counter[2] & ((\RAM_1|memory~183_q ) # ((address_counter[3])))) # (!address_counter[2] & (((\RAM_1|memory~151_q  & !address_counter[3]))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~183_q ),
	.datac(\RAM_1|memory~151_q ),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~398_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~398 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
fiftyfivenm_lcell_comb \RAM_1|memory~399 (
// Equation(s):
// \RAM_1|memory~399_combout  = (address_counter[3] & ((\RAM_1|memory~398_combout  & ((\RAM_1|memory~247_q ))) # (!\RAM_1|memory~398_combout  & (\RAM_1|memory~215_q )))) # (!address_counter[3] & (((\RAM_1|memory~398_combout ))))

	.dataa(\RAM_1|memory~215_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~247_q ),
	.datad(\RAM_1|memory~398_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~399_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~399 .lut_mask = 16'hF388;
defparam \RAM_1|memory~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
fiftyfivenm_lcell_comb \RAM_1|memory~434 (
// Equation(s):
// \RAM_1|memory~434_combout  = (!address_counter[2] & (!address_counter[1] & (!address_counter[0] & address_counter[3])))

	.dataa(address_counter[2]),
	.datab(address_counter[1]),
	.datac(address_counter[0]),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~434_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~434 .lut_mask = 16'h0100;
defparam \RAM_1|memory~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
fiftyfivenm_lcell_comb \RAM_1|memory~435 (
// Equation(s):
// \RAM_1|memory~435_combout  = (address_counter[4] & (!active_memory_decode[0] & (active_memory_decode[1] & \RAM_1|memory~434_combout )))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~434_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~435_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~435 .lut_mask = 16'h2000;
defparam \RAM_1|memory~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \RAM_1|memory~199 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~199 .is_wysiwyg = "true";
defparam \RAM_1|memory~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
fiftyfivenm_lcell_comb \RAM_1|memory~438 (
// Equation(s):
// \RAM_1|memory~438_combout  = (!address_counter[0] & (address_counter[3] & (!address_counter[1] & address_counter[2])))

	.dataa(address_counter[0]),
	.datab(address_counter[3]),
	.datac(address_counter[1]),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~438_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~438 .lut_mask = 16'h0400;
defparam \RAM_1|memory~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
fiftyfivenm_lcell_comb \RAM_1|memory~439 (
// Equation(s):
// \RAM_1|memory~439_combout  = (address_counter[4] & (!active_memory_decode[0] & (active_memory_decode[1] & \RAM_1|memory~438_combout )))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~438_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~439_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~439 .lut_mask = 16'h2000;
defparam \RAM_1|memory~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \RAM_1|memory~231 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~231 .is_wysiwyg = "true";
defparam \RAM_1|memory~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
fiftyfivenm_lcell_comb \RAM_1|memory~432 (
// Equation(s):
// \RAM_1|memory~432_combout  = (!address_counter[3] & (!address_counter[0] & (address_counter[2] & !address_counter[1])))

	.dataa(address_counter[3]),
	.datab(address_counter[0]),
	.datac(address_counter[2]),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~432_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~432 .lut_mask = 16'h0010;
defparam \RAM_1|memory~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
fiftyfivenm_lcell_comb \RAM_1|memory~433 (
// Equation(s):
// \RAM_1|memory~433_combout  = (\RAM_1|memory~432_combout  & (address_counter[4] & (active_memory_decode[1] & !active_memory_decode[0])))

	.dataa(\RAM_1|memory~432_combout ),
	.datab(address_counter[4]),
	.datac(active_memory_decode[1]),
	.datad(active_memory_decode[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~433_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~433 .lut_mask = 16'h0080;
defparam \RAM_1|memory~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \RAM_1|memory~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~167 .is_wysiwyg = "true";
defparam \RAM_1|memory~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
fiftyfivenm_lcell_comb \RAM_1|memory~436 (
// Equation(s):
// \RAM_1|memory~436_combout  = (!address_counter[1] & (!address_counter[0] & (!address_counter[2] & !address_counter[3])))

	.dataa(address_counter[1]),
	.datab(address_counter[0]),
	.datac(address_counter[2]),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~436_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~436 .lut_mask = 16'h0001;
defparam \RAM_1|memory~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
fiftyfivenm_lcell_comb \RAM_1|memory~437 (
// Equation(s):
// \RAM_1|memory~437_combout  = (!active_memory_decode[0] & (address_counter[4] & (active_memory_decode[1] & \RAM_1|memory~436_combout )))

	.dataa(active_memory_decode[0]),
	.datab(address_counter[4]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~436_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~437_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~437 .lut_mask = 16'h4000;
defparam \RAM_1|memory~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \RAM_1|memory~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~135 .is_wysiwyg = "true";
defparam \RAM_1|memory~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
fiftyfivenm_lcell_comb \RAM_1|memory~400 (
// Equation(s):
// \RAM_1|memory~400_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~167_q )) # (!address_counter[2] & ((\RAM_1|memory~135_q )))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~167_q ),
	.datac(\RAM_1|memory~135_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~400_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~400 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
fiftyfivenm_lcell_comb \RAM_1|memory~401 (
// Equation(s):
// \RAM_1|memory~401_combout  = (address_counter[3] & ((\RAM_1|memory~400_combout  & ((\RAM_1|memory~231_q ))) # (!\RAM_1|memory~400_combout  & (\RAM_1|memory~199_q )))) # (!address_counter[3] & (((\RAM_1|memory~400_combout ))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~199_q ),
	.datac(\RAM_1|memory~231_q ),
	.datad(\RAM_1|memory~400_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~401_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~401 .lut_mask = 16'hF588;
defparam \RAM_1|memory~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
fiftyfivenm_lcell_comb \RAM_1|memory~402 (
// Equation(s):
// \RAM_1|memory~402_combout  = (address_counter[1] & ((address_counter[0]) # ((\RAM_1|memory~399_combout )))) # (!address_counter[1] & (!address_counter[0] & ((\RAM_1|memory~401_combout ))))

	.dataa(address_counter[1]),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~399_combout ),
	.datad(\RAM_1|memory~401_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~402_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~402 .lut_mask = 16'hB9A8;
defparam \RAM_1|memory~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
fiftyfivenm_lcell_comb \RAM_1|memory~405 (
// Equation(s):
// \RAM_1|memory~405_combout  = (address_counter[0] & ((\RAM_1|memory~402_combout  & (\RAM_1|memory~404_combout )) # (!\RAM_1|memory~402_combout  & ((\RAM_1|memory~397_combout ))))) # (!address_counter[0] & (((\RAM_1|memory~402_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~404_combout ),
	.datac(\RAM_1|memory~397_combout ),
	.datad(\RAM_1|memory~402_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~405_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~405 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
fiftyfivenm_lcell_comb \RAM_1|memory~111feeder (
// Equation(s):
// \RAM_1|memory~111feeder_combout  = \wire_hz_out_rom|out_data[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[7]~8_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~111feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
fiftyfivenm_lcell_comb \RAM_1|memory~460 (
// Equation(s):
// \RAM_1|memory~460_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (\RAM_1|memory~430_combout  & !address_counter[4])))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(\RAM_1|memory~430_combout ),
	.datad(address_counter[4]),
	.cin(gnd),
	.combout(\RAM_1|memory~460_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~460 .lut_mask = 16'h0020;
defparam \RAM_1|memory~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \RAM_1|memory~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~111 .is_wysiwyg = "true";
defparam \RAM_1|memory~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
fiftyfivenm_lcell_comb \RAM_1|memory~462 (
// Equation(s):
// \RAM_1|memory~462_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (!address_counter[4] & \RAM_1|memory~438_combout )))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(address_counter[4]),
	.datad(\RAM_1|memory~438_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~462_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~462 .lut_mask = 16'h0200;
defparam \RAM_1|memory~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \RAM_1|memory~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~103 .is_wysiwyg = "true";
defparam \RAM_1|memory~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
fiftyfivenm_lcell_comb \RAM_1|memory~413 (
// Equation(s):
// \RAM_1|memory~413_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~111_q )) # (!address_counter[0] & ((\RAM_1|memory~103_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~111_q ),
	.datac(\RAM_1|memory~103_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~413_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~413 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
fiftyfivenm_lcell_comb \RAM_1|memory~127feeder (
// Equation(s):
// \RAM_1|memory~127feeder_combout  = \wire_hz_out_rom|out_data[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[7]~8_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~127feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
fiftyfivenm_lcell_comb \RAM_1|memory~463 (
// Equation(s):
// \RAM_1|memory~463_combout  = (!active_memory_decode[0] & (active_memory_decode[1] & (\RAM_1|memory~446_combout  & !address_counter[4])))

	.dataa(active_memory_decode[0]),
	.datab(active_memory_decode[1]),
	.datac(\RAM_1|memory~446_combout ),
	.datad(address_counter[4]),
	.cin(gnd),
	.combout(\RAM_1|memory~463_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~463 .lut_mask = 16'h0040;
defparam \RAM_1|memory~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \RAM_1|memory~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~127 .is_wysiwyg = "true";
defparam \RAM_1|memory~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
fiftyfivenm_lcell_comb \RAM_1|memory~461 (
// Equation(s):
// \RAM_1|memory~461_combout  = (active_memory_decode[1] & (!address_counter[4] & (!active_memory_decode[0] & \RAM_1|memory~422_combout )))

	.dataa(active_memory_decode[1]),
	.datab(address_counter[4]),
	.datac(active_memory_decode[0]),
	.datad(\RAM_1|memory~422_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~461_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~461 .lut_mask = 16'h0200;
defparam \RAM_1|memory~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \RAM_1|memory~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~119 .is_wysiwyg = "true";
defparam \RAM_1|memory~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
fiftyfivenm_lcell_comb \RAM_1|memory~414 (
// Equation(s):
// \RAM_1|memory~414_combout  = (\RAM_1|memory~413_combout  & ((\RAM_1|memory~127_q ) # ((!address_counter[1])))) # (!\RAM_1|memory~413_combout  & (((\RAM_1|memory~119_q  & address_counter[1]))))

	.dataa(\RAM_1|memory~413_combout ),
	.datab(\RAM_1|memory~127_q ),
	.datac(\RAM_1|memory~119_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~414_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~414 .lut_mask = 16'hD8AA;
defparam \RAM_1|memory~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
fiftyfivenm_lcell_comb \RAM_1|memory~455 (
// Equation(s):
// \RAM_1|memory~455_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (!address_counter[4] & \RAM_1|memory~442_combout )))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(address_counter[4]),
	.datad(\RAM_1|memory~442_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~455_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~455 .lut_mask = 16'h0200;
defparam \RAM_1|memory~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \RAM_1|memory~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~63 .is_wysiwyg = "true";
defparam \RAM_1|memory~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
fiftyfivenm_lcell_comb \RAM_1|memory~453 (
// Equation(s):
// \RAM_1|memory~453_combout  = (!address_counter[4] & (\RAM_1|memory~416_combout  & (!active_memory_decode[0] & active_memory_decode[1])))

	.dataa(address_counter[4]),
	.datab(\RAM_1|memory~416_combout ),
	.datac(active_memory_decode[0]),
	.datad(active_memory_decode[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~453_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~453 .lut_mask = 16'h0400;
defparam \RAM_1|memory~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N23
dffeas \RAM_1|memory~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~55 .is_wysiwyg = "true";
defparam \RAM_1|memory~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
fiftyfivenm_lcell_comb \RAM_1|memory~47feeder (
// Equation(s):
// \RAM_1|memory~47feeder_combout  = \wire_hz_out_rom|out_data[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[7]~8_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~47feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
fiftyfivenm_lcell_comb \RAM_1|memory~452 (
// Equation(s):
// \RAM_1|memory~452_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (!address_counter[4] & \RAM_1|memory~426_combout )))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(address_counter[4]),
	.datad(\RAM_1|memory~426_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~452_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~452 .lut_mask = 16'h0200;
defparam \RAM_1|memory~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \RAM_1|memory~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~47 .is_wysiwyg = "true";
defparam \RAM_1|memory~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
fiftyfivenm_lcell_comb \RAM_1|memory~454 (
// Equation(s):
// \RAM_1|memory~454_combout  = (!address_counter[4] & (!active_memory_decode[0] & (active_memory_decode[1] & \RAM_1|memory~432_combout )))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~432_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~454_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~454 .lut_mask = 16'h1000;
defparam \RAM_1|memory~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \RAM_1|memory~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~39 .is_wysiwyg = "true";
defparam \RAM_1|memory~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
fiftyfivenm_lcell_comb \RAM_1|memory~406 (
// Equation(s):
// \RAM_1|memory~406_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~47_q )) # (!address_counter[0] & ((\RAM_1|memory~39_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~47_q ),
	.datac(\RAM_1|memory~39_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~406_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~406 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
fiftyfivenm_lcell_comb \RAM_1|memory~407 (
// Equation(s):
// \RAM_1|memory~407_combout  = (address_counter[1] & ((\RAM_1|memory~406_combout  & (\RAM_1|memory~63_q )) # (!\RAM_1|memory~406_combout  & ((\RAM_1|memory~55_q ))))) # (!address_counter[1] & (((\RAM_1|memory~406_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~63_q ),
	.datac(\RAM_1|memory~55_q ),
	.datad(\RAM_1|memory~406_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~407_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~407 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
fiftyfivenm_lcell_comb \RAM_1|memory~449 (
// Equation(s):
// \RAM_1|memory~449_combout  = (!address_counter[4] & (!active_memory_decode[0] & (active_memory_decode[1] & \RAM_1|memory~424_combout )))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~424_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~449_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~449 .lut_mask = 16'h1000;
defparam \RAM_1|memory~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \RAM_1|memory~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~79 .is_wysiwyg = "true";
defparam \RAM_1|memory~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
fiftyfivenm_lcell_comb \RAM_1|memory~451 (
// Equation(s):
// \RAM_1|memory~451_combout  = (!address_counter[4] & (!active_memory_decode[0] & (active_memory_decode[1] & \RAM_1|memory~440_combout )))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~440_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~451_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~451 .lut_mask = 16'h1000;
defparam \RAM_1|memory~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \RAM_1|memory~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~95 .is_wysiwyg = "true";
defparam \RAM_1|memory~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
fiftyfivenm_lcell_comb \RAM_1|memory~448 (
// Equation(s):
// \RAM_1|memory~448_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (\RAM_1|memory~418_combout  & !address_counter[4])))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(\RAM_1|memory~418_combout ),
	.datad(address_counter[4]),
	.cin(gnd),
	.combout(\RAM_1|memory~448_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~448 .lut_mask = 16'h0020;
defparam \RAM_1|memory~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \RAM_1|memory~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~87 .is_wysiwyg = "true";
defparam \RAM_1|memory~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
fiftyfivenm_lcell_comb \RAM_1|memory~450 (
// Equation(s):
// \RAM_1|memory~450_combout  = (!address_counter[4] & (!active_memory_decode[0] & (active_memory_decode[1] & \RAM_1|memory~434_combout )))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~434_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~450_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~450 .lut_mask = 16'h1000;
defparam \RAM_1|memory~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \RAM_1|memory~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~71 .is_wysiwyg = "true";
defparam \RAM_1|memory~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
fiftyfivenm_lcell_comb \RAM_1|memory~408 (
// Equation(s):
// \RAM_1|memory~408_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~87_q )) # (!address_counter[1] & ((\RAM_1|memory~71_q )))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~87_q ),
	.datac(\RAM_1|memory~71_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~408_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~408 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
fiftyfivenm_lcell_comb \RAM_1|memory~409 (
// Equation(s):
// \RAM_1|memory~409_combout  = (address_counter[0] & ((\RAM_1|memory~408_combout  & ((\RAM_1|memory~95_q ))) # (!\RAM_1|memory~408_combout  & (\RAM_1|memory~79_q )))) # (!address_counter[0] & (((\RAM_1|memory~408_combout ))))

	.dataa(\RAM_1|memory~79_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~95_q ),
	.datad(\RAM_1|memory~408_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~409_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~409 .lut_mask = 16'hF388;
defparam \RAM_1|memory~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
fiftyfivenm_lcell_comb \RAM_1|memory~457 (
// Equation(s):
// \RAM_1|memory~457_combout  = (!address_counter[4] & (!active_memory_decode[0] & (active_memory_decode[1] & \RAM_1|memory~428_combout )))

	.dataa(address_counter[4]),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~428_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~457_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~457 .lut_mask = 16'h1000;
defparam \RAM_1|memory~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N23
dffeas \RAM_1|memory~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~15 .is_wysiwyg = "true";
defparam \RAM_1|memory~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
fiftyfivenm_lcell_comb \RAM_1|memory~459 (
// Equation(s):
// \RAM_1|memory~459_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (\RAM_1|memory~444_combout  & !address_counter[4])))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(\RAM_1|memory~444_combout ),
	.datad(address_counter[4]),
	.cin(gnd),
	.combout(\RAM_1|memory~459_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~459 .lut_mask = 16'h0020;
defparam \RAM_1|memory~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N1
dffeas \RAM_1|memory~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~31 .is_wysiwyg = "true";
defparam \RAM_1|memory~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
fiftyfivenm_lcell_comb \RAM_1|memory~456 (
// Equation(s):
// \RAM_1|memory~456_combout  = (active_memory_decode[1] & (!active_memory_decode[0] & (\RAM_1|memory~420_combout  & !address_counter[4])))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(\RAM_1|memory~420_combout ),
	.datad(address_counter[4]),
	.cin(gnd),
	.combout(\RAM_1|memory~456_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~456 .lut_mask = 16'h0020;
defparam \RAM_1|memory~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \RAM_1|memory~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~23 .is_wysiwyg = "true";
defparam \RAM_1|memory~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
fiftyfivenm_lcell_comb \RAM_1|memory~458 (
// Equation(s):
// \RAM_1|memory~458_combout  = (!active_memory_decode[0] & (!address_counter[4] & (active_memory_decode[1] & \RAM_1|memory~436_combout )))

	.dataa(active_memory_decode[0]),
	.datab(address_counter[4]),
	.datac(active_memory_decode[1]),
	.datad(\RAM_1|memory~436_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~458_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~458 .lut_mask = 16'h1000;
defparam \RAM_1|memory~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \RAM_1|memory~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~7 .is_wysiwyg = "true";
defparam \RAM_1|memory~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
fiftyfivenm_lcell_comb \RAM_1|memory~410 (
// Equation(s):
// \RAM_1|memory~410_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~23_q )) # (!address_counter[1] & ((\RAM_1|memory~7_q )))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~23_q ),
	.datac(\RAM_1|memory~7_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~410_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~410 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
fiftyfivenm_lcell_comb \RAM_1|memory~411 (
// Equation(s):
// \RAM_1|memory~411_combout  = (address_counter[0] & ((\RAM_1|memory~410_combout  & ((\RAM_1|memory~31_q ))) # (!\RAM_1|memory~410_combout  & (\RAM_1|memory~15_q )))) # (!address_counter[0] & (((\RAM_1|memory~410_combout ))))

	.dataa(\RAM_1|memory~15_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~31_q ),
	.datad(\RAM_1|memory~410_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~411_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~411 .lut_mask = 16'hF388;
defparam \RAM_1|memory~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
fiftyfivenm_lcell_comb \RAM_1|memory~412 (
// Equation(s):
// \RAM_1|memory~412_combout  = (address_counter[2] & (address_counter[3])) # (!address_counter[2] & ((address_counter[3] & (\RAM_1|memory~409_combout )) # (!address_counter[3] & ((\RAM_1|memory~411_combout )))))

	.dataa(address_counter[2]),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~409_combout ),
	.datad(\RAM_1|memory~411_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~412_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~412 .lut_mask = 16'hD9C8;
defparam \RAM_1|memory~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
fiftyfivenm_lcell_comb \RAM_1|memory~415 (
// Equation(s):
// \RAM_1|memory~415_combout  = (address_counter[2] & ((\RAM_1|memory~412_combout  & (\RAM_1|memory~414_combout )) # (!\RAM_1|memory~412_combout  & ((\RAM_1|memory~407_combout ))))) # (!address_counter[2] & (((\RAM_1|memory~412_combout ))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~414_combout ),
	.datac(\RAM_1|memory~407_combout ),
	.datad(\RAM_1|memory~412_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~415_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~415 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
fiftyfivenm_lcell_comb \wire_hz_out_ram|out_data[7]~7 (
// Equation(s):
// \wire_hz_out_ram|out_data[7]~7_combout  = ((address_counter[4] & (\RAM_1|memory~405_combout )) # (!address_counter[4] & ((\RAM_1|memory~415_combout )))) # (!\Decoder1~0_combout )

	.dataa(\Decoder1~0_combout ),
	.datab(address_counter[4]),
	.datac(\RAM_1|memory~405_combout ),
	.datad(\RAM_1|memory~415_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_ram|out_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_ram|out_data[7]~7 .lut_mask = 16'hF7D5;
defparam \wire_hz_out_ram|out_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
fiftyfivenm_lcell_comb \wire_hz_in_buffer|out_data[7]~7 (
// Equation(s):
// \wire_hz_in_buffer|out_data[7]~7_combout  = ((active_memory_decode[1] & \wire_hz_out_ram|out_data[7]~7_combout )) # (!active_memory_decode[0])

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(gnd),
	.datad(\wire_hz_out_ram|out_data[7]~7_combout ),
	.cin(gnd),
	.combout(\wire_hz_in_buffer|out_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_in_buffer|out_data[7]~7 .lut_mask = 16'hBB33;
defparam \wire_hz_in_buffer|out_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
fiftyfivenm_lcell_comb \wire_hz_out_rom|out_data[6]~7 (
// Equation(s):
// \wire_hz_out_rom|out_data[6]~7_combout  = ((active_memory_decode[0]) # (\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a6 )) # (!active_memory_decode[1])

	.dataa(gnd),
	.datab(active_memory_decode[1]),
	.datac(active_memory_decode[0]),
	.datad(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.cin(gnd),
	.combout(\wire_hz_out_rom|out_data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_rom|out_data[6]~7 .lut_mask = 16'hFFF3;
defparam \wire_hz_out_rom|out_data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
fiftyfivenm_lcell_comb \RAM_1|memory~222feeder (
// Equation(s):
// \RAM_1|memory~222feeder_combout  = \wire_hz_out_rom|out_data[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[6]~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~222feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~222feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~222feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \RAM_1|memory~222 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~222 .is_wysiwyg = "true";
defparam \RAM_1|memory~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \RAM_1|memory~254 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~254 .is_wysiwyg = "true";
defparam \RAM_1|memory~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
fiftyfivenm_lcell_comb \RAM_1|memory~190feeder (
// Equation(s):
// \RAM_1|memory~190feeder_combout  = \wire_hz_out_rom|out_data[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[6]~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~190feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N15
dffeas \RAM_1|memory~190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~190 .is_wysiwyg = "true";
defparam \RAM_1|memory~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \RAM_1|memory~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~158 .is_wysiwyg = "true";
defparam \RAM_1|memory~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
fiftyfivenm_lcell_comb \RAM_1|memory~383 (
// Equation(s):
// \RAM_1|memory~383_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~190_q )) # (!address_counter[2] & ((\RAM_1|memory~158_q )))))

	.dataa(\RAM_1|memory~190_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~158_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~383_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~383 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
fiftyfivenm_lcell_comb \RAM_1|memory~384 (
// Equation(s):
// \RAM_1|memory~384_combout  = (address_counter[3] & ((\RAM_1|memory~383_combout  & ((\RAM_1|memory~254_q ))) # (!\RAM_1|memory~383_combout  & (\RAM_1|memory~222_q )))) # (!address_counter[3] & (((\RAM_1|memory~383_combout ))))

	.dataa(\RAM_1|memory~222_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~254_q ),
	.datad(\RAM_1|memory~383_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~384_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~384 .lut_mask = 16'hF388;
defparam \RAM_1|memory~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
fiftyfivenm_lcell_comb \RAM_1|memory~246feeder (
// Equation(s):
// \RAM_1|memory~246feeder_combout  = \wire_hz_out_rom|out_data[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[6]~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~246feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N19
dffeas \RAM_1|memory~246 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~246 .is_wysiwyg = "true";
defparam \RAM_1|memory~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \RAM_1|memory~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~182 .is_wysiwyg = "true";
defparam \RAM_1|memory~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
fiftyfivenm_lcell_comb \RAM_1|memory~214feeder (
// Equation(s):
// \RAM_1|memory~214feeder_combout  = \wire_hz_out_rom|out_data[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[6]~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~214feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \RAM_1|memory~214 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~214 .is_wysiwyg = "true";
defparam \RAM_1|memory~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \RAM_1|memory~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~150 .is_wysiwyg = "true";
defparam \RAM_1|memory~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
fiftyfivenm_lcell_comb \RAM_1|memory~376 (
// Equation(s):
// \RAM_1|memory~376_combout  = (address_counter[3] & ((\RAM_1|memory~214_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~150_q  & !address_counter[2]))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~214_q ),
	.datac(\RAM_1|memory~150_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~376_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~376 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
fiftyfivenm_lcell_comb \RAM_1|memory~377 (
// Equation(s):
// \RAM_1|memory~377_combout  = (address_counter[2] & ((\RAM_1|memory~376_combout  & (\RAM_1|memory~246_q )) # (!\RAM_1|memory~376_combout  & ((\RAM_1|memory~182_q ))))) # (!address_counter[2] & (((\RAM_1|memory~376_combout ))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~246_q ),
	.datac(\RAM_1|memory~182_q ),
	.datad(\RAM_1|memory~376_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~377_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~377 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \RAM_1|memory~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~166 .is_wysiwyg = "true";
defparam \RAM_1|memory~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \RAM_1|memory~230 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~230 .is_wysiwyg = "true";
defparam \RAM_1|memory~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
fiftyfivenm_lcell_comb \RAM_1|memory~198feeder (
// Equation(s):
// \RAM_1|memory~198feeder_combout  = \wire_hz_out_rom|out_data[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[6]~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~198feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~198feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~198feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \RAM_1|memory~198 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~198 .is_wysiwyg = "true";
defparam \RAM_1|memory~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \RAM_1|memory~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~134 .is_wysiwyg = "true";
defparam \RAM_1|memory~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
fiftyfivenm_lcell_comb \RAM_1|memory~380 (
// Equation(s):
// \RAM_1|memory~380_combout  = (address_counter[2] & (((address_counter[3])))) # (!address_counter[2] & ((address_counter[3] & (\RAM_1|memory~198_q )) # (!address_counter[3] & ((\RAM_1|memory~134_q )))))

	.dataa(\RAM_1|memory~198_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~134_q ),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~380_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~380 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
fiftyfivenm_lcell_comb \RAM_1|memory~381 (
// Equation(s):
// \RAM_1|memory~381_combout  = (address_counter[2] & ((\RAM_1|memory~380_combout  & ((\RAM_1|memory~230_q ))) # (!\RAM_1|memory~380_combout  & (\RAM_1|memory~166_q )))) # (!address_counter[2] & (((\RAM_1|memory~380_combout ))))

	.dataa(\RAM_1|memory~166_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~230_q ),
	.datad(\RAM_1|memory~380_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~381_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~381 .lut_mask = 16'hF388;
defparam \RAM_1|memory~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \RAM_1|memory~206 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~206 .is_wysiwyg = "true";
defparam \RAM_1|memory~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \RAM_1|memory~238 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~238 .is_wysiwyg = "true";
defparam \RAM_1|memory~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \RAM_1|memory~174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~174 .is_wysiwyg = "true";
defparam \RAM_1|memory~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \RAM_1|memory~142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~142 .is_wysiwyg = "true";
defparam \RAM_1|memory~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
fiftyfivenm_lcell_comb \RAM_1|memory~378 (
// Equation(s):
// \RAM_1|memory~378_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~174_q )) # (!address_counter[2] & ((\RAM_1|memory~142_q )))))

	.dataa(\RAM_1|memory~174_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~142_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~378_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~378 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
fiftyfivenm_lcell_comb \RAM_1|memory~379 (
// Equation(s):
// \RAM_1|memory~379_combout  = (address_counter[3] & ((\RAM_1|memory~378_combout  & ((\RAM_1|memory~238_q ))) # (!\RAM_1|memory~378_combout  & (\RAM_1|memory~206_q )))) # (!address_counter[3] & (((\RAM_1|memory~378_combout ))))

	.dataa(\RAM_1|memory~206_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~238_q ),
	.datad(\RAM_1|memory~378_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~379_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~379 .lut_mask = 16'hF388;
defparam \RAM_1|memory~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
fiftyfivenm_lcell_comb \RAM_1|memory~382 (
// Equation(s):
// \RAM_1|memory~382_combout  = (address_counter[1] & (address_counter[0])) # (!address_counter[1] & ((address_counter[0] & ((\RAM_1|memory~379_combout ))) # (!address_counter[0] & (\RAM_1|memory~381_combout ))))

	.dataa(address_counter[1]),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~381_combout ),
	.datad(\RAM_1|memory~379_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~382_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~382 .lut_mask = 16'hDC98;
defparam \RAM_1|memory~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
fiftyfivenm_lcell_comb \RAM_1|memory~385 (
// Equation(s):
// \RAM_1|memory~385_combout  = (address_counter[1] & ((\RAM_1|memory~382_combout  & (\RAM_1|memory~384_combout )) # (!\RAM_1|memory~382_combout  & ((\RAM_1|memory~377_combout ))))) # (!address_counter[1] & (((\RAM_1|memory~382_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~384_combout ),
	.datac(\RAM_1|memory~377_combout ),
	.datad(\RAM_1|memory~382_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~385_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~385 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \RAM_1|memory~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~78 .is_wysiwyg = "true";
defparam \RAM_1|memory~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \RAM_1|memory~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~70 .is_wysiwyg = "true";
defparam \RAM_1|memory~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
fiftyfivenm_lcell_comb \RAM_1|memory~386 (
// Equation(s):
// \RAM_1|memory~386_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~78_q )) # (!address_counter[0] & ((\RAM_1|memory~70_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~78_q ),
	.datac(\RAM_1|memory~70_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~386_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~386 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \RAM_1|memory~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~94 .is_wysiwyg = "true";
defparam \RAM_1|memory~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \RAM_1|memory~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~86 .is_wysiwyg = "true";
defparam \RAM_1|memory~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
fiftyfivenm_lcell_comb \RAM_1|memory~387 (
// Equation(s):
// \RAM_1|memory~387_combout  = (\RAM_1|memory~386_combout  & ((\RAM_1|memory~94_q ) # ((!address_counter[1])))) # (!\RAM_1|memory~386_combout  & (((\RAM_1|memory~86_q  & address_counter[1]))))

	.dataa(\RAM_1|memory~386_combout ),
	.datab(\RAM_1|memory~94_q ),
	.datac(\RAM_1|memory~86_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~387_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~387 .lut_mask = 16'hD8AA;
defparam \RAM_1|memory~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N3
dffeas \RAM_1|memory~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~126 .is_wysiwyg = "true";
defparam \RAM_1|memory~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \RAM_1|memory~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~110 .is_wysiwyg = "true";
defparam \RAM_1|memory~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
fiftyfivenm_lcell_comb \RAM_1|memory~118feeder (
// Equation(s):
// \RAM_1|memory~118feeder_combout  = \wire_hz_out_rom|out_data[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[6]~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~118feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \RAM_1|memory~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~118 .is_wysiwyg = "true";
defparam \RAM_1|memory~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \RAM_1|memory~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~102 .is_wysiwyg = "true";
defparam \RAM_1|memory~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
fiftyfivenm_lcell_comb \RAM_1|memory~393 (
// Equation(s):
// \RAM_1|memory~393_combout  = (address_counter[1] & ((\RAM_1|memory~118_q ) # ((address_counter[0])))) # (!address_counter[1] & (((\RAM_1|memory~102_q  & !address_counter[0]))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~118_q ),
	.datac(\RAM_1|memory~102_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~393_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~393 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
fiftyfivenm_lcell_comb \RAM_1|memory~394 (
// Equation(s):
// \RAM_1|memory~394_combout  = (address_counter[0] & ((\RAM_1|memory~393_combout  & (\RAM_1|memory~126_q )) # (!\RAM_1|memory~393_combout  & ((\RAM_1|memory~110_q ))))) # (!address_counter[0] & (((\RAM_1|memory~393_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~126_q ),
	.datac(\RAM_1|memory~110_q ),
	.datad(\RAM_1|memory~393_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~394_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~394 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \RAM_1|memory~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~22 .is_wysiwyg = "true";
defparam \RAM_1|memory~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N9
dffeas \RAM_1|memory~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~30 .is_wysiwyg = "true";
defparam \RAM_1|memory~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \RAM_1|memory~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~14 .is_wysiwyg = "true";
defparam \RAM_1|memory~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \RAM_1|memory~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~6 .is_wysiwyg = "true";
defparam \RAM_1|memory~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
fiftyfivenm_lcell_comb \RAM_1|memory~390 (
// Equation(s):
// \RAM_1|memory~390_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~14_q )) # (!address_counter[0] & ((\RAM_1|memory~6_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~14_q ),
	.datac(\RAM_1|memory~6_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~390_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~390 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
fiftyfivenm_lcell_comb \RAM_1|memory~391 (
// Equation(s):
// \RAM_1|memory~391_combout  = (address_counter[1] & ((\RAM_1|memory~390_combout  & ((\RAM_1|memory~30_q ))) # (!\RAM_1|memory~390_combout  & (\RAM_1|memory~22_q )))) # (!address_counter[1] & (((\RAM_1|memory~390_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~22_q ),
	.datac(\RAM_1|memory~30_q ),
	.datad(\RAM_1|memory~390_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~391_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~391 .lut_mask = 16'hF588;
defparam \RAM_1|memory~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
fiftyfivenm_lcell_comb \RAM_1|memory~46feeder (
// Equation(s):
// \RAM_1|memory~46feeder_combout  = \wire_hz_out_rom|out_data[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[6]~7_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~46feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \RAM_1|memory~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~46 .is_wysiwyg = "true";
defparam \RAM_1|memory~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \RAM_1|memory~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~62 .is_wysiwyg = "true";
defparam \RAM_1|memory~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N13
dffeas \RAM_1|memory~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~54 .is_wysiwyg = "true";
defparam \RAM_1|memory~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \RAM_1|memory~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~38 .is_wysiwyg = "true";
defparam \RAM_1|memory~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
fiftyfivenm_lcell_comb \RAM_1|memory~388 (
// Equation(s):
// \RAM_1|memory~388_combout  = (address_counter[1] & ((\RAM_1|memory~54_q ) # ((address_counter[0])))) # (!address_counter[1] & (((\RAM_1|memory~38_q  & !address_counter[0]))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~54_q ),
	.datac(\RAM_1|memory~38_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~388_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~388 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
fiftyfivenm_lcell_comb \RAM_1|memory~389 (
// Equation(s):
// \RAM_1|memory~389_combout  = (address_counter[0] & ((\RAM_1|memory~388_combout  & ((\RAM_1|memory~62_q ))) # (!\RAM_1|memory~388_combout  & (\RAM_1|memory~46_q )))) # (!address_counter[0] & (((\RAM_1|memory~388_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~46_q ),
	.datac(\RAM_1|memory~62_q ),
	.datad(\RAM_1|memory~388_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~389_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~389 .lut_mask = 16'hF588;
defparam \RAM_1|memory~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
fiftyfivenm_lcell_comb \RAM_1|memory~392 (
// Equation(s):
// \RAM_1|memory~392_combout  = (address_counter[2] & ((address_counter[3]) # ((\RAM_1|memory~389_combout )))) # (!address_counter[2] & (!address_counter[3] & (\RAM_1|memory~391_combout )))

	.dataa(address_counter[2]),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~391_combout ),
	.datad(\RAM_1|memory~389_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~392_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~392 .lut_mask = 16'hBA98;
defparam \RAM_1|memory~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
fiftyfivenm_lcell_comb \RAM_1|memory~395 (
// Equation(s):
// \RAM_1|memory~395_combout  = (address_counter[3] & ((\RAM_1|memory~392_combout  & ((\RAM_1|memory~394_combout ))) # (!\RAM_1|memory~392_combout  & (\RAM_1|memory~387_combout )))) # (!address_counter[3] & (((\RAM_1|memory~392_combout ))))

	.dataa(\RAM_1|memory~387_combout ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~394_combout ),
	.datad(\RAM_1|memory~392_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~395_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~395 .lut_mask = 16'hF388;
defparam \RAM_1|memory~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
fiftyfivenm_lcell_comb \wire_hz_out_ram|out_data[6]~6 (
// Equation(s):
// \wire_hz_out_ram|out_data[6]~6_combout  = ((address_counter[4] & (\RAM_1|memory~385_combout )) # (!address_counter[4] & ((\RAM_1|memory~395_combout )))) # (!\Decoder1~0_combout )

	.dataa(\Decoder1~0_combout ),
	.datab(address_counter[4]),
	.datac(\RAM_1|memory~385_combout ),
	.datad(\RAM_1|memory~395_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_ram|out_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_ram|out_data[6]~6 .lut_mask = 16'hF7D5;
defparam \wire_hz_out_ram|out_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
fiftyfivenm_lcell_comb \wire_hz_in_buffer|out_data[6]~6 (
// Equation(s):
// \wire_hz_in_buffer|out_data[6]~6_combout  = ((active_memory_decode[1] & \wire_hz_out_ram|out_data[6]~6_combout )) # (!active_memory_decode[0])

	.dataa(gnd),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\wire_hz_out_ram|out_data[6]~6_combout ),
	.cin(gnd),
	.combout(\wire_hz_in_buffer|out_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_in_buffer|out_data[6]~6 .lut_mask = 16'hF333;
defparam \wire_hz_in_buffer|out_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
fiftyfivenm_lcell_comb \wire_hz_out_rom|out_data[5]~6 (
// Equation(s):
// \wire_hz_out_rom|out_data[5]~6_combout  = (active_memory_decode[0]) # ((\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a5 ) # (!active_memory_decode[1]))

	.dataa(active_memory_decode[0]),
	.datab(gnd),
	.datac(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.datad(active_memory_decode[1]),
	.cin(gnd),
	.combout(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_rom|out_data[5]~6 .lut_mask = 16'hFAFF;
defparam \wire_hz_out_rom|out_data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
fiftyfivenm_lcell_comb \RAM_1|memory~61feeder (
// Equation(s):
// \RAM_1|memory~61feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~61feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \RAM_1|memory~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~61 .is_wysiwyg = "true";
defparam \RAM_1|memory~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N29
dffeas \RAM_1|memory~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~53 .is_wysiwyg = "true";
defparam \RAM_1|memory~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
fiftyfivenm_lcell_comb \RAM_1|memory~45feeder (
// Equation(s):
// \RAM_1|memory~45feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~45feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \RAM_1|memory~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~45 .is_wysiwyg = "true";
defparam \RAM_1|memory~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \RAM_1|memory~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~37 .is_wysiwyg = "true";
defparam \RAM_1|memory~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
fiftyfivenm_lcell_comb \RAM_1|memory~366 (
// Equation(s):
// \RAM_1|memory~366_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~45_q )) # (!address_counter[0] & ((\RAM_1|memory~37_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~45_q ),
	.datac(\RAM_1|memory~37_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~366_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~366 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
fiftyfivenm_lcell_comb \RAM_1|memory~367 (
// Equation(s):
// \RAM_1|memory~367_combout  = (address_counter[1] & ((\RAM_1|memory~366_combout  & (\RAM_1|memory~61_q )) # (!\RAM_1|memory~366_combout  & ((\RAM_1|memory~53_q ))))) # (!address_counter[1] & (((\RAM_1|memory~366_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~61_q ),
	.datac(\RAM_1|memory~53_q ),
	.datad(\RAM_1|memory~366_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~367_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~367 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \RAM_1|memory~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~77 .is_wysiwyg = "true";
defparam \RAM_1|memory~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \RAM_1|memory~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~93 .is_wysiwyg = "true";
defparam \RAM_1|memory~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
fiftyfivenm_lcell_comb \RAM_1|memory~85feeder (
// Equation(s):
// \RAM_1|memory~85feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~85feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \RAM_1|memory~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~85 .is_wysiwyg = "true";
defparam \RAM_1|memory~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \RAM_1|memory~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~69 .is_wysiwyg = "true";
defparam \RAM_1|memory~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
fiftyfivenm_lcell_comb \RAM_1|memory~368 (
// Equation(s):
// \RAM_1|memory~368_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~85_q )) # (!address_counter[1] & ((\RAM_1|memory~69_q )))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~85_q ),
	.datac(\RAM_1|memory~69_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~368_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~368 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
fiftyfivenm_lcell_comb \RAM_1|memory~369 (
// Equation(s):
// \RAM_1|memory~369_combout  = (address_counter[0] & ((\RAM_1|memory~368_combout  & ((\RAM_1|memory~93_q ))) # (!\RAM_1|memory~368_combout  & (\RAM_1|memory~77_q )))) # (!address_counter[0] & (((\RAM_1|memory~368_combout ))))

	.dataa(\RAM_1|memory~77_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~93_q ),
	.datad(\RAM_1|memory~368_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~369_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~369 .lut_mask = 16'hF388;
defparam \RAM_1|memory~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
fiftyfivenm_lcell_comb \RAM_1|memory~13feeder (
// Equation(s):
// \RAM_1|memory~13feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~13feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \RAM_1|memory~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~13 .is_wysiwyg = "true";
defparam \RAM_1|memory~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \RAM_1|memory~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~29 .is_wysiwyg = "true";
defparam \RAM_1|memory~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \RAM_1|memory~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~21 .is_wysiwyg = "true";
defparam \RAM_1|memory~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \RAM_1|memory~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~5 .is_wysiwyg = "true";
defparam \RAM_1|memory~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
fiftyfivenm_lcell_comb \RAM_1|memory~370 (
// Equation(s):
// \RAM_1|memory~370_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~21_q )) # (!address_counter[1] & ((\RAM_1|memory~5_q )))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~21_q ),
	.datac(\RAM_1|memory~5_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~370_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~370 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
fiftyfivenm_lcell_comb \RAM_1|memory~371 (
// Equation(s):
// \RAM_1|memory~371_combout  = (address_counter[0] & ((\RAM_1|memory~370_combout  & ((\RAM_1|memory~29_q ))) # (!\RAM_1|memory~370_combout  & (\RAM_1|memory~13_q )))) # (!address_counter[0] & (((\RAM_1|memory~370_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~13_q ),
	.datac(\RAM_1|memory~29_q ),
	.datad(\RAM_1|memory~370_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~371_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~371 .lut_mask = 16'hF588;
defparam \RAM_1|memory~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
fiftyfivenm_lcell_comb \RAM_1|memory~372 (
// Equation(s):
// \RAM_1|memory~372_combout  = (address_counter[2] & (address_counter[3])) # (!address_counter[2] & ((address_counter[3] & (\RAM_1|memory~369_combout )) # (!address_counter[3] & ((\RAM_1|memory~371_combout )))))

	.dataa(address_counter[2]),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~369_combout ),
	.datad(\RAM_1|memory~371_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~372_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~372 .lut_mask = 16'hD9C8;
defparam \RAM_1|memory~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
fiftyfivenm_lcell_comb \RAM_1|memory~125feeder (
// Equation(s):
// \RAM_1|memory~125feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~125feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~125feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~125feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \RAM_1|memory~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~125 .is_wysiwyg = "true";
defparam \RAM_1|memory~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \RAM_1|memory~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~117 .is_wysiwyg = "true";
defparam \RAM_1|memory~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
fiftyfivenm_lcell_comb \RAM_1|memory~109feeder (
// Equation(s):
// \RAM_1|memory~109feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~109feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~109feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~109feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \RAM_1|memory~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~109 .is_wysiwyg = "true";
defparam \RAM_1|memory~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \RAM_1|memory~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~101 .is_wysiwyg = "true";
defparam \RAM_1|memory~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
fiftyfivenm_lcell_comb \RAM_1|memory~373 (
// Equation(s):
// \RAM_1|memory~373_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~109_q )) # (!address_counter[0] & ((\RAM_1|memory~101_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~109_q ),
	.datac(\RAM_1|memory~101_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~373_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~373 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
fiftyfivenm_lcell_comb \RAM_1|memory~374 (
// Equation(s):
// \RAM_1|memory~374_combout  = (address_counter[1] & ((\RAM_1|memory~373_combout  & (\RAM_1|memory~125_q )) # (!\RAM_1|memory~373_combout  & ((\RAM_1|memory~117_q ))))) # (!address_counter[1] & (((\RAM_1|memory~373_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~125_q ),
	.datac(\RAM_1|memory~117_q ),
	.datad(\RAM_1|memory~373_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~374_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~374 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
fiftyfivenm_lcell_comb \RAM_1|memory~375 (
// Equation(s):
// \RAM_1|memory~375_combout  = (address_counter[2] & ((\RAM_1|memory~372_combout  & ((\RAM_1|memory~374_combout ))) # (!\RAM_1|memory~372_combout  & (\RAM_1|memory~367_combout )))) # (!address_counter[2] & (((\RAM_1|memory~372_combout ))))

	.dataa(\RAM_1|memory~367_combout ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~372_combout ),
	.datad(\RAM_1|memory~374_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~375_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~375 .lut_mask = 16'hF838;
defparam \RAM_1|memory~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N3
dffeas \RAM_1|memory~189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~189 .is_wysiwyg = "true";
defparam \RAM_1|memory~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \RAM_1|memory~253 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~253 .is_wysiwyg = "true";
defparam \RAM_1|memory~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
fiftyfivenm_lcell_comb \RAM_1|memory~221feeder (
// Equation(s):
// \RAM_1|memory~221feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~221feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~221feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~221feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \RAM_1|memory~221 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~221feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~221 .is_wysiwyg = "true";
defparam \RAM_1|memory~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \RAM_1|memory~157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~157 .is_wysiwyg = "true";
defparam \RAM_1|memory~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
fiftyfivenm_lcell_comb \RAM_1|memory~363 (
// Equation(s):
// \RAM_1|memory~363_combout  = (address_counter[3] & ((\RAM_1|memory~221_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~157_q  & !address_counter[2]))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~221_q ),
	.datac(\RAM_1|memory~157_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~363_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~363 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
fiftyfivenm_lcell_comb \RAM_1|memory~364 (
// Equation(s):
// \RAM_1|memory~364_combout  = (address_counter[2] & ((\RAM_1|memory~363_combout  & ((\RAM_1|memory~253_q ))) # (!\RAM_1|memory~363_combout  & (\RAM_1|memory~189_q )))) # (!address_counter[2] & (((\RAM_1|memory~363_combout ))))

	.dataa(\RAM_1|memory~189_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~253_q ),
	.datad(\RAM_1|memory~363_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~364_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~364 .lut_mask = 16'hF388;
defparam \RAM_1|memory~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
fiftyfivenm_lcell_comb \RAM_1|memory~205feeder (
// Equation(s):
// \RAM_1|memory~205feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~205feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~205feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~205feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \RAM_1|memory~205 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~205 .is_wysiwyg = "true";
defparam \RAM_1|memory~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \RAM_1|memory~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~141 .is_wysiwyg = "true";
defparam \RAM_1|memory~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
fiftyfivenm_lcell_comb \RAM_1|memory~356 (
// Equation(s):
// \RAM_1|memory~356_combout  = (address_counter[3] & ((\RAM_1|memory~205_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~141_q  & !address_counter[2]))))

	.dataa(\RAM_1|memory~205_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~141_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~356_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~356 .lut_mask = 16'hCCB8;
defparam \RAM_1|memory~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \RAM_1|memory~237 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~237 .is_wysiwyg = "true";
defparam \RAM_1|memory~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
fiftyfivenm_lcell_comb \RAM_1|memory~173feeder (
// Equation(s):
// \RAM_1|memory~173feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~173feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \RAM_1|memory~173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~173 .is_wysiwyg = "true";
defparam \RAM_1|memory~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
fiftyfivenm_lcell_comb \RAM_1|memory~357 (
// Equation(s):
// \RAM_1|memory~357_combout  = (address_counter[2] & ((\RAM_1|memory~356_combout  & (\RAM_1|memory~237_q )) # (!\RAM_1|memory~356_combout  & ((\RAM_1|memory~173_q ))))) # (!address_counter[2] & (\RAM_1|memory~356_combout ))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~356_combout ),
	.datac(\RAM_1|memory~237_q ),
	.datad(\RAM_1|memory~173_q ),
	.cin(gnd),
	.combout(\RAM_1|memory~357_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~357 .lut_mask = 16'hE6C4;
defparam \RAM_1|memory~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \RAM_1|memory~197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~197 .is_wysiwyg = "true";
defparam \RAM_1|memory~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \RAM_1|memory~229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~229 .is_wysiwyg = "true";
defparam \RAM_1|memory~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
fiftyfivenm_lcell_comb \RAM_1|memory~165feeder (
// Equation(s):
// \RAM_1|memory~165feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~165feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \RAM_1|memory~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~165 .is_wysiwyg = "true";
defparam \RAM_1|memory~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \RAM_1|memory~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~133 .is_wysiwyg = "true";
defparam \RAM_1|memory~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
fiftyfivenm_lcell_comb \RAM_1|memory~360 (
// Equation(s):
// \RAM_1|memory~360_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~165_q )) # (!address_counter[2] & ((\RAM_1|memory~133_q )))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~165_q ),
	.datac(\RAM_1|memory~133_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~360_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~360 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
fiftyfivenm_lcell_comb \RAM_1|memory~361 (
// Equation(s):
// \RAM_1|memory~361_combout  = (address_counter[3] & ((\RAM_1|memory~360_combout  & ((\RAM_1|memory~229_q ))) # (!\RAM_1|memory~360_combout  & (\RAM_1|memory~197_q )))) # (!address_counter[3] & (((\RAM_1|memory~360_combout ))))

	.dataa(\RAM_1|memory~197_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~229_q ),
	.datad(\RAM_1|memory~360_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~361_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~361 .lut_mask = 16'hF388;
defparam \RAM_1|memory~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \RAM_1|memory~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~181 .is_wysiwyg = "true";
defparam \RAM_1|memory~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N1
dffeas \RAM_1|memory~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~149 .is_wysiwyg = "true";
defparam \RAM_1|memory~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
fiftyfivenm_lcell_comb \RAM_1|memory~358 (
// Equation(s):
// \RAM_1|memory~358_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~181_q )) # (!address_counter[2] & ((\RAM_1|memory~149_q )))))

	.dataa(\RAM_1|memory~181_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~149_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~358_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~358 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \RAM_1|memory~245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_rom|out_data[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~245 .is_wysiwyg = "true";
defparam \RAM_1|memory~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
fiftyfivenm_lcell_comb \RAM_1|memory~213feeder (
// Equation(s):
// \RAM_1|memory~213feeder_combout  = \wire_hz_out_rom|out_data[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_rom|out_data[5]~6_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~213feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~213feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~213feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \RAM_1|memory~213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~213 .is_wysiwyg = "true";
defparam \RAM_1|memory~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
fiftyfivenm_lcell_comb \RAM_1|memory~359 (
// Equation(s):
// \RAM_1|memory~359_combout  = (\RAM_1|memory~358_combout  & (((\RAM_1|memory~245_q )) # (!address_counter[3]))) # (!\RAM_1|memory~358_combout  & (address_counter[3] & ((\RAM_1|memory~213_q ))))

	.dataa(\RAM_1|memory~358_combout ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~245_q ),
	.datad(\RAM_1|memory~213_q ),
	.cin(gnd),
	.combout(\RAM_1|memory~359_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~359 .lut_mask = 16'hE6A2;
defparam \RAM_1|memory~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
fiftyfivenm_lcell_comb \RAM_1|memory~362 (
// Equation(s):
// \RAM_1|memory~362_combout  = (address_counter[1] & ((address_counter[0]) # ((\RAM_1|memory~359_combout )))) # (!address_counter[1] & (!address_counter[0] & (\RAM_1|memory~361_combout )))

	.dataa(address_counter[1]),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~361_combout ),
	.datad(\RAM_1|memory~359_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~362_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~362 .lut_mask = 16'hBA98;
defparam \RAM_1|memory~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
fiftyfivenm_lcell_comb \RAM_1|memory~365 (
// Equation(s):
// \RAM_1|memory~365_combout  = (address_counter[0] & ((\RAM_1|memory~362_combout  & (\RAM_1|memory~364_combout )) # (!\RAM_1|memory~362_combout  & ((\RAM_1|memory~357_combout ))))) # (!address_counter[0] & (((\RAM_1|memory~362_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~364_combout ),
	.datac(\RAM_1|memory~357_combout ),
	.datad(\RAM_1|memory~362_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~365_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~365 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
fiftyfivenm_lcell_comb \wire_hz_out_ram|out_data[5]~5 (
// Equation(s):
// \wire_hz_out_ram|out_data[5]~5_combout  = ((address_counter[4] & ((\RAM_1|memory~365_combout ))) # (!address_counter[4] & (\RAM_1|memory~375_combout ))) # (!\Decoder1~0_combout )

	.dataa(address_counter[4]),
	.datab(\Decoder1~0_combout ),
	.datac(\RAM_1|memory~375_combout ),
	.datad(\RAM_1|memory~365_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_ram|out_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_ram|out_data[5]~5 .lut_mask = 16'hFB73;
defparam \wire_hz_out_ram|out_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
fiftyfivenm_lcell_comb \wire_hz_in_buffer|out_data[5]~5 (
// Equation(s):
// \wire_hz_in_buffer|out_data[5]~5_combout  = ((active_memory_decode[1] & \wire_hz_out_ram|out_data[5]~5_combout )) # (!active_memory_decode[0])

	.dataa(gnd),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\wire_hz_out_ram|out_data[5]~5_combout ),
	.cin(gnd),
	.combout(\wire_hz_in_buffer|out_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_in_buffer|out_data[5]~5 .lut_mask = 16'hF333;
defparam \wire_hz_in_buffer|out_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[4]~14 (
// Equation(s):
// \wire_hz_out_buffer|out_data[4]~14_combout  = (active_memory_decode[0]) # ((\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a4 ) # (!active_memory_decode[1]))

	.dataa(active_memory_decode[0]),
	.datab(gnd),
	.datac(active_memory_decode[1]),
	.datad(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a4 ),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[4]~14 .lut_mask = 16'hFFAF;
defparam \wire_hz_out_buffer|out_data[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
fiftyfivenm_lcell_comb \RAM_1|memory~92feeder (
// Equation(s):
// \RAM_1|memory~92feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~92feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \RAM_1|memory~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~92 .is_wysiwyg = "true";
defparam \RAM_1|memory~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \RAM_1|memory~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~84 .is_wysiwyg = "true";
defparam \RAM_1|memory~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
fiftyfivenm_lcell_comb \RAM_1|memory~76feeder (
// Equation(s):
// \RAM_1|memory~76feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~76feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \RAM_1|memory~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~76 .is_wysiwyg = "true";
defparam \RAM_1|memory~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \RAM_1|memory~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~68 .is_wysiwyg = "true";
defparam \RAM_1|memory~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
fiftyfivenm_lcell_comb \RAM_1|memory~346 (
// Equation(s):
// \RAM_1|memory~346_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~76_q )) # (!address_counter[0] & ((\RAM_1|memory~68_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~76_q ),
	.datac(\RAM_1|memory~68_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~346_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~346 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
fiftyfivenm_lcell_comb \RAM_1|memory~347 (
// Equation(s):
// \RAM_1|memory~347_combout  = (address_counter[1] & ((\RAM_1|memory~346_combout  & (\RAM_1|memory~92_q )) # (!\RAM_1|memory~346_combout  & ((\RAM_1|memory~84_q ))))) # (!address_counter[1] & (((\RAM_1|memory~346_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~92_q ),
	.datac(\RAM_1|memory~84_q ),
	.datad(\RAM_1|memory~346_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~347_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~347 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \RAM_1|memory~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~124 .is_wysiwyg = "true";
defparam \RAM_1|memory~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \RAM_1|memory~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~108 .is_wysiwyg = "true";
defparam \RAM_1|memory~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
fiftyfivenm_lcell_comb \RAM_1|memory~116feeder (
// Equation(s):
// \RAM_1|memory~116feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~116feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \RAM_1|memory~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~116 .is_wysiwyg = "true";
defparam \RAM_1|memory~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \RAM_1|memory~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~100 .is_wysiwyg = "true";
defparam \RAM_1|memory~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
fiftyfivenm_lcell_comb \RAM_1|memory~353 (
// Equation(s):
// \RAM_1|memory~353_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~116_q )) # (!address_counter[1] & ((\RAM_1|memory~100_q )))))

	.dataa(\RAM_1|memory~116_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~100_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~353_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~353 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
fiftyfivenm_lcell_comb \RAM_1|memory~354 (
// Equation(s):
// \RAM_1|memory~354_combout  = (address_counter[0] & ((\RAM_1|memory~353_combout  & (\RAM_1|memory~124_q )) # (!\RAM_1|memory~353_combout  & ((\RAM_1|memory~108_q ))))) # (!address_counter[0] & (((\RAM_1|memory~353_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~124_q ),
	.datac(\RAM_1|memory~108_q ),
	.datad(\RAM_1|memory~353_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~354_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~354 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
fiftyfivenm_lcell_comb \RAM_1|memory~44feeder (
// Equation(s):
// \RAM_1|memory~44feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~44feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \RAM_1|memory~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~44 .is_wysiwyg = "true";
defparam \RAM_1|memory~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \RAM_1|memory~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~60 .is_wysiwyg = "true";
defparam \RAM_1|memory~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
fiftyfivenm_lcell_comb \RAM_1|memory~52feeder (
// Equation(s):
// \RAM_1|memory~52feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~52feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N5
dffeas \RAM_1|memory~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~52 .is_wysiwyg = "true";
defparam \RAM_1|memory~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \RAM_1|memory~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~36 .is_wysiwyg = "true";
defparam \RAM_1|memory~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
fiftyfivenm_lcell_comb \RAM_1|memory~348 (
// Equation(s):
// \RAM_1|memory~348_combout  = (address_counter[1] & ((\RAM_1|memory~52_q ) # ((address_counter[0])))) # (!address_counter[1] & (((\RAM_1|memory~36_q  & !address_counter[0]))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~52_q ),
	.datac(\RAM_1|memory~36_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~348_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~348 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
fiftyfivenm_lcell_comb \RAM_1|memory~349 (
// Equation(s):
// \RAM_1|memory~349_combout  = (address_counter[0] & ((\RAM_1|memory~348_combout  & ((\RAM_1|memory~60_q ))) # (!\RAM_1|memory~348_combout  & (\RAM_1|memory~44_q )))) # (!address_counter[0] & (((\RAM_1|memory~348_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~44_q ),
	.datac(\RAM_1|memory~60_q ),
	.datad(\RAM_1|memory~348_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~349_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~349 .lut_mask = 16'hF588;
defparam \RAM_1|memory~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \RAM_1|memory~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~20 .is_wysiwyg = "true";
defparam \RAM_1|memory~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N31
dffeas \RAM_1|memory~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~28 .is_wysiwyg = "true";
defparam \RAM_1|memory~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N13
dffeas \RAM_1|memory~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~12 .is_wysiwyg = "true";
defparam \RAM_1|memory~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \RAM_1|memory~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~4 .is_wysiwyg = "true";
defparam \RAM_1|memory~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
fiftyfivenm_lcell_comb \RAM_1|memory~350 (
// Equation(s):
// \RAM_1|memory~350_combout  = (address_counter[0] & ((\RAM_1|memory~12_q ) # ((address_counter[1])))) # (!address_counter[0] & (((\RAM_1|memory~4_q  & !address_counter[1]))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~12_q ),
	.datac(\RAM_1|memory~4_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~350_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~350 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
fiftyfivenm_lcell_comb \RAM_1|memory~351 (
// Equation(s):
// \RAM_1|memory~351_combout  = (address_counter[1] & ((\RAM_1|memory~350_combout  & ((\RAM_1|memory~28_q ))) # (!\RAM_1|memory~350_combout  & (\RAM_1|memory~20_q )))) # (!address_counter[1] & (((\RAM_1|memory~350_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~20_q ),
	.datac(\RAM_1|memory~28_q ),
	.datad(\RAM_1|memory~350_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~351_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~351 .lut_mask = 16'hF588;
defparam \RAM_1|memory~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
fiftyfivenm_lcell_comb \RAM_1|memory~352 (
// Equation(s):
// \RAM_1|memory~352_combout  = (address_counter[2] & ((address_counter[3]) # ((\RAM_1|memory~349_combout )))) # (!address_counter[2] & (!address_counter[3] & ((\RAM_1|memory~351_combout ))))

	.dataa(address_counter[2]),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~349_combout ),
	.datad(\RAM_1|memory~351_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~352_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~352 .lut_mask = 16'hB9A8;
defparam \RAM_1|memory~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
fiftyfivenm_lcell_comb \RAM_1|memory~355 (
// Equation(s):
// \RAM_1|memory~355_combout  = (address_counter[3] & ((\RAM_1|memory~352_combout  & ((\RAM_1|memory~354_combout ))) # (!\RAM_1|memory~352_combout  & (\RAM_1|memory~347_combout )))) # (!address_counter[3] & (((\RAM_1|memory~352_combout ))))

	.dataa(\RAM_1|memory~347_combout ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~354_combout ),
	.datad(\RAM_1|memory~352_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~355_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~355 .lut_mask = 16'hF388;
defparam \RAM_1|memory~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
fiftyfivenm_lcell_comb \RAM_1|memory~220feeder (
// Equation(s):
// \RAM_1|memory~220feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~220feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~220feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~220feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \RAM_1|memory~220 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~220 .is_wysiwyg = "true";
defparam \RAM_1|memory~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \RAM_1|memory~252 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~252 .is_wysiwyg = "true";
defparam \RAM_1|memory~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
fiftyfivenm_lcell_comb \RAM_1|memory~188feeder (
// Equation(s):
// \RAM_1|memory~188feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~188feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N7
dffeas \RAM_1|memory~188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~188 .is_wysiwyg = "true";
defparam \RAM_1|memory~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \RAM_1|memory~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~156 .is_wysiwyg = "true";
defparam \RAM_1|memory~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
fiftyfivenm_lcell_comb \RAM_1|memory~343 (
// Equation(s):
// \RAM_1|memory~343_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~188_q )) # (!address_counter[2] & ((\RAM_1|memory~156_q )))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~188_q ),
	.datac(\RAM_1|memory~156_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~343_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~343 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
fiftyfivenm_lcell_comb \RAM_1|memory~344 (
// Equation(s):
// \RAM_1|memory~344_combout  = (address_counter[3] & ((\RAM_1|memory~343_combout  & ((\RAM_1|memory~252_q ))) # (!\RAM_1|memory~343_combout  & (\RAM_1|memory~220_q )))) # (!address_counter[3] & (((\RAM_1|memory~343_combout ))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~220_q ),
	.datac(\RAM_1|memory~252_q ),
	.datad(\RAM_1|memory~343_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~344_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~344 .lut_mask = 16'hF588;
defparam \RAM_1|memory~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
fiftyfivenm_lcell_comb \RAM_1|memory~244feeder (
// Equation(s):
// \RAM_1|memory~244feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~244feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N23
dffeas \RAM_1|memory~244 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~244 .is_wysiwyg = "true";
defparam \RAM_1|memory~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \RAM_1|memory~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~180 .is_wysiwyg = "true";
defparam \RAM_1|memory~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \RAM_1|memory~212 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~212 .is_wysiwyg = "true";
defparam \RAM_1|memory~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N9
dffeas \RAM_1|memory~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~148 .is_wysiwyg = "true";
defparam \RAM_1|memory~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
fiftyfivenm_lcell_comb \RAM_1|memory~336 (
// Equation(s):
// \RAM_1|memory~336_combout  = (address_counter[3] & ((\RAM_1|memory~212_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~148_q  & !address_counter[2]))))

	.dataa(\RAM_1|memory~212_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~148_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~336_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~336 .lut_mask = 16'hCCB8;
defparam \RAM_1|memory~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
fiftyfivenm_lcell_comb \RAM_1|memory~337 (
// Equation(s):
// \RAM_1|memory~337_combout  = (address_counter[2] & ((\RAM_1|memory~336_combout  & (\RAM_1|memory~244_q )) # (!\RAM_1|memory~336_combout  & ((\RAM_1|memory~180_q ))))) # (!address_counter[2] & (((\RAM_1|memory~336_combout ))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~244_q ),
	.datac(\RAM_1|memory~180_q ),
	.datad(\RAM_1|memory~336_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~337_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~337 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \RAM_1|memory~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~164 .is_wysiwyg = "true";
defparam \RAM_1|memory~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N9
dffeas \RAM_1|memory~228 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~228 .is_wysiwyg = "true";
defparam \RAM_1|memory~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
fiftyfivenm_lcell_comb \RAM_1|memory~196feeder (
// Equation(s):
// \RAM_1|memory~196feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~196feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~196feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~196feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \RAM_1|memory~196 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~196 .is_wysiwyg = "true";
defparam \RAM_1|memory~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \RAM_1|memory~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~132 .is_wysiwyg = "true";
defparam \RAM_1|memory~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
fiftyfivenm_lcell_comb \RAM_1|memory~340 (
// Equation(s):
// \RAM_1|memory~340_combout  = (address_counter[3] & ((\RAM_1|memory~196_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~132_q  & !address_counter[2]))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~196_q ),
	.datac(\RAM_1|memory~132_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~340_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~340 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
fiftyfivenm_lcell_comb \RAM_1|memory~341 (
// Equation(s):
// \RAM_1|memory~341_combout  = (address_counter[2] & ((\RAM_1|memory~340_combout  & ((\RAM_1|memory~228_q ))) # (!\RAM_1|memory~340_combout  & (\RAM_1|memory~164_q )))) # (!address_counter[2] & (((\RAM_1|memory~340_combout ))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~164_q ),
	.datac(\RAM_1|memory~228_q ),
	.datad(\RAM_1|memory~340_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~341_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~341 .lut_mask = 16'hF588;
defparam \RAM_1|memory~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
fiftyfivenm_lcell_comb \RAM_1|memory~204feeder (
// Equation(s):
// \RAM_1|memory~204feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~204feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \RAM_1|memory~204 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~204 .is_wysiwyg = "true";
defparam \RAM_1|memory~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \RAM_1|memory~236 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~236 .is_wysiwyg = "true";
defparam \RAM_1|memory~236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
fiftyfivenm_lcell_comb \RAM_1|memory~172feeder (
// Equation(s):
// \RAM_1|memory~172feeder_combout  = \wire_hz_out_buffer|out_data[4]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~172feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~172feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~172feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \RAM_1|memory~172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~172 .is_wysiwyg = "true";
defparam \RAM_1|memory~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \RAM_1|memory~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~140 .is_wysiwyg = "true";
defparam \RAM_1|memory~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
fiftyfivenm_lcell_comb \RAM_1|memory~338 (
// Equation(s):
// \RAM_1|memory~338_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~172_q )) # (!address_counter[2] & ((\RAM_1|memory~140_q )))))

	.dataa(\RAM_1|memory~172_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~140_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~338_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~338 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
fiftyfivenm_lcell_comb \RAM_1|memory~339 (
// Equation(s):
// \RAM_1|memory~339_combout  = (address_counter[3] & ((\RAM_1|memory~338_combout  & ((\RAM_1|memory~236_q ))) # (!\RAM_1|memory~338_combout  & (\RAM_1|memory~204_q )))) # (!address_counter[3] & (((\RAM_1|memory~338_combout ))))

	.dataa(\RAM_1|memory~204_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~236_q ),
	.datad(\RAM_1|memory~338_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~339_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~339 .lut_mask = 16'hF388;
defparam \RAM_1|memory~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
fiftyfivenm_lcell_comb \RAM_1|memory~342 (
// Equation(s):
// \RAM_1|memory~342_combout  = (address_counter[0] & ((address_counter[1]) # ((\RAM_1|memory~339_combout )))) # (!address_counter[0] & (!address_counter[1] & (\RAM_1|memory~341_combout )))

	.dataa(address_counter[0]),
	.datab(address_counter[1]),
	.datac(\RAM_1|memory~341_combout ),
	.datad(\RAM_1|memory~339_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~342_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~342 .lut_mask = 16'hBA98;
defparam \RAM_1|memory~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
fiftyfivenm_lcell_comb \RAM_1|memory~345 (
// Equation(s):
// \RAM_1|memory~345_combout  = (address_counter[1] & ((\RAM_1|memory~342_combout  & (\RAM_1|memory~344_combout )) # (!\RAM_1|memory~342_combout  & ((\RAM_1|memory~337_combout ))))) # (!address_counter[1] & (((\RAM_1|memory~342_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~344_combout ),
	.datac(\RAM_1|memory~337_combout ),
	.datad(\RAM_1|memory~342_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~345_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~345 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
fiftyfivenm_lcell_comb \wire_hz_out_ram|out_data[4]~4 (
// Equation(s):
// \wire_hz_out_ram|out_data[4]~4_combout  = ((address_counter[4] & ((\RAM_1|memory~345_combout ))) # (!address_counter[4] & (\RAM_1|memory~355_combout ))) # (!\Decoder1~0_combout )

	.dataa(address_counter[4]),
	.datab(\Decoder1~0_combout ),
	.datac(\RAM_1|memory~355_combout ),
	.datad(\RAM_1|memory~345_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_ram|out_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_ram|out_data[4]~4 .lut_mask = 16'hFB73;
defparam \wire_hz_out_ram|out_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[4]~15 (
// Equation(s):
// \wire_hz_out_buffer|out_data[4]~15_combout  = (\wire_hz_out_buffer|out_data[4]~14_combout  & (\wire_hz_out_ram|out_data[4]~4_combout  & ((address_counter[4]) # (!\Decoder1~1_combout ))))

	.dataa(\Decoder1~1_combout ),
	.datab(\wire_hz_out_buffer|out_data[4]~14_combout ),
	.datac(address_counter[4]),
	.datad(\wire_hz_out_ram|out_data[4]~4_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[4]~15 .lut_mask = 16'hC400;
defparam \wire_hz_out_buffer|out_data[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
fiftyfivenm_lcell_comb \wire_hz_in_buffer|out_data[4]~4 (
// Equation(s):
// \wire_hz_in_buffer|out_data[4]~4_combout  = (\wire_hz_out_buffer|out_data[4]~15_combout ) # (!active_memory_decode[0])

	.dataa(active_memory_decode[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[4]~15_combout ),
	.cin(gnd),
	.combout(\wire_hz_in_buffer|out_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_in_buffer|out_data[4]~4 .lut_mask = 16'hFF55;
defparam \wire_hz_in_buffer|out_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[3]~12 (
// Equation(s):
// \wire_hz_out_buffer|out_data[3]~12_combout  = (\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a3 ) # ((active_memory_decode[0]) # (!active_memory_decode[1]))

	.dataa(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.datab(active_memory_decode[1]),
	.datac(gnd),
	.datad(active_memory_decode[0]),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[3]~12 .lut_mask = 16'hFFBB;
defparam \wire_hz_out_buffer|out_data[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N11
dffeas \RAM_1|memory~187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~187 .is_wysiwyg = "true";
defparam \RAM_1|memory~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \RAM_1|memory~251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~251 .is_wysiwyg = "true";
defparam \RAM_1|memory~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \RAM_1|memory~219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~219 .is_wysiwyg = "true";
defparam \RAM_1|memory~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \RAM_1|memory~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~155 .is_wysiwyg = "true";
defparam \RAM_1|memory~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
fiftyfivenm_lcell_comb \RAM_1|memory~323 (
// Equation(s):
// \RAM_1|memory~323_combout  = (address_counter[3] & ((\RAM_1|memory~219_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~155_q  & !address_counter[2]))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~219_q ),
	.datac(\RAM_1|memory~155_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~323_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~323 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
fiftyfivenm_lcell_comb \RAM_1|memory~324 (
// Equation(s):
// \RAM_1|memory~324_combout  = (address_counter[2] & ((\RAM_1|memory~323_combout  & ((\RAM_1|memory~251_q ))) # (!\RAM_1|memory~323_combout  & (\RAM_1|memory~187_q )))) # (!address_counter[2] & (((\RAM_1|memory~323_combout ))))

	.dataa(\RAM_1|memory~187_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~251_q ),
	.datad(\RAM_1|memory~323_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~324_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~324 .lut_mask = 16'hF388;
defparam \RAM_1|memory~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
fiftyfivenm_lcell_comb \RAM_1|memory~235feeder (
// Equation(s):
// \RAM_1|memory~235feeder_combout  = \wire_hz_out_buffer|out_data[3]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~235feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \RAM_1|memory~235 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~235 .is_wysiwyg = "true";
defparam \RAM_1|memory~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \RAM_1|memory~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~171 .is_wysiwyg = "true";
defparam \RAM_1|memory~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \RAM_1|memory~203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~203 .is_wysiwyg = "true";
defparam \RAM_1|memory~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \RAM_1|memory~139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~139 .is_wysiwyg = "true";
defparam \RAM_1|memory~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
fiftyfivenm_lcell_comb \RAM_1|memory~316 (
// Equation(s):
// \RAM_1|memory~316_combout  = (address_counter[2] & (((address_counter[3])))) # (!address_counter[2] & ((address_counter[3] & (\RAM_1|memory~203_q )) # (!address_counter[3] & ((\RAM_1|memory~139_q )))))

	.dataa(\RAM_1|memory~203_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~139_q ),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~316_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~316 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
fiftyfivenm_lcell_comb \RAM_1|memory~317 (
// Equation(s):
// \RAM_1|memory~317_combout  = (address_counter[2] & ((\RAM_1|memory~316_combout  & (\RAM_1|memory~235_q )) # (!\RAM_1|memory~316_combout  & ((\RAM_1|memory~171_q ))))) # (!address_counter[2] & (((\RAM_1|memory~316_combout ))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~235_q ),
	.datac(\RAM_1|memory~171_q ),
	.datad(\RAM_1|memory~316_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~317_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~317 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \RAM_1|memory~195 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~195 .is_wysiwyg = "true";
defparam \RAM_1|memory~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \RAM_1|memory~227 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~227 .is_wysiwyg = "true";
defparam \RAM_1|memory~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \RAM_1|memory~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~163 .is_wysiwyg = "true";
defparam \RAM_1|memory~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \RAM_1|memory~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~131 .is_wysiwyg = "true";
defparam \RAM_1|memory~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
fiftyfivenm_lcell_comb \RAM_1|memory~320 (
// Equation(s):
// \RAM_1|memory~320_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~163_q )) # (!address_counter[2] & ((\RAM_1|memory~131_q )))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~163_q ),
	.datac(\RAM_1|memory~131_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~320_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~320 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
fiftyfivenm_lcell_comb \RAM_1|memory~321 (
// Equation(s):
// \RAM_1|memory~321_combout  = (address_counter[3] & ((\RAM_1|memory~320_combout  & ((\RAM_1|memory~227_q ))) # (!\RAM_1|memory~320_combout  & (\RAM_1|memory~195_q )))) # (!address_counter[3] & (((\RAM_1|memory~320_combout ))))

	.dataa(\RAM_1|memory~195_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~227_q ),
	.datad(\RAM_1|memory~320_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~321_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~321 .lut_mask = 16'hF388;
defparam \RAM_1|memory~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
fiftyfivenm_lcell_comb \RAM_1|memory~211feeder (
// Equation(s):
// \RAM_1|memory~211feeder_combout  = \wire_hz_out_buffer|out_data[3]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~211feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \RAM_1|memory~211 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~211 .is_wysiwyg = "true";
defparam \RAM_1|memory~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \RAM_1|memory~243 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~243 .is_wysiwyg = "true";
defparam \RAM_1|memory~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
fiftyfivenm_lcell_comb \RAM_1|memory~179feeder (
// Equation(s):
// \RAM_1|memory~179feeder_combout  = \wire_hz_out_buffer|out_data[3]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~179feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \RAM_1|memory~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~179 .is_wysiwyg = "true";
defparam \RAM_1|memory~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N3
dffeas \RAM_1|memory~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~147 .is_wysiwyg = "true";
defparam \RAM_1|memory~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
fiftyfivenm_lcell_comb \RAM_1|memory~318 (
// Equation(s):
// \RAM_1|memory~318_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~179_q )) # (!address_counter[2] & ((\RAM_1|memory~147_q )))))

	.dataa(\RAM_1|memory~179_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~147_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~318_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~318 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
fiftyfivenm_lcell_comb \RAM_1|memory~319 (
// Equation(s):
// \RAM_1|memory~319_combout  = (address_counter[3] & ((\RAM_1|memory~318_combout  & ((\RAM_1|memory~243_q ))) # (!\RAM_1|memory~318_combout  & (\RAM_1|memory~211_q )))) # (!address_counter[3] & (((\RAM_1|memory~318_combout ))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~211_q ),
	.datac(\RAM_1|memory~243_q ),
	.datad(\RAM_1|memory~318_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~319_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~319 .lut_mask = 16'hF588;
defparam \RAM_1|memory~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
fiftyfivenm_lcell_comb \RAM_1|memory~322 (
// Equation(s):
// \RAM_1|memory~322_combout  = (address_counter[0] & (address_counter[1])) # (!address_counter[0] & ((address_counter[1] & ((\RAM_1|memory~319_combout ))) # (!address_counter[1] & (\RAM_1|memory~321_combout ))))

	.dataa(address_counter[0]),
	.datab(address_counter[1]),
	.datac(\RAM_1|memory~321_combout ),
	.datad(\RAM_1|memory~319_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~322_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~322 .lut_mask = 16'hDC98;
defparam \RAM_1|memory~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
fiftyfivenm_lcell_comb \RAM_1|memory~325 (
// Equation(s):
// \RAM_1|memory~325_combout  = (address_counter[0] & ((\RAM_1|memory~322_combout  & (\RAM_1|memory~324_combout )) # (!\RAM_1|memory~322_combout  & ((\RAM_1|memory~317_combout ))))) # (!address_counter[0] & (((\RAM_1|memory~322_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~324_combout ),
	.datac(\RAM_1|memory~317_combout ),
	.datad(\RAM_1|memory~322_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~325_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~325 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \RAM_1|memory~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~59 .is_wysiwyg = "true";
defparam \RAM_1|memory~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N25
dffeas \RAM_1|memory~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~51 .is_wysiwyg = "true";
defparam \RAM_1|memory~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \RAM_1|memory~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~43 .is_wysiwyg = "true";
defparam \RAM_1|memory~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \RAM_1|memory~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~35 .is_wysiwyg = "true";
defparam \RAM_1|memory~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
fiftyfivenm_lcell_comb \RAM_1|memory~326 (
// Equation(s):
// \RAM_1|memory~326_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~43_q )) # (!address_counter[0] & ((\RAM_1|memory~35_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~43_q ),
	.datac(\RAM_1|memory~35_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~326_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~326 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
fiftyfivenm_lcell_comb \RAM_1|memory~327 (
// Equation(s):
// \RAM_1|memory~327_combout  = (address_counter[1] & ((\RAM_1|memory~326_combout  & (\RAM_1|memory~59_q )) # (!\RAM_1|memory~326_combout  & ((\RAM_1|memory~51_q ))))) # (!address_counter[1] & (((\RAM_1|memory~326_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~59_q ),
	.datac(\RAM_1|memory~51_q ),
	.datad(\RAM_1|memory~326_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~327_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~327 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
fiftyfivenm_lcell_comb \RAM_1|memory~123feeder (
// Equation(s):
// \RAM_1|memory~123feeder_combout  = \wire_hz_out_buffer|out_data[3]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~123feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~123feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~123feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \RAM_1|memory~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~123 .is_wysiwyg = "true";
defparam \RAM_1|memory~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \RAM_1|memory~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~115 .is_wysiwyg = "true";
defparam \RAM_1|memory~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
fiftyfivenm_lcell_comb \RAM_1|memory~107feeder (
// Equation(s):
// \RAM_1|memory~107feeder_combout  = \wire_hz_out_buffer|out_data[3]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~107feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \RAM_1|memory~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~107 .is_wysiwyg = "true";
defparam \RAM_1|memory~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \RAM_1|memory~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~99 .is_wysiwyg = "true";
defparam \RAM_1|memory~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
fiftyfivenm_lcell_comb \RAM_1|memory~333 (
// Equation(s):
// \RAM_1|memory~333_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~107_q )) # (!address_counter[0] & ((\RAM_1|memory~99_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~107_q ),
	.datac(\RAM_1|memory~99_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~333_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~333 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
fiftyfivenm_lcell_comb \RAM_1|memory~334 (
// Equation(s):
// \RAM_1|memory~334_combout  = (address_counter[1] & ((\RAM_1|memory~333_combout  & (\RAM_1|memory~123_q )) # (!\RAM_1|memory~333_combout  & ((\RAM_1|memory~115_q ))))) # (!address_counter[1] & (((\RAM_1|memory~333_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~123_q ),
	.datac(\RAM_1|memory~115_q ),
	.datad(\RAM_1|memory~333_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~334_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~334 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
fiftyfivenm_lcell_comb \RAM_1|memory~75feeder (
// Equation(s):
// \RAM_1|memory~75feeder_combout  = \wire_hz_out_buffer|out_data[3]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~75feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \RAM_1|memory~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~75 .is_wysiwyg = "true";
defparam \RAM_1|memory~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \RAM_1|memory~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~91 .is_wysiwyg = "true";
defparam \RAM_1|memory~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \RAM_1|memory~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~83 .is_wysiwyg = "true";
defparam \RAM_1|memory~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \RAM_1|memory~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~67 .is_wysiwyg = "true";
defparam \RAM_1|memory~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
fiftyfivenm_lcell_comb \RAM_1|memory~328 (
// Equation(s):
// \RAM_1|memory~328_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~83_q )) # (!address_counter[1] & ((\RAM_1|memory~67_q )))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~83_q ),
	.datac(\RAM_1|memory~67_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~328_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~328 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
fiftyfivenm_lcell_comb \RAM_1|memory~329 (
// Equation(s):
// \RAM_1|memory~329_combout  = (address_counter[0] & ((\RAM_1|memory~328_combout  & ((\RAM_1|memory~91_q ))) # (!\RAM_1|memory~328_combout  & (\RAM_1|memory~75_q )))) # (!address_counter[0] & (((\RAM_1|memory~328_combout ))))

	.dataa(\RAM_1|memory~75_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~91_q ),
	.datad(\RAM_1|memory~328_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~329_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~329 .lut_mask = 16'hF388;
defparam \RAM_1|memory~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
fiftyfivenm_lcell_comb \RAM_1|memory~11feeder (
// Equation(s):
// \RAM_1|memory~11feeder_combout  = \wire_hz_out_buffer|out_data[3]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~11feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \RAM_1|memory~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~11 .is_wysiwyg = "true";
defparam \RAM_1|memory~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \RAM_1|memory~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~27 .is_wysiwyg = "true";
defparam \RAM_1|memory~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \RAM_1|memory~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~19 .is_wysiwyg = "true";
defparam \RAM_1|memory~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \RAM_1|memory~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~3 .is_wysiwyg = "true";
defparam \RAM_1|memory~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
fiftyfivenm_lcell_comb \RAM_1|memory~330 (
// Equation(s):
// \RAM_1|memory~330_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~19_q )) # (!address_counter[1] & ((\RAM_1|memory~3_q )))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~19_q ),
	.datac(\RAM_1|memory~3_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~330_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~330 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
fiftyfivenm_lcell_comb \RAM_1|memory~331 (
// Equation(s):
// \RAM_1|memory~331_combout  = (address_counter[0] & ((\RAM_1|memory~330_combout  & ((\RAM_1|memory~27_q ))) # (!\RAM_1|memory~330_combout  & (\RAM_1|memory~11_q )))) # (!address_counter[0] & (((\RAM_1|memory~330_combout ))))

	.dataa(\RAM_1|memory~11_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~27_q ),
	.datad(\RAM_1|memory~330_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~331_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~331 .lut_mask = 16'hF388;
defparam \RAM_1|memory~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
fiftyfivenm_lcell_comb \RAM_1|memory~332 (
// Equation(s):
// \RAM_1|memory~332_combout  = (address_counter[3] & ((address_counter[2]) # ((\RAM_1|memory~329_combout )))) # (!address_counter[3] & (!address_counter[2] & ((\RAM_1|memory~331_combout ))))

	.dataa(address_counter[3]),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~329_combout ),
	.datad(\RAM_1|memory~331_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~332_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~332 .lut_mask = 16'hB9A8;
defparam \RAM_1|memory~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
fiftyfivenm_lcell_comb \RAM_1|memory~335 (
// Equation(s):
// \RAM_1|memory~335_combout  = (address_counter[2] & ((\RAM_1|memory~332_combout  & ((\RAM_1|memory~334_combout ))) # (!\RAM_1|memory~332_combout  & (\RAM_1|memory~327_combout )))) # (!address_counter[2] & (((\RAM_1|memory~332_combout ))))

	.dataa(\RAM_1|memory~327_combout ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~334_combout ),
	.datad(\RAM_1|memory~332_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~335_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~335 .lut_mask = 16'hF388;
defparam \RAM_1|memory~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
fiftyfivenm_lcell_comb \wire_hz_out_ram|out_data[3]~3 (
// Equation(s):
// \wire_hz_out_ram|out_data[3]~3_combout  = ((address_counter[4] & (\RAM_1|memory~325_combout )) # (!address_counter[4] & ((\RAM_1|memory~335_combout )))) # (!\Decoder1~0_combout )

	.dataa(address_counter[4]),
	.datab(\Decoder1~0_combout ),
	.datac(\RAM_1|memory~325_combout ),
	.datad(\RAM_1|memory~335_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_ram|out_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_ram|out_data[3]~3 .lut_mask = 16'hF7B3;
defparam \wire_hz_out_ram|out_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[3]~13 (
// Equation(s):
// \wire_hz_out_buffer|out_data[3]~13_combout  = (\wire_hz_out_buffer|out_data[3]~12_combout  & (\wire_hz_out_ram|out_data[3]~3_combout  & ((address_counter[3]) # (!\Decoder1~1_combout ))))

	.dataa(\Decoder1~1_combout ),
	.datab(\wire_hz_out_buffer|out_data[3]~12_combout ),
	.datac(address_counter[3]),
	.datad(\wire_hz_out_ram|out_data[3]~3_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[3]~13 .lut_mask = 16'hC400;
defparam \wire_hz_out_buffer|out_data[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
fiftyfivenm_lcell_comb \wire_hz_in_buffer|out_data[3]~3 (
// Equation(s):
// \wire_hz_in_buffer|out_data[3]~3_combout  = (\wire_hz_out_buffer|out_data[3]~13_combout ) # (!active_memory_decode[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(active_memory_decode[0]),
	.datad(\wire_hz_out_buffer|out_data[3]~13_combout ),
	.cin(gnd),
	.combout(\wire_hz_in_buffer|out_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_in_buffer|out_data[3]~3 .lut_mask = 16'hFF0F;
defparam \wire_hz_in_buffer|out_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[2]~10 (
// Equation(s):
// \wire_hz_out_buffer|out_data[2]~10_combout  = (active_memory_decode[0]) # ((\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a2 ) # (!active_memory_decode[1]))

	.dataa(gnd),
	.datab(active_memory_decode[0]),
	.datac(active_memory_decode[1]),
	.datad(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[2]~10 .lut_mask = 16'hFFCF;
defparam \wire_hz_out_buffer|out_data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \RAM_1|memory~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~90 .is_wysiwyg = "true";
defparam \RAM_1|memory~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \RAM_1|memory~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~82 .is_wysiwyg = "true";
defparam \RAM_1|memory~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \RAM_1|memory~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~74 .is_wysiwyg = "true";
defparam \RAM_1|memory~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \RAM_1|memory~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~66 .is_wysiwyg = "true";
defparam \RAM_1|memory~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
fiftyfivenm_lcell_comb \RAM_1|memory~306 (
// Equation(s):
// \RAM_1|memory~306_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~74_q )) # (!address_counter[0] & ((\RAM_1|memory~66_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~74_q ),
	.datac(\RAM_1|memory~66_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~306_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~306 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
fiftyfivenm_lcell_comb \RAM_1|memory~307 (
// Equation(s):
// \RAM_1|memory~307_combout  = (address_counter[1] & ((\RAM_1|memory~306_combout  & (\RAM_1|memory~90_q )) # (!\RAM_1|memory~306_combout  & ((\RAM_1|memory~82_q ))))) # (!address_counter[1] & (((\RAM_1|memory~306_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~90_q ),
	.datac(\RAM_1|memory~82_q ),
	.datad(\RAM_1|memory~306_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~307_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~307 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
fiftyfivenm_lcell_comb \RAM_1|memory~18feeder (
// Equation(s):
// \RAM_1|memory~18feeder_combout  = \wire_hz_out_buffer|out_data[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~18feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \RAM_1|memory~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~18 .is_wysiwyg = "true";
defparam \RAM_1|memory~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \RAM_1|memory~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~26 .is_wysiwyg = "true";
defparam \RAM_1|memory~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
fiftyfivenm_lcell_comb \RAM_1|memory~10feeder (
// Equation(s):
// \RAM_1|memory~10feeder_combout  = \wire_hz_out_buffer|out_data[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~10feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \RAM_1|memory~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~10 .is_wysiwyg = "true";
defparam \RAM_1|memory~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \RAM_1|memory~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~2 .is_wysiwyg = "true";
defparam \RAM_1|memory~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
fiftyfivenm_lcell_comb \RAM_1|memory~310 (
// Equation(s):
// \RAM_1|memory~310_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~10_q )) # (!address_counter[0] & ((\RAM_1|memory~2_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~10_q ),
	.datac(\RAM_1|memory~2_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~310_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~310 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
fiftyfivenm_lcell_comb \RAM_1|memory~311 (
// Equation(s):
// \RAM_1|memory~311_combout  = (address_counter[1] & ((\RAM_1|memory~310_combout  & ((\RAM_1|memory~26_q ))) # (!\RAM_1|memory~310_combout  & (\RAM_1|memory~18_q )))) # (!address_counter[1] & (((\RAM_1|memory~310_combout ))))

	.dataa(\RAM_1|memory~18_q ),
	.datab(address_counter[1]),
	.datac(\RAM_1|memory~26_q ),
	.datad(\RAM_1|memory~310_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~311_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~311 .lut_mask = 16'hF388;
defparam \RAM_1|memory~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
fiftyfivenm_lcell_comb \RAM_1|memory~42feeder (
// Equation(s):
// \RAM_1|memory~42feeder_combout  = \wire_hz_out_buffer|out_data[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~42feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \RAM_1|memory~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~42 .is_wysiwyg = "true";
defparam \RAM_1|memory~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \RAM_1|memory~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~58 .is_wysiwyg = "true";
defparam \RAM_1|memory~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N21
dffeas \RAM_1|memory~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~50 .is_wysiwyg = "true";
defparam \RAM_1|memory~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \RAM_1|memory~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~34 .is_wysiwyg = "true";
defparam \RAM_1|memory~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
fiftyfivenm_lcell_comb \RAM_1|memory~308 (
// Equation(s):
// \RAM_1|memory~308_combout  = (address_counter[1] & ((\RAM_1|memory~50_q ) # ((address_counter[0])))) # (!address_counter[1] & (((\RAM_1|memory~34_q  & !address_counter[0]))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~50_q ),
	.datac(\RAM_1|memory~34_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~308_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~308 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
fiftyfivenm_lcell_comb \RAM_1|memory~309 (
// Equation(s):
// \RAM_1|memory~309_combout  = (address_counter[0] & ((\RAM_1|memory~308_combout  & ((\RAM_1|memory~58_q ))) # (!\RAM_1|memory~308_combout  & (\RAM_1|memory~42_q )))) # (!address_counter[0] & (((\RAM_1|memory~308_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~42_q ),
	.datac(\RAM_1|memory~58_q ),
	.datad(\RAM_1|memory~308_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~309_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~309 .lut_mask = 16'hF588;
defparam \RAM_1|memory~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
fiftyfivenm_lcell_comb \RAM_1|memory~312 (
// Equation(s):
// \RAM_1|memory~312_combout  = (address_counter[3] & (address_counter[2])) # (!address_counter[3] & ((address_counter[2] & ((\RAM_1|memory~309_combout ))) # (!address_counter[2] & (\RAM_1|memory~311_combout ))))

	.dataa(address_counter[3]),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~311_combout ),
	.datad(\RAM_1|memory~309_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~312_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~312 .lut_mask = 16'hDC98;
defparam \RAM_1|memory~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \RAM_1|memory~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~122 .is_wysiwyg = "true";
defparam \RAM_1|memory~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \RAM_1|memory~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~106 .is_wysiwyg = "true";
defparam \RAM_1|memory~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \RAM_1|memory~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~114 .is_wysiwyg = "true";
defparam \RAM_1|memory~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \RAM_1|memory~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~98 .is_wysiwyg = "true";
defparam \RAM_1|memory~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
fiftyfivenm_lcell_comb \RAM_1|memory~313 (
// Equation(s):
// \RAM_1|memory~313_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~114_q )) # (!address_counter[1] & ((\RAM_1|memory~98_q )))))

	.dataa(\RAM_1|memory~114_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~98_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~313_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~313 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
fiftyfivenm_lcell_comb \RAM_1|memory~314 (
// Equation(s):
// \RAM_1|memory~314_combout  = (address_counter[0] & ((\RAM_1|memory~313_combout  & (\RAM_1|memory~122_q )) # (!\RAM_1|memory~313_combout  & ((\RAM_1|memory~106_q ))))) # (!address_counter[0] & (((\RAM_1|memory~313_combout ))))

	.dataa(\RAM_1|memory~122_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~106_q ),
	.datad(\RAM_1|memory~313_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~314_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~314 .lut_mask = 16'hBBC0;
defparam \RAM_1|memory~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
fiftyfivenm_lcell_comb \RAM_1|memory~315 (
// Equation(s):
// \RAM_1|memory~315_combout  = (address_counter[3] & ((\RAM_1|memory~312_combout  & ((\RAM_1|memory~314_combout ))) # (!\RAM_1|memory~312_combout  & (\RAM_1|memory~307_combout )))) # (!address_counter[3] & (((\RAM_1|memory~312_combout ))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~307_combout ),
	.datac(\RAM_1|memory~312_combout ),
	.datad(\RAM_1|memory~314_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~315_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~315 .lut_mask = 16'hF858;
defparam \RAM_1|memory~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
fiftyfivenm_lcell_comb \RAM_1|memory~218feeder (
// Equation(s):
// \RAM_1|memory~218feeder_combout  = \wire_hz_out_buffer|out_data[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~218feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \RAM_1|memory~218 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~218 .is_wysiwyg = "true";
defparam \RAM_1|memory~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \RAM_1|memory~250 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~250 .is_wysiwyg = "true";
defparam \RAM_1|memory~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N19
dffeas \RAM_1|memory~186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~186 .is_wysiwyg = "true";
defparam \RAM_1|memory~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \RAM_1|memory~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~154 .is_wysiwyg = "true";
defparam \RAM_1|memory~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
fiftyfivenm_lcell_comb \RAM_1|memory~303 (
// Equation(s):
// \RAM_1|memory~303_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~186_q )) # (!address_counter[2] & ((\RAM_1|memory~154_q )))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~186_q ),
	.datac(\RAM_1|memory~154_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~303_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~303 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
fiftyfivenm_lcell_comb \RAM_1|memory~304 (
// Equation(s):
// \RAM_1|memory~304_combout  = (address_counter[3] & ((\RAM_1|memory~303_combout  & ((\RAM_1|memory~250_q ))) # (!\RAM_1|memory~303_combout  & (\RAM_1|memory~218_q )))) # (!address_counter[3] & (((\RAM_1|memory~303_combout ))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~218_q ),
	.datac(\RAM_1|memory~250_q ),
	.datad(\RAM_1|memory~303_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~304_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~304 .lut_mask = 16'hF588;
defparam \RAM_1|memory~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N5
dffeas \RAM_1|memory~242 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~242 .is_wysiwyg = "true";
defparam \RAM_1|memory~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \RAM_1|memory~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~178 .is_wysiwyg = "true";
defparam \RAM_1|memory~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
fiftyfivenm_lcell_comb \RAM_1|memory~210feeder (
// Equation(s):
// \RAM_1|memory~210feeder_combout  = \wire_hz_out_buffer|out_data[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~210feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \RAM_1|memory~210 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~210 .is_wysiwyg = "true";
defparam \RAM_1|memory~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \RAM_1|memory~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~146 .is_wysiwyg = "true";
defparam \RAM_1|memory~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
fiftyfivenm_lcell_comb \RAM_1|memory~296 (
// Equation(s):
// \RAM_1|memory~296_combout  = (address_counter[3] & ((\RAM_1|memory~210_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~146_q  & !address_counter[2]))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~210_q ),
	.datac(\RAM_1|memory~146_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~296_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~296 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
fiftyfivenm_lcell_comb \RAM_1|memory~297 (
// Equation(s):
// \RAM_1|memory~297_combout  = (address_counter[2] & ((\RAM_1|memory~296_combout  & (\RAM_1|memory~242_q )) # (!\RAM_1|memory~296_combout  & ((\RAM_1|memory~178_q ))))) # (!address_counter[2] & (((\RAM_1|memory~296_combout ))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~242_q ),
	.datac(\RAM_1|memory~178_q ),
	.datad(\RAM_1|memory~296_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~297_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~297 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \RAM_1|memory~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~162 .is_wysiwyg = "true";
defparam \RAM_1|memory~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \RAM_1|memory~226 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~226 .is_wysiwyg = "true";
defparam \RAM_1|memory~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \RAM_1|memory~194 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~194 .is_wysiwyg = "true";
defparam \RAM_1|memory~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \RAM_1|memory~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~130 .is_wysiwyg = "true";
defparam \RAM_1|memory~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
fiftyfivenm_lcell_comb \RAM_1|memory~300 (
// Equation(s):
// \RAM_1|memory~300_combout  = (address_counter[2] & (((address_counter[3])))) # (!address_counter[2] & ((address_counter[3] & (\RAM_1|memory~194_q )) # (!address_counter[3] & ((\RAM_1|memory~130_q )))))

	.dataa(\RAM_1|memory~194_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~130_q ),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~300_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~300 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
fiftyfivenm_lcell_comb \RAM_1|memory~301 (
// Equation(s):
// \RAM_1|memory~301_combout  = (address_counter[2] & ((\RAM_1|memory~300_combout  & ((\RAM_1|memory~226_q ))) # (!\RAM_1|memory~300_combout  & (\RAM_1|memory~162_q )))) # (!address_counter[2] & (((\RAM_1|memory~300_combout ))))

	.dataa(\RAM_1|memory~162_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~226_q ),
	.datad(\RAM_1|memory~300_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~301_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~301 .lut_mask = 16'hF388;
defparam \RAM_1|memory~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
fiftyfivenm_lcell_comb \RAM_1|memory~202feeder (
// Equation(s):
// \RAM_1|memory~202feeder_combout  = \wire_hz_out_buffer|out_data[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~202feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \RAM_1|memory~202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~202 .is_wysiwyg = "true";
defparam \RAM_1|memory~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \RAM_1|memory~234 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~234 .is_wysiwyg = "true";
defparam \RAM_1|memory~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
fiftyfivenm_lcell_comb \RAM_1|memory~170feeder (
// Equation(s):
// \RAM_1|memory~170feeder_combout  = \wire_hz_out_buffer|out_data[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~170feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \RAM_1|memory~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~170 .is_wysiwyg = "true";
defparam \RAM_1|memory~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \RAM_1|memory~138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~138 .is_wysiwyg = "true";
defparam \RAM_1|memory~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
fiftyfivenm_lcell_comb \RAM_1|memory~298 (
// Equation(s):
// \RAM_1|memory~298_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~170_q )) # (!address_counter[2] & ((\RAM_1|memory~138_q )))))

	.dataa(\RAM_1|memory~170_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~138_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~298_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~298 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
fiftyfivenm_lcell_comb \RAM_1|memory~299 (
// Equation(s):
// \RAM_1|memory~299_combout  = (address_counter[3] & ((\RAM_1|memory~298_combout  & ((\RAM_1|memory~234_q ))) # (!\RAM_1|memory~298_combout  & (\RAM_1|memory~202_q )))) # (!address_counter[3] & (((\RAM_1|memory~298_combout ))))

	.dataa(\RAM_1|memory~202_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~234_q ),
	.datad(\RAM_1|memory~298_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~299_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~299 .lut_mask = 16'hF388;
defparam \RAM_1|memory~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
fiftyfivenm_lcell_comb \RAM_1|memory~302 (
// Equation(s):
// \RAM_1|memory~302_combout  = (address_counter[0] & ((address_counter[1]) # ((\RAM_1|memory~299_combout )))) # (!address_counter[0] & (!address_counter[1] & (\RAM_1|memory~301_combout )))

	.dataa(address_counter[0]),
	.datab(address_counter[1]),
	.datac(\RAM_1|memory~301_combout ),
	.datad(\RAM_1|memory~299_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~302_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~302 .lut_mask = 16'hBA98;
defparam \RAM_1|memory~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
fiftyfivenm_lcell_comb \RAM_1|memory~305 (
// Equation(s):
// \RAM_1|memory~305_combout  = (address_counter[1] & ((\RAM_1|memory~302_combout  & (\RAM_1|memory~304_combout )) # (!\RAM_1|memory~302_combout  & ((\RAM_1|memory~297_combout ))))) # (!address_counter[1] & (((\RAM_1|memory~302_combout ))))

	.dataa(\RAM_1|memory~304_combout ),
	.datab(address_counter[1]),
	.datac(\RAM_1|memory~297_combout ),
	.datad(\RAM_1|memory~302_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~305_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~305 .lut_mask = 16'hBBC0;
defparam \RAM_1|memory~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
fiftyfivenm_lcell_comb \wire_hz_out_ram|out_data[2]~2 (
// Equation(s):
// \wire_hz_out_ram|out_data[2]~2_combout  = ((address_counter[4] & ((\RAM_1|memory~305_combout ))) # (!address_counter[4] & (\RAM_1|memory~315_combout ))) # (!\Decoder1~0_combout )

	.dataa(address_counter[4]),
	.datab(\Decoder1~0_combout ),
	.datac(\RAM_1|memory~315_combout ),
	.datad(\RAM_1|memory~305_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_ram|out_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_ram|out_data[2]~2 .lut_mask = 16'hFB73;
defparam \wire_hz_out_ram|out_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[2]~11 (
// Equation(s):
// \wire_hz_out_buffer|out_data[2]~11_combout  = (\wire_hz_out_buffer|out_data[2]~10_combout  & (\wire_hz_out_ram|out_data[2]~2_combout  & ((address_counter[2]) # (!\Decoder1~1_combout ))))

	.dataa(\Decoder1~1_combout ),
	.datab(address_counter[2]),
	.datac(\wire_hz_out_buffer|out_data[2]~10_combout ),
	.datad(\wire_hz_out_ram|out_data[2]~2_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[2]~11 .lut_mask = 16'hD000;
defparam \wire_hz_out_buffer|out_data[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
fiftyfivenm_lcell_comb \wire_hz_in_buffer|out_data[2]~2 (
// Equation(s):
// \wire_hz_in_buffer|out_data[2]~2_combout  = (\wire_hz_out_buffer|out_data[2]~11_combout ) # (!active_memory_decode[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(active_memory_decode[0]),
	.datad(\wire_hz_out_buffer|out_data[2]~11_combout ),
	.cin(gnd),
	.combout(\wire_hz_in_buffer|out_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_in_buffer|out_data[2]~2 .lut_mask = 16'hFF0F;
defparam \wire_hz_in_buffer|out_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[1]~8 (
// Equation(s):
// \wire_hz_out_buffer|out_data[1]~8_combout  = (active_memory_decode[0]) # ((\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a1 ) # (!active_memory_decode[1]))

	.dataa(active_memory_decode[0]),
	.datab(active_memory_decode[1]),
	.datac(gnd),
	.datad(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[1]~8 .lut_mask = 16'hFFBB;
defparam \wire_hz_out_buffer|out_data[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N27
dffeas \RAM_1|memory~185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~185 .is_wysiwyg = "true";
defparam \RAM_1|memory~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \RAM_1|memory~249 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~249 .is_wysiwyg = "true";
defparam \RAM_1|memory~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \RAM_1|memory~217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~217 .is_wysiwyg = "true";
defparam \RAM_1|memory~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \RAM_1|memory~153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~153 .is_wysiwyg = "true";
defparam \RAM_1|memory~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
fiftyfivenm_lcell_comb \RAM_1|memory~283 (
// Equation(s):
// \RAM_1|memory~283_combout  = (address_counter[2] & (((address_counter[3])))) # (!address_counter[2] & ((address_counter[3] & (\RAM_1|memory~217_q )) # (!address_counter[3] & ((\RAM_1|memory~153_q )))))

	.dataa(\RAM_1|memory~217_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~153_q ),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~283_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~283 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
fiftyfivenm_lcell_comb \RAM_1|memory~284 (
// Equation(s):
// \RAM_1|memory~284_combout  = (address_counter[2] & ((\RAM_1|memory~283_combout  & ((\RAM_1|memory~249_q ))) # (!\RAM_1|memory~283_combout  & (\RAM_1|memory~185_q )))) # (!address_counter[2] & (((\RAM_1|memory~283_combout ))))

	.dataa(\RAM_1|memory~185_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~249_q ),
	.datad(\RAM_1|memory~283_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~284_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~284 .lut_mask = 16'hF388;
defparam \RAM_1|memory~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \RAM_1|memory~209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~209 .is_wysiwyg = "true";
defparam \RAM_1|memory~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N7
dffeas \RAM_1|memory~241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~241 .is_wysiwyg = "true";
defparam \RAM_1|memory~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N4
fiftyfivenm_lcell_comb \RAM_1|memory~177feeder (
// Equation(s):
// \RAM_1|memory~177feeder_combout  = \wire_hz_out_buffer|out_data[1]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~177feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N5
dffeas \RAM_1|memory~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~177 .is_wysiwyg = "true";
defparam \RAM_1|memory~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N17
dffeas \RAM_1|memory~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~145 .is_wysiwyg = "true";
defparam \RAM_1|memory~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
fiftyfivenm_lcell_comb \RAM_1|memory~278 (
// Equation(s):
// \RAM_1|memory~278_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~177_q )) # (!address_counter[2] & ((\RAM_1|memory~145_q )))))

	.dataa(\RAM_1|memory~177_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~145_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~278_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~278 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
fiftyfivenm_lcell_comb \RAM_1|memory~279 (
// Equation(s):
// \RAM_1|memory~279_combout  = (address_counter[3] & ((\RAM_1|memory~278_combout  & ((\RAM_1|memory~241_q ))) # (!\RAM_1|memory~278_combout  & (\RAM_1|memory~209_q )))) # (!address_counter[3] & (((\RAM_1|memory~278_combout ))))

	.dataa(\RAM_1|memory~209_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~241_q ),
	.datad(\RAM_1|memory~278_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~279_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~279 .lut_mask = 16'hF388;
defparam \RAM_1|memory~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \RAM_1|memory~193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~193 .is_wysiwyg = "true";
defparam \RAM_1|memory~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N29
dffeas \RAM_1|memory~225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~225 .is_wysiwyg = "true";
defparam \RAM_1|memory~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
fiftyfivenm_lcell_comb \RAM_1|memory~161feeder (
// Equation(s):
// \RAM_1|memory~161feeder_combout  = \wire_hz_out_buffer|out_data[1]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~161feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \RAM_1|memory~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~161 .is_wysiwyg = "true";
defparam \RAM_1|memory~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \RAM_1|memory~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~129 .is_wysiwyg = "true";
defparam \RAM_1|memory~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
fiftyfivenm_lcell_comb \RAM_1|memory~280 (
// Equation(s):
// \RAM_1|memory~280_combout  = (address_counter[2] & ((\RAM_1|memory~161_q ) # ((address_counter[3])))) # (!address_counter[2] & (((\RAM_1|memory~129_q  & !address_counter[3]))))

	.dataa(\RAM_1|memory~161_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~129_q ),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~280_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~280 .lut_mask = 16'hCCB8;
defparam \RAM_1|memory~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
fiftyfivenm_lcell_comb \RAM_1|memory~281 (
// Equation(s):
// \RAM_1|memory~281_combout  = (address_counter[3] & ((\RAM_1|memory~280_combout  & ((\RAM_1|memory~225_q ))) # (!\RAM_1|memory~280_combout  & (\RAM_1|memory~193_q )))) # (!address_counter[3] & (((\RAM_1|memory~280_combout ))))

	.dataa(\RAM_1|memory~193_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~225_q ),
	.datad(\RAM_1|memory~280_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~281_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~281 .lut_mask = 16'hF388;
defparam \RAM_1|memory~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
fiftyfivenm_lcell_comb \RAM_1|memory~282 (
// Equation(s):
// \RAM_1|memory~282_combout  = (address_counter[0] & (address_counter[1])) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~279_combout )) # (!address_counter[1] & ((\RAM_1|memory~281_combout )))))

	.dataa(address_counter[0]),
	.datab(address_counter[1]),
	.datac(\RAM_1|memory~279_combout ),
	.datad(\RAM_1|memory~281_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~282_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~282 .lut_mask = 16'hD9C8;
defparam \RAM_1|memory~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \RAM_1|memory~233 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~233 .is_wysiwyg = "true";
defparam \RAM_1|memory~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \RAM_1|memory~169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~169 .is_wysiwyg = "true";
defparam \RAM_1|memory~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
fiftyfivenm_lcell_comb \RAM_1|memory~201feeder (
// Equation(s):
// \RAM_1|memory~201feeder_combout  = \wire_hz_out_buffer|out_data[1]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~201feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \RAM_1|memory~201 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~201 .is_wysiwyg = "true";
defparam \RAM_1|memory~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \RAM_1|memory~137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~137 .is_wysiwyg = "true";
defparam \RAM_1|memory~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
fiftyfivenm_lcell_comb \RAM_1|memory~276 (
// Equation(s):
// \RAM_1|memory~276_combout  = (address_counter[3] & ((\RAM_1|memory~201_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~137_q  & !address_counter[2]))))

	.dataa(\RAM_1|memory~201_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~137_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~276_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~276 .lut_mask = 16'hCCB8;
defparam \RAM_1|memory~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
fiftyfivenm_lcell_comb \RAM_1|memory~277 (
// Equation(s):
// \RAM_1|memory~277_combout  = (address_counter[2] & ((\RAM_1|memory~276_combout  & (\RAM_1|memory~233_q )) # (!\RAM_1|memory~276_combout  & ((\RAM_1|memory~169_q ))))) # (!address_counter[2] & (((\RAM_1|memory~276_combout ))))

	.dataa(\RAM_1|memory~233_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~169_q ),
	.datad(\RAM_1|memory~276_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~277_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~277 .lut_mask = 16'hBBC0;
defparam \RAM_1|memory~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
fiftyfivenm_lcell_comb \RAM_1|memory~285 (
// Equation(s):
// \RAM_1|memory~285_combout  = (address_counter[0] & ((\RAM_1|memory~282_combout  & (\RAM_1|memory~284_combout )) # (!\RAM_1|memory~282_combout  & ((\RAM_1|memory~277_combout ))))) # (!address_counter[0] & (((\RAM_1|memory~282_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~284_combout ),
	.datac(\RAM_1|memory~282_combout ),
	.datad(\RAM_1|memory~277_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~285_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~285 .lut_mask = 16'hDAD0;
defparam \RAM_1|memory~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N11
dffeas \RAM_1|memory~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~121 .is_wysiwyg = "true";
defparam \RAM_1|memory~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \RAM_1|memory~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~113 .is_wysiwyg = "true";
defparam \RAM_1|memory~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N9
dffeas \RAM_1|memory~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~105 .is_wysiwyg = "true";
defparam \RAM_1|memory~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \RAM_1|memory~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~97 .is_wysiwyg = "true";
defparam \RAM_1|memory~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
fiftyfivenm_lcell_comb \RAM_1|memory~293 (
// Equation(s):
// \RAM_1|memory~293_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~105_q )) # (!address_counter[0] & ((\RAM_1|memory~97_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~105_q ),
	.datac(\RAM_1|memory~97_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~293_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~293 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
fiftyfivenm_lcell_comb \RAM_1|memory~294 (
// Equation(s):
// \RAM_1|memory~294_combout  = (address_counter[1] & ((\RAM_1|memory~293_combout  & (\RAM_1|memory~121_q )) # (!\RAM_1|memory~293_combout  & ((\RAM_1|memory~113_q ))))) # (!address_counter[1] & (((\RAM_1|memory~293_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~121_q ),
	.datac(\RAM_1|memory~113_q ),
	.datad(\RAM_1|memory~293_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~294_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~294 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \RAM_1|memory~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~57 .is_wysiwyg = "true";
defparam \RAM_1|memory~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N9
dffeas \RAM_1|memory~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~49 .is_wysiwyg = "true";
defparam \RAM_1|memory~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \RAM_1|memory~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~41 .is_wysiwyg = "true";
defparam \RAM_1|memory~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \RAM_1|memory~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~33 .is_wysiwyg = "true";
defparam \RAM_1|memory~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
fiftyfivenm_lcell_comb \RAM_1|memory~286 (
// Equation(s):
// \RAM_1|memory~286_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~41_q )) # (!address_counter[0] & ((\RAM_1|memory~33_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~41_q ),
	.datac(\RAM_1|memory~33_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~286_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~286 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
fiftyfivenm_lcell_comb \RAM_1|memory~287 (
// Equation(s):
// \RAM_1|memory~287_combout  = (address_counter[1] & ((\RAM_1|memory~286_combout  & (\RAM_1|memory~57_q )) # (!\RAM_1|memory~286_combout  & ((\RAM_1|memory~49_q ))))) # (!address_counter[1] & (((\RAM_1|memory~286_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~57_q ),
	.datac(\RAM_1|memory~49_q ),
	.datad(\RAM_1|memory~286_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~287_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~287 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \RAM_1|memory~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~9 .is_wysiwyg = "true";
defparam \RAM_1|memory~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N23
dffeas \RAM_1|memory~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~25 .is_wysiwyg = "true";
defparam \RAM_1|memory~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
fiftyfivenm_lcell_comb \RAM_1|memory~17feeder (
// Equation(s):
// \RAM_1|memory~17feeder_combout  = \wire_hz_out_buffer|out_data[1]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~17feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \RAM_1|memory~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~17 .is_wysiwyg = "true";
defparam \RAM_1|memory~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \RAM_1|memory~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~1 .is_wysiwyg = "true";
defparam \RAM_1|memory~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
fiftyfivenm_lcell_comb \RAM_1|memory~290 (
// Equation(s):
// \RAM_1|memory~290_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~17_q )) # (!address_counter[1] & ((\RAM_1|memory~1_q )))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~17_q ),
	.datac(\RAM_1|memory~1_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~290_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~290 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
fiftyfivenm_lcell_comb \RAM_1|memory~291 (
// Equation(s):
// \RAM_1|memory~291_combout  = (address_counter[0] & ((\RAM_1|memory~290_combout  & ((\RAM_1|memory~25_q ))) # (!\RAM_1|memory~290_combout  & (\RAM_1|memory~9_q )))) # (!address_counter[0] & (((\RAM_1|memory~290_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~9_q ),
	.datac(\RAM_1|memory~25_q ),
	.datad(\RAM_1|memory~290_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~291_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~291 .lut_mask = 16'hF588;
defparam \RAM_1|memory~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \RAM_1|memory~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~73 .is_wysiwyg = "true";
defparam \RAM_1|memory~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \RAM_1|memory~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~89 .is_wysiwyg = "true";
defparam \RAM_1|memory~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \RAM_1|memory~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~81 .is_wysiwyg = "true";
defparam \RAM_1|memory~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \RAM_1|memory~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~65 .is_wysiwyg = "true";
defparam \RAM_1|memory~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
fiftyfivenm_lcell_comb \RAM_1|memory~288 (
// Equation(s):
// \RAM_1|memory~288_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~81_q )) # (!address_counter[1] & ((\RAM_1|memory~65_q )))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~81_q ),
	.datac(\RAM_1|memory~65_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~288_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~288 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
fiftyfivenm_lcell_comb \RAM_1|memory~289 (
// Equation(s):
// \RAM_1|memory~289_combout  = (address_counter[0] & ((\RAM_1|memory~288_combout  & ((\RAM_1|memory~89_q ))) # (!\RAM_1|memory~288_combout  & (\RAM_1|memory~73_q )))) # (!address_counter[0] & (((\RAM_1|memory~288_combout ))))

	.dataa(\RAM_1|memory~73_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~89_q ),
	.datad(\RAM_1|memory~288_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~289_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~289 .lut_mask = 16'hF388;
defparam \RAM_1|memory~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
fiftyfivenm_lcell_comb \RAM_1|memory~292 (
// Equation(s):
// \RAM_1|memory~292_combout  = (address_counter[2] & (address_counter[3])) # (!address_counter[2] & ((address_counter[3] & ((\RAM_1|memory~289_combout ))) # (!address_counter[3] & (\RAM_1|memory~291_combout ))))

	.dataa(address_counter[2]),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~291_combout ),
	.datad(\RAM_1|memory~289_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~292_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~292 .lut_mask = 16'hDC98;
defparam \RAM_1|memory~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
fiftyfivenm_lcell_comb \RAM_1|memory~295 (
// Equation(s):
// \RAM_1|memory~295_combout  = (address_counter[2] & ((\RAM_1|memory~292_combout  & (\RAM_1|memory~294_combout )) # (!\RAM_1|memory~292_combout  & ((\RAM_1|memory~287_combout ))))) # (!address_counter[2] & (((\RAM_1|memory~292_combout ))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~294_combout ),
	.datac(\RAM_1|memory~287_combout ),
	.datad(\RAM_1|memory~292_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~295_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~295 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
fiftyfivenm_lcell_comb \wire_hz_out_ram|out_data[1]~1 (
// Equation(s):
// \wire_hz_out_ram|out_data[1]~1_combout  = ((address_counter[4] & (\RAM_1|memory~285_combout )) # (!address_counter[4] & ((\RAM_1|memory~295_combout )))) # (!\Decoder1~0_combout )

	.dataa(address_counter[4]),
	.datab(\Decoder1~0_combout ),
	.datac(\RAM_1|memory~285_combout ),
	.datad(\RAM_1|memory~295_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_ram|out_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_ram|out_data[1]~1 .lut_mask = 16'hF7B3;
defparam \wire_hz_out_ram|out_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[1]~9 (
// Equation(s):
// \wire_hz_out_buffer|out_data[1]~9_combout  = (\wire_hz_out_buffer|out_data[1]~8_combout  & (\wire_hz_out_ram|out_data[1]~1_combout  & ((address_counter[1]) # (!\Decoder1~1_combout ))))

	.dataa(\Decoder1~1_combout ),
	.datab(address_counter[1]),
	.datac(\wire_hz_out_buffer|out_data[1]~8_combout ),
	.datad(\wire_hz_out_ram|out_data[1]~1_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[1]~9 .lut_mask = 16'hD000;
defparam \wire_hz_out_buffer|out_data[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
fiftyfivenm_lcell_comb \wire_hz_in_buffer|out_data[1]~1 (
// Equation(s):
// \wire_hz_in_buffer|out_data[1]~1_combout  = (\wire_hz_out_buffer|out_data[1]~9_combout ) # (!active_memory_decode[0])

	.dataa(active_memory_decode[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[1]~9_combout ),
	.cin(gnd),
	.combout(\wire_hz_in_buffer|out_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_in_buffer|out_data[1]~1 .lut_mask = 16'hFF55;
defparam \wire_hz_in_buffer|out_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[0]~5 (
// Equation(s):
// \wire_hz_out_buffer|out_data[0]~5_combout  = (active_memory_decode[0]) # ((\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ) # (!active_memory_decode[1]))

	.dataa(active_memory_decode[0]),
	.datab(gnd),
	.datac(active_memory_decode[1]),
	.datad(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[0]~5 .lut_mask = 16'hFFAF;
defparam \wire_hz_out_buffer|out_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
fiftyfivenm_lcell_comb \RAM_1|memory~88feeder (
// Equation(s):
// \RAM_1|memory~88feeder_combout  = \wire_hz_out_buffer|out_data[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~88feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \RAM_1|memory~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~451_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~88 .is_wysiwyg = "true";
defparam \RAM_1|memory~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
fiftyfivenm_lcell_comb \RAM_1|memory~72feeder (
// Equation(s):
// \RAM_1|memory~72feeder_combout  = \wire_hz_out_buffer|out_data[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~72feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \RAM_1|memory~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~449_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~72 .is_wysiwyg = "true";
defparam \RAM_1|memory~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \RAM_1|memory~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~64 .is_wysiwyg = "true";
defparam \RAM_1|memory~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
fiftyfivenm_lcell_comb \RAM_1|memory~266 (
// Equation(s):
// \RAM_1|memory~266_combout  = (address_counter[1] & (((address_counter[0])))) # (!address_counter[1] & ((address_counter[0] & (\RAM_1|memory~72_q )) # (!address_counter[0] & ((\RAM_1|memory~64_q )))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~72_q ),
	.datac(\RAM_1|memory~64_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~266_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~266 .lut_mask = 16'hEE50;
defparam \RAM_1|memory~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \RAM_1|memory~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~80 .is_wysiwyg = "true";
defparam \RAM_1|memory~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
fiftyfivenm_lcell_comb \RAM_1|memory~267 (
// Equation(s):
// \RAM_1|memory~267_combout  = (\RAM_1|memory~266_combout  & ((\RAM_1|memory~88_q ) # ((!address_counter[1])))) # (!\RAM_1|memory~266_combout  & (((\RAM_1|memory~80_q  & address_counter[1]))))

	.dataa(\RAM_1|memory~88_q ),
	.datab(\RAM_1|memory~266_combout ),
	.datac(\RAM_1|memory~80_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~267_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~267 .lut_mask = 16'hB8CC;
defparam \RAM_1|memory~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
fiftyfivenm_lcell_comb \RAM_1|memory~40feeder (
// Equation(s):
// \RAM_1|memory~40feeder_combout  = \wire_hz_out_buffer|out_data[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~40feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \RAM_1|memory~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~40 .is_wysiwyg = "true";
defparam \RAM_1|memory~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \RAM_1|memory~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~455_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~56 .is_wysiwyg = "true";
defparam \RAM_1|memory~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N31
dffeas \RAM_1|memory~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~48 .is_wysiwyg = "true";
defparam \RAM_1|memory~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \RAM_1|memory~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~32 .is_wysiwyg = "true";
defparam \RAM_1|memory~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
fiftyfivenm_lcell_comb \RAM_1|memory~268 (
// Equation(s):
// \RAM_1|memory~268_combout  = (address_counter[1] & ((\RAM_1|memory~48_q ) # ((address_counter[0])))) # (!address_counter[1] & (((\RAM_1|memory~32_q  & !address_counter[0]))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~48_q ),
	.datac(\RAM_1|memory~32_q ),
	.datad(address_counter[0]),
	.cin(gnd),
	.combout(\RAM_1|memory~268_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~268 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
fiftyfivenm_lcell_comb \RAM_1|memory~269 (
// Equation(s):
// \RAM_1|memory~269_combout  = (address_counter[0] & ((\RAM_1|memory~268_combout  & ((\RAM_1|memory~56_q ))) # (!\RAM_1|memory~268_combout  & (\RAM_1|memory~40_q )))) # (!address_counter[0] & (((\RAM_1|memory~268_combout ))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~40_q ),
	.datac(\RAM_1|memory~56_q ),
	.datad(\RAM_1|memory~268_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~269_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~269 .lut_mask = 16'hF588;
defparam \RAM_1|memory~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \RAM_1|memory~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~16 .is_wysiwyg = "true";
defparam \RAM_1|memory~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \RAM_1|memory~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~24 .is_wysiwyg = "true";
defparam \RAM_1|memory~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \RAM_1|memory~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~457_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~8 .is_wysiwyg = "true";
defparam \RAM_1|memory~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \RAM_1|memory~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~0 .is_wysiwyg = "true";
defparam \RAM_1|memory~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
fiftyfivenm_lcell_comb \RAM_1|memory~270 (
// Equation(s):
// \RAM_1|memory~270_combout  = (address_counter[0] & ((\RAM_1|memory~8_q ) # ((address_counter[1])))) # (!address_counter[0] & (((\RAM_1|memory~0_q  & !address_counter[1]))))

	.dataa(address_counter[0]),
	.datab(\RAM_1|memory~8_q ),
	.datac(\RAM_1|memory~0_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~270_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~270 .lut_mask = 16'hAAD8;
defparam \RAM_1|memory~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
fiftyfivenm_lcell_comb \RAM_1|memory~271 (
// Equation(s):
// \RAM_1|memory~271_combout  = (address_counter[1] & ((\RAM_1|memory~270_combout  & ((\RAM_1|memory~24_q ))) # (!\RAM_1|memory~270_combout  & (\RAM_1|memory~16_q )))) # (!address_counter[1] & (((\RAM_1|memory~270_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~16_q ),
	.datac(\RAM_1|memory~24_q ),
	.datad(\RAM_1|memory~270_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~271_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~271 .lut_mask = 16'hF588;
defparam \RAM_1|memory~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
fiftyfivenm_lcell_comb \RAM_1|memory~272 (
// Equation(s):
// \RAM_1|memory~272_combout  = (address_counter[2] & ((address_counter[3]) # ((\RAM_1|memory~269_combout )))) # (!address_counter[2] & (!address_counter[3] & ((\RAM_1|memory~271_combout ))))

	.dataa(address_counter[2]),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~269_combout ),
	.datad(\RAM_1|memory~271_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~272_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~272 .lut_mask = 16'hB9A8;
defparam \RAM_1|memory~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \RAM_1|memory~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~120 .is_wysiwyg = "true";
defparam \RAM_1|memory~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \RAM_1|memory~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~104 .is_wysiwyg = "true";
defparam \RAM_1|memory~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \RAM_1|memory~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~112 .is_wysiwyg = "true";
defparam \RAM_1|memory~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \RAM_1|memory~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~96 .is_wysiwyg = "true";
defparam \RAM_1|memory~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
fiftyfivenm_lcell_comb \RAM_1|memory~273 (
// Equation(s):
// \RAM_1|memory~273_combout  = (address_counter[0] & (((address_counter[1])))) # (!address_counter[0] & ((address_counter[1] & (\RAM_1|memory~112_q )) # (!address_counter[1] & ((\RAM_1|memory~96_q )))))

	.dataa(\RAM_1|memory~112_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~96_q ),
	.datad(address_counter[1]),
	.cin(gnd),
	.combout(\RAM_1|memory~273_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~273 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
fiftyfivenm_lcell_comb \RAM_1|memory~274 (
// Equation(s):
// \RAM_1|memory~274_combout  = (address_counter[0] & ((\RAM_1|memory~273_combout  & (\RAM_1|memory~120_q )) # (!\RAM_1|memory~273_combout  & ((\RAM_1|memory~104_q ))))) # (!address_counter[0] & (((\RAM_1|memory~273_combout ))))

	.dataa(\RAM_1|memory~120_q ),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~104_q ),
	.datad(\RAM_1|memory~273_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~274_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~274 .lut_mask = 16'hBBC0;
defparam \RAM_1|memory~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
fiftyfivenm_lcell_comb \RAM_1|memory~275 (
// Equation(s):
// \RAM_1|memory~275_combout  = (address_counter[3] & ((\RAM_1|memory~272_combout  & ((\RAM_1|memory~274_combout ))) # (!\RAM_1|memory~272_combout  & (\RAM_1|memory~267_combout )))) # (!address_counter[3] & (((\RAM_1|memory~272_combout ))))

	.dataa(\RAM_1|memory~267_combout ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~272_combout ),
	.datad(\RAM_1|memory~274_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~275_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~275 .lut_mask = 16'hF838;
defparam \RAM_1|memory~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
fiftyfivenm_lcell_comb \RAM_1|memory~216feeder (
// Equation(s):
// \RAM_1|memory~216feeder_combout  = \wire_hz_out_buffer|out_data[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~216feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~216feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~216feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \RAM_1|memory~216 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~216 .is_wysiwyg = "true";
defparam \RAM_1|memory~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \RAM_1|memory~248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~248 .is_wysiwyg = "true";
defparam \RAM_1|memory~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \RAM_1|memory~184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~184 .is_wysiwyg = "true";
defparam \RAM_1|memory~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \RAM_1|memory~152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~152 .is_wysiwyg = "true";
defparam \RAM_1|memory~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
fiftyfivenm_lcell_comb \RAM_1|memory~263 (
// Equation(s):
// \RAM_1|memory~263_combout  = (address_counter[2] & ((\RAM_1|memory~184_q ) # ((address_counter[3])))) # (!address_counter[2] & (((\RAM_1|memory~152_q  & !address_counter[3]))))

	.dataa(\RAM_1|memory~184_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~152_q ),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~263_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~263 .lut_mask = 16'hCCB8;
defparam \RAM_1|memory~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
fiftyfivenm_lcell_comb \RAM_1|memory~264 (
// Equation(s):
// \RAM_1|memory~264_combout  = (address_counter[3] & ((\RAM_1|memory~263_combout  & ((\RAM_1|memory~248_q ))) # (!\RAM_1|memory~263_combout  & (\RAM_1|memory~216_q )))) # (!address_counter[3] & (((\RAM_1|memory~263_combout ))))

	.dataa(address_counter[3]),
	.datab(\RAM_1|memory~216_q ),
	.datac(\RAM_1|memory~248_q ),
	.datad(\RAM_1|memory~263_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~264_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~264 .lut_mask = 16'hF588;
defparam \RAM_1|memory~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
fiftyfivenm_lcell_comb \RAM_1|memory~240feeder (
// Equation(s):
// \RAM_1|memory~240feeder_combout  = \wire_hz_out_buffer|out_data[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~240feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N15
dffeas \RAM_1|memory~240 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~423_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~240 .is_wysiwyg = "true";
defparam \RAM_1|memory~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \RAM_1|memory~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~417_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~176 .is_wysiwyg = "true";
defparam \RAM_1|memory~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
fiftyfivenm_lcell_comb \RAM_1|memory~208feeder (
// Equation(s):
// \RAM_1|memory~208feeder_combout  = \wire_hz_out_buffer|out_data[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~208feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \RAM_1|memory~208 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~419_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~208 .is_wysiwyg = "true";
defparam \RAM_1|memory~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N21
dffeas \RAM_1|memory~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~421_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~144 .is_wysiwyg = "true";
defparam \RAM_1|memory~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
fiftyfivenm_lcell_comb \RAM_1|memory~256 (
// Equation(s):
// \RAM_1|memory~256_combout  = (address_counter[3] & ((\RAM_1|memory~208_q ) # ((address_counter[2])))) # (!address_counter[3] & (((\RAM_1|memory~144_q  & !address_counter[2]))))

	.dataa(\RAM_1|memory~208_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~144_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~256_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~256 .lut_mask = 16'hCCB8;
defparam \RAM_1|memory~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
fiftyfivenm_lcell_comb \RAM_1|memory~257 (
// Equation(s):
// \RAM_1|memory~257_combout  = (address_counter[2] & ((\RAM_1|memory~256_combout  & (\RAM_1|memory~240_q )) # (!\RAM_1|memory~256_combout  & ((\RAM_1|memory~176_q ))))) # (!address_counter[2] & (((\RAM_1|memory~256_combout ))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~240_q ),
	.datac(\RAM_1|memory~176_q ),
	.datad(\RAM_1|memory~256_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~257_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~257 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \RAM_1|memory~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~160 .is_wysiwyg = "true";
defparam \RAM_1|memory~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \RAM_1|memory~224 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~439_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~224 .is_wysiwyg = "true";
defparam \RAM_1|memory~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
fiftyfivenm_lcell_comb \RAM_1|memory~192feeder (
// Equation(s):
// \RAM_1|memory~192feeder_combout  = \wire_hz_out_buffer|out_data[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~192feeder .lut_mask = 16'hFF00;
defparam \RAM_1|memory~192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \RAM_1|memory~192 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RAM_1|memory~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_1|memory~435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~192 .is_wysiwyg = "true";
defparam \RAM_1|memory~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \RAM_1|memory~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~128 .is_wysiwyg = "true";
defparam \RAM_1|memory~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
fiftyfivenm_lcell_comb \RAM_1|memory~260 (
// Equation(s):
// \RAM_1|memory~260_combout  = (address_counter[2] & (((address_counter[3])))) # (!address_counter[2] & ((address_counter[3] & (\RAM_1|memory~192_q )) # (!address_counter[3] & ((\RAM_1|memory~128_q )))))

	.dataa(\RAM_1|memory~192_q ),
	.datab(address_counter[2]),
	.datac(\RAM_1|memory~128_q ),
	.datad(address_counter[3]),
	.cin(gnd),
	.combout(\RAM_1|memory~260_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~260 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
fiftyfivenm_lcell_comb \RAM_1|memory~261 (
// Equation(s):
// \RAM_1|memory~261_combout  = (address_counter[2] & ((\RAM_1|memory~260_combout  & ((\RAM_1|memory~224_q ))) # (!\RAM_1|memory~260_combout  & (\RAM_1|memory~160_q )))) # (!address_counter[2] & (((\RAM_1|memory~260_combout ))))

	.dataa(address_counter[2]),
	.datab(\RAM_1|memory~160_q ),
	.datac(\RAM_1|memory~224_q ),
	.datad(\RAM_1|memory~260_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~261_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~261 .lut_mask = 16'hF588;
defparam \RAM_1|memory~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \RAM_1|memory~200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~425_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~200 .is_wysiwyg = "true";
defparam \RAM_1|memory~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \RAM_1|memory~232 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~232 .is_wysiwyg = "true";
defparam \RAM_1|memory~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \RAM_1|memory~168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~168 .is_wysiwyg = "true";
defparam \RAM_1|memory~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \RAM_1|memory~136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_1|memory~429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_1|memory~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_1|memory~136 .is_wysiwyg = "true";
defparam \RAM_1|memory~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
fiftyfivenm_lcell_comb \RAM_1|memory~258 (
// Equation(s):
// \RAM_1|memory~258_combout  = (address_counter[3] & (((address_counter[2])))) # (!address_counter[3] & ((address_counter[2] & (\RAM_1|memory~168_q )) # (!address_counter[2] & ((\RAM_1|memory~136_q )))))

	.dataa(\RAM_1|memory~168_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~136_q ),
	.datad(address_counter[2]),
	.cin(gnd),
	.combout(\RAM_1|memory~258_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~258 .lut_mask = 16'hEE30;
defparam \RAM_1|memory~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
fiftyfivenm_lcell_comb \RAM_1|memory~259 (
// Equation(s):
// \RAM_1|memory~259_combout  = (address_counter[3] & ((\RAM_1|memory~258_combout  & ((\RAM_1|memory~232_q ))) # (!\RAM_1|memory~258_combout  & (\RAM_1|memory~200_q )))) # (!address_counter[3] & (((\RAM_1|memory~258_combout ))))

	.dataa(\RAM_1|memory~200_q ),
	.datab(address_counter[3]),
	.datac(\RAM_1|memory~232_q ),
	.datad(\RAM_1|memory~258_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~259_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~259 .lut_mask = 16'hF388;
defparam \RAM_1|memory~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
fiftyfivenm_lcell_comb \RAM_1|memory~262 (
// Equation(s):
// \RAM_1|memory~262_combout  = (address_counter[1] & (address_counter[0])) # (!address_counter[1] & ((address_counter[0] & ((\RAM_1|memory~259_combout ))) # (!address_counter[0] & (\RAM_1|memory~261_combout ))))

	.dataa(address_counter[1]),
	.datab(address_counter[0]),
	.datac(\RAM_1|memory~261_combout ),
	.datad(\RAM_1|memory~259_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~262_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~262 .lut_mask = 16'hDC98;
defparam \RAM_1|memory~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
fiftyfivenm_lcell_comb \RAM_1|memory~265 (
// Equation(s):
// \RAM_1|memory~265_combout  = (address_counter[1] & ((\RAM_1|memory~262_combout  & (\RAM_1|memory~264_combout )) # (!\RAM_1|memory~262_combout  & ((\RAM_1|memory~257_combout ))))) # (!address_counter[1] & (((\RAM_1|memory~262_combout ))))

	.dataa(address_counter[1]),
	.datab(\RAM_1|memory~264_combout ),
	.datac(\RAM_1|memory~257_combout ),
	.datad(\RAM_1|memory~262_combout ),
	.cin(gnd),
	.combout(\RAM_1|memory~265_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_1|memory~265 .lut_mask = 16'hDDA0;
defparam \RAM_1|memory~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
fiftyfivenm_lcell_comb \wire_hz_out_ram|out_data[0]~0 (
// Equation(s):
// \wire_hz_out_ram|out_data[0]~0_combout  = ((address_counter[4] & ((\RAM_1|memory~265_combout ))) # (!address_counter[4] & (\RAM_1|memory~275_combout ))) # (!\Decoder1~0_combout )

	.dataa(address_counter[4]),
	.datab(\Decoder1~0_combout ),
	.datac(\RAM_1|memory~275_combout ),
	.datad(\RAM_1|memory~265_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_ram|out_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_ram|out_data[0]~0 .lut_mask = 16'hFB73;
defparam \wire_hz_out_ram|out_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[0]~6 (
// Equation(s):
// \wire_hz_out_buffer|out_data[0]~6_combout  = (\wire_hz_out_buffer|out_data[0]~5_combout  & (\wire_hz_out_ram|out_data[0]~0_combout  & ((address_counter[0]) # (!\Decoder1~1_combout ))))

	.dataa(\wire_hz_out_buffer|out_data[0]~5_combout ),
	.datab(address_counter[0]),
	.datac(\Decoder1~1_combout ),
	.datad(\wire_hz_out_ram|out_data[0]~0_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[0]~6 .lut_mask = 16'h8A00;
defparam \wire_hz_out_buffer|out_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
fiftyfivenm_lcell_comb \wire_hz_out_buffer|out_data[0]~7 (
// Equation(s):
// \wire_hz_out_buffer|out_data[0]~7_combout  = (active_memory_decode[1]) # (active_memory_decode[0])

	.dataa(gnd),
	.datab(active_memory_decode[1]),
	.datac(gnd),
	.datad(active_memory_decode[0]),
	.cin(gnd),
	.combout(\wire_hz_out_buffer|out_data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_buffer|out_data[0]~7 .lut_mask = 16'hFFCC;
defparam \wire_hz_out_buffer|out_data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
fiftyfivenm_lcell_comb \wire_hz_out_rom|out_data[5]~3 (
// Equation(s):
// \wire_hz_out_rom|out_data[5]~3_combout  = (\wire_hz_out_ram|out_data[5]~5_combout  & ((active_memory_decode[1] & ((\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a5 ) # (active_memory_decode[0]))) # (!active_memory_decode[1] & 
// ((!active_memory_decode[0])))))

	.dataa(active_memory_decode[1]),
	.datab(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.datac(active_memory_decode[0]),
	.datad(\wire_hz_out_ram|out_data[5]~5_combout ),
	.cin(gnd),
	.combout(\wire_hz_out_rom|out_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_rom|out_data[5]~3 .lut_mask = 16'hAD00;
defparam \wire_hz_out_rom|out_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
fiftyfivenm_lcell_comb \wire_hz_out_rom|out_data[6]~4 (
// Equation(s):
// \wire_hz_out_rom|out_data[6]~4_combout  = (\wire_hz_out_ram|out_data[6]~6_combout  & ((active_memory_decode[1] & ((active_memory_decode[0]) # (\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a6 ))) # (!active_memory_decode[1] & 
// (!active_memory_decode[0]))))

	.dataa(active_memory_decode[1]),
	.datab(active_memory_decode[0]),
	.datac(\wire_hz_out_ram|out_data[6]~6_combout ),
	.datad(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.cin(gnd),
	.combout(\wire_hz_out_rom|out_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_rom|out_data[6]~4 .lut_mask = 16'hB090;
defparam \wire_hz_out_rom|out_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
fiftyfivenm_lcell_comb \wire_hz_out_rom|out_data[7]~5 (
// Equation(s):
// \wire_hz_out_rom|out_data[7]~5_combout  = (\wire_hz_out_ram|out_data[7]~7_combout  & ((active_memory_decode[1] & ((active_memory_decode[0]) # (\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a7 ))) # (!active_memory_decode[1] & 
// (!active_memory_decode[0]))))

	.dataa(active_memory_decode[1]),
	.datab(\wire_hz_out_ram|out_data[7]~7_combout ),
	.datac(active_memory_decode[0]),
	.datad(\buffer_1|shifter_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.cin(gnd),
	.combout(\wire_hz_out_rom|out_data[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wire_hz_out_rom|out_data[7]~5 .lut_mask = 16'h8C84;
defparam \wire_hz_out_rom|out_data[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign out_data[0] = \out_data[0]~output_o ;

assign out_data[1] = \out_data[1]~output_o ;

assign out_data[2] = \out_data[2]~output_o ;

assign out_data[3] = \out_data[3]~output_o ;

assign out_data[4] = \out_data[4]~output_o ;

assign out_data[5] = \out_data[5]~output_o ;

assign out_data[6] = \out_data[6]~output_o ;

assign out_data[7] = \out_data[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
