{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 19:49:18 2020 " "Info: Processing started: Mon Oct 05 19:49:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jk_latch -c jk_latch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jk_latch -c jk_latch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "q\$latch " "Warning: Node \"q\$latch\" is a latch" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "qbar\$latch " "Warning: Node \"qbar\$latch\" is a latch" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "k " "Info: Assuming node \"k\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "j " "Info: Assuming node \"j\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "enable " "Info: Assuming node \"enable\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "q~98 " "Info: Detected gated clock \"q~98\" as buffer" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "q~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "k register register q\$latch q\$latch 500.0 MHz Internal " "Info: Clock \"k\" Internal fmax is restricted to 500.0 MHz between source register \"q\$latch\" and destination register \"q\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.539 ns + Longest register register " "Info: + Longest register to register delay is 0.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\$latch 1 REG LCCOMB_X5_Y17_N30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.283 ns q~97 2 COMB LCCOMB_X5_Y17_N0 1 " "Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X5_Y17_N0; Fanout = 1; COMB Node = 'q~97'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { q$latch q~97 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 0.539 ns q\$latch 3 REG LCCOMB_X5_Y17_N30 3 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 0.539 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { q~97 q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 19.67 % ) " "Info: Total cell delay = 0.106 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.433 ns ( 80.33 % ) " "Info: Total interconnect delay = 0.433 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { q$latch q~97 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { q$latch {} q~97 {} q$latch {} } { 0.000ns 0.230ns 0.203ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k destination 5.102 ns + Shortest register " "Info: + Shortest clock path from clock \"k\" to destination register is 5.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns k 1 CLK PIN_AA12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'k'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.053 ns) 2.572 ns q~98 2 COMB LCCOMB_X5_Y17_N20 1 " "Info: 2: + IC(1.710 ns) + CELL(0.053 ns) = 2.572 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { k q~98 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 4.046 ns q~98clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.046 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { q~98 q~98clkctrl } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.154 ns) 5.102 ns q\$latch 4 REG LCCOMB_X5_Y17_N30 3 " "Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.102 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { q~98clkctrl q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.016 ns ( 19.91 % ) " "Info: Total cell delay = 1.016 ns ( 19.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.086 ns ( 80.09 % ) " "Info: Total interconnect delay = 4.086 ns ( 80.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.102 ns" { k q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.102 ns" { k {} k~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.710ns 1.474ns 0.902ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k source 5.102 ns - Longest register " "Info: - Longest clock path from clock \"k\" to source register is 5.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns k 1 CLK PIN_AA12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'k'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.053 ns) 2.572 ns q~98 2 COMB LCCOMB_X5_Y17_N20 1 " "Info: 2: + IC(1.710 ns) + CELL(0.053 ns) = 2.572 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { k q~98 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 4.046 ns q~98clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.046 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { q~98 q~98clkctrl } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.154 ns) 5.102 ns q\$latch 4 REG LCCOMB_X5_Y17_N30 3 " "Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.102 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { q~98clkctrl q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.016 ns ( 19.91 % ) " "Info: Total cell delay = 1.016 ns ( 19.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.086 ns ( 80.09 % ) " "Info: Total interconnect delay = 4.086 ns ( 80.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.102 ns" { k q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.102 ns" { k {} k~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.710ns 1.474ns 0.902ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.102 ns" { k q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.102 ns" { k {} k~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.710ns 1.474ns 0.902ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.102 ns" { k {} k~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.710ns 1.474ns 0.902ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.687 ns + " "Info: + Micro setup delay of destination is 0.687 ns" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { q$latch q~97 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { q$latch {} q~97 {} q$latch {} } { 0.000ns 0.230ns 0.203ns } { 0.000ns 0.053ns 0.053ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.102 ns" { k q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.102 ns" { k {} k~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.710ns 1.474ns 0.902ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.102 ns" { k {} k~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.710ns 1.474ns 0.902ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { q$latch {} } {  } {  } "" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "j register register q\$latch q\$latch 500.0 MHz Internal " "Info: Clock \"j\" Internal fmax is restricted to 500.0 MHz between source register \"q\$latch\" and destination register \"q\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.539 ns + Longest register register " "Info: + Longest register to register delay is 0.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\$latch 1 REG LCCOMB_X5_Y17_N30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.283 ns q~97 2 COMB LCCOMB_X5_Y17_N0 1 " "Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X5_Y17_N0; Fanout = 1; COMB Node = 'q~97'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { q$latch q~97 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 0.539 ns q\$latch 3 REG LCCOMB_X5_Y17_N30 3 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 0.539 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { q~97 q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 19.67 % ) " "Info: Total cell delay = 0.106 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.433 ns ( 80.33 % ) " "Info: Total interconnect delay = 0.433 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { q$latch q~97 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { q$latch {} q~97 {} q$latch {} } { 0.000ns 0.230ns 0.203ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "j destination 5.237 ns + Shortest register " "Info: + Shortest clock path from clock \"j\" to destination register is 5.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns j 1 CLK PIN_B15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 3; CLK Node = 'j'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.272 ns) 2.707 ns q~98 2 COMB LCCOMB_X5_Y17_N20 1 " "Info: 2: + IC(1.588 ns) + CELL(0.272 ns) = 2.707 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { j q~98 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 4.181 ns q~98clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { q~98 q~98clkctrl } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.154 ns) 5.237 ns q\$latch 4 REG LCCOMB_X5_Y17_N30 3 " "Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.237 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { q~98clkctrl q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.273 ns ( 24.31 % ) " "Info: Total cell delay = 1.273 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.964 ns ( 75.69 % ) " "Info: Total interconnect delay = 3.964 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { j q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { j {} j~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.588ns 1.474ns 0.902ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "j source 5.237 ns - Longest register " "Info: - Longest clock path from clock \"j\" to source register is 5.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns j 1 CLK PIN_B15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 3; CLK Node = 'j'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.272 ns) 2.707 ns q~98 2 COMB LCCOMB_X5_Y17_N20 1 " "Info: 2: + IC(1.588 ns) + CELL(0.272 ns) = 2.707 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { j q~98 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 4.181 ns q~98clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { q~98 q~98clkctrl } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.154 ns) 5.237 ns q\$latch 4 REG LCCOMB_X5_Y17_N30 3 " "Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.237 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { q~98clkctrl q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.273 ns ( 24.31 % ) " "Info: Total cell delay = 1.273 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.964 ns ( 75.69 % ) " "Info: Total interconnect delay = 3.964 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { j q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { j {} j~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.588ns 1.474ns 0.902ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { j q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { j {} j~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.588ns 1.474ns 0.902ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { j {} j~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.588ns 1.474ns 0.902ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.687 ns + " "Info: + Micro setup delay of destination is 0.687 ns" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { q$latch q~97 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { q$latch {} q~97 {} q$latch {} } { 0.000ns 0.230ns 0.203ns } { 0.000ns 0.053ns 0.053ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { j q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { j {} j~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.588ns 1.474ns 0.902ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { j {} j~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.588ns 1.474ns 0.902ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.154ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { q$latch {} } {  } {  } "" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "enable register register q\$latch q\$latch 500.0 MHz Internal " "Info: Clock \"enable\" Internal fmax is restricted to 500.0 MHz between source register \"q\$latch\" and destination register \"q\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.539 ns + Longest register register " "Info: + Longest register to register delay is 0.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\$latch 1 REG LCCOMB_X5_Y17_N30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.283 ns q~97 2 COMB LCCOMB_X5_Y17_N0 1 " "Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X5_Y17_N0; Fanout = 1; COMB Node = 'q~97'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { q$latch q~97 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 0.539 ns q\$latch 3 REG LCCOMB_X5_Y17_N30 3 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 0.539 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { q~97 q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 19.67 % ) " "Info: Total cell delay = 0.106 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.433 ns ( 80.33 % ) " "Info: Total interconnect delay = 0.433 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { q$latch q~97 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { q$latch {} q~97 {} q$latch {} } { 0.000ns 0.230ns 0.203ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 5.158 ns + Shortest register " "Info: + Shortest clock path from clock \"enable\" to destination register is 5.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns enable 1 CLK PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'enable'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.272 ns) 2.628 ns q~98 2 COMB LCCOMB_X5_Y17_N20 1 " "Info: 2: + IC(1.537 ns) + CELL(0.272 ns) = 2.628 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { enable q~98 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 4.102 ns q~98clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.102 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { q~98 q~98clkctrl } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.154 ns) 5.158 ns q\$latch 4 REG LCCOMB_X5_Y17_N30 3 " "Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.158 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { q~98clkctrl q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.245 ns ( 24.14 % ) " "Info: Total cell delay = 1.245 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.913 ns ( 75.86 % ) " "Info: Total interconnect delay = 3.913 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { enable q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { enable {} enable~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.537ns 1.474ns 0.902ns } { 0.000ns 0.819ns 0.272ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable source 5.158 ns - Longest register " "Info: - Longest clock path from clock \"enable\" to source register is 5.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns enable 1 CLK PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'enable'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.272 ns) 2.628 ns q~98 2 COMB LCCOMB_X5_Y17_N20 1 " "Info: 2: + IC(1.537 ns) + CELL(0.272 ns) = 2.628 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { enable q~98 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 4.102 ns q~98clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.102 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { q~98 q~98clkctrl } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.154 ns) 5.158 ns q\$latch 4 REG LCCOMB_X5_Y17_N30 3 " "Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.158 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { q~98clkctrl q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.245 ns ( 24.14 % ) " "Info: Total cell delay = 1.245 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.913 ns ( 75.86 % ) " "Info: Total interconnect delay = 3.913 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { enable q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { enable {} enable~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.537ns 1.474ns 0.902ns } { 0.000ns 0.819ns 0.272ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { enable q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { enable {} enable~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.537ns 1.474ns 0.902ns } { 0.000ns 0.819ns 0.272ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { enable {} enable~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.537ns 1.474ns 0.902ns } { 0.000ns 0.819ns 0.272ns 0.000ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.687 ns + " "Info: + Micro setup delay of destination is 0.687 ns" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { q$latch q~97 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { q$latch {} q~97 {} q$latch {} } { 0.000ns 0.230ns 0.203ns } { 0.000ns 0.053ns 0.053ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { enable q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { enable {} enable~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.537ns 1.474ns 0.902ns } { 0.000ns 0.819ns 0.272ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.158 ns" { enable {} enable~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.537ns 1.474ns 0.902ns } { 0.000ns 0.819ns 0.272ns 0.000ns 0.154ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { q$latch {} } {  } {  } "" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "q\$latch k k 1.865 ns register " "Info: tsu for register \"q\$latch\" (data pin = \"k\", clock pin = \"k\") is 1.865 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.280 ns + Longest pin register " "Info: + Longest pin to register delay is 6.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns k 1 CLK PIN_AA12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'k'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.858 ns) + CELL(0.357 ns) 6.024 ns q~97 2 COMB LCCOMB_X5_Y17_N0 1 " "Info: 2: + IC(4.858 ns) + CELL(0.357 ns) = 6.024 ns; Loc. = LCCOMB_X5_Y17_N0; Fanout = 1; COMB Node = 'q~97'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.215 ns" { k q~97 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 6.280 ns q\$latch 3 REG LCCOMB_X5_Y17_N30 3 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 6.280 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { q~97 q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 19.41 % ) " "Info: Total cell delay = 1.219 ns ( 19.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.061 ns ( 80.59 % ) " "Info: Total interconnect delay = 5.061 ns ( 80.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { k q~97 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { k {} k~combout {} q~97 {} q$latch {} } { 0.000ns 0.000ns 4.858ns 0.203ns } { 0.000ns 0.809ns 0.357ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.687 ns + " "Info: + Micro setup delay of destination is 0.687 ns" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k destination 5.102 ns - Shortest register " "Info: - Shortest clock path from clock \"k\" to destination register is 5.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns k 1 CLK PIN_AA12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 3; CLK Node = 'k'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.053 ns) 2.572 ns q~98 2 COMB LCCOMB_X5_Y17_N20 1 " "Info: 2: + IC(1.710 ns) + CELL(0.053 ns) = 2.572 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { k q~98 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 4.046 ns q~98clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.046 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { q~98 q~98clkctrl } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.154 ns) 5.102 ns q\$latch 4 REG LCCOMB_X5_Y17_N30 3 " "Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.102 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { q~98clkctrl q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.016 ns ( 19.91 % ) " "Info: Total cell delay = 1.016 ns ( 19.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.086 ns ( 80.09 % ) " "Info: Total interconnect delay = 4.086 ns ( 80.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.102 ns" { k q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.102 ns" { k {} k~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.710ns 1.474ns 0.902ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.280 ns" { k q~97 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.280 ns" { k {} k~combout {} q~97 {} q$latch {} } { 0.000ns 0.000ns 4.858ns 0.203ns } { 0.000ns 0.809ns 0.357ns 0.053ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.102 ns" { k q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.102 ns" { k {} k~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.710ns 1.474ns 0.902ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "j q q\$latch 9.440 ns register " "Info: tco from clock \"j\" to destination pin \"q\" through register \"q\$latch\" is 9.440 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "j source 5.237 ns + Longest register " "Info: + Longest clock path from clock \"j\" to source register is 5.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns j 1 CLK PIN_B15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 3; CLK Node = 'j'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.272 ns) 2.707 ns q~98 2 COMB LCCOMB_X5_Y17_N20 1 " "Info: 2: + IC(1.588 ns) + CELL(0.272 ns) = 2.707 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { j q~98 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 4.181 ns q~98clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { q~98 q~98clkctrl } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.154 ns) 5.237 ns q\$latch 4 REG LCCOMB_X5_Y17_N30 3 " "Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.237 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { q~98clkctrl q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.273 ns ( 24.31 % ) " "Info: Total cell delay = 1.273 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.964 ns ( 75.69 % ) " "Info: Total interconnect delay = 3.964 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { j q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { j {} j~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.588ns 1.474ns 0.902ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.203 ns + Longest register pin " "Info: + Longest register to pin delay is 4.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\$latch 1 REG LCCOMB_X5_Y17_N30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(1.972 ns) 4.203 ns q 2 PIN PIN_Y15 0 " "Info: 2: + IC(2.231 ns) + CELL(1.972 ns) = 4.203 ns; Loc. = PIN_Y15; Fanout = 0; PIN Node = 'q'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.203 ns" { q$latch q } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 46.92 % ) " "Info: Total cell delay = 1.972 ns ( 46.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.231 ns ( 53.08 % ) " "Info: Total interconnect delay = 2.231 ns ( 53.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.203 ns" { q$latch q } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.203 ns" { q$latch {} q {} } { 0.000ns 2.231ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { j q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { j {} j~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.588ns 1.474ns 0.902ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.203 ns" { q$latch q } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.203 ns" { q$latch {} q {} } { 0.000ns 2.231ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "q\$latch j j -0.651 ns register " "Info: th for register \"q\$latch\" (data pin = \"j\", clock pin = \"j\") is -0.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "j destination 5.237 ns + Longest register " "Info: + Longest clock path from clock \"j\" to destination register is 5.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns j 1 CLK PIN_B15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 3; CLK Node = 'j'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.272 ns) 2.707 ns q~98 2 COMB LCCOMB_X5_Y17_N20 1 " "Info: 2: + IC(1.588 ns) + CELL(0.272 ns) = 2.707 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 1; COMB Node = 'q~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { j q~98 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 4.181 ns q~98clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(1.474 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'q~98clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { q~98 q~98clkctrl } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.154 ns) 5.237 ns q\$latch 4 REG LCCOMB_X5_Y17_N30 3 " "Info: 4: + IC(0.902 ns) + CELL(0.154 ns) = 5.237 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { q~98clkctrl q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.273 ns ( 24.31 % ) " "Info: Total cell delay = 1.273 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.964 ns ( 75.69 % ) " "Info: Total interconnect delay = 3.964 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { j q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { j {} j~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.588ns 1.474ns 0.902ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.888 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns j 1 CLK PIN_B15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 3; CLK Node = 'j'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.631 ns) + CELL(0.154 ns) 5.632 ns q~97 2 COMB LCCOMB_X5_Y17_N0 1 " "Info: 2: + IC(4.631 ns) + CELL(0.154 ns) = 5.632 ns; Loc. = LCCOMB_X5_Y17_N0; Fanout = 1; COMB Node = 'q~97'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.785 ns" { j q~97 } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 5.888 ns q\$latch 3 REG LCCOMB_X5_Y17_N30 3 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 5.888 ns; Loc. = LCCOMB_X5_Y17_N30; Fanout = 3; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { q~97 q$latch } "NODE_NAME" } } { "jk_latch.v" "" { Text "D:/project/quartus/jk_latch.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.054 ns ( 17.90 % ) " "Info: Total cell delay = 1.054 ns ( 17.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.834 ns ( 82.10 % ) " "Info: Total interconnect delay = 4.834 ns ( 82.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { j q~97 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { j {} j~combout {} q~97 {} q$latch {} } { 0.000ns 0.000ns 4.631ns 0.203ns } { 0.000ns 0.847ns 0.154ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { j q~98 q~98clkctrl q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { j {} j~combout {} q~98 {} q~98clkctrl {} q$latch {} } { 0.000ns 0.000ns 1.588ns 1.474ns 0.902ns } { 0.000ns 0.847ns 0.272ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { j q~97 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { j {} j~combout {} q~97 {} q$latch {} } { 0.000ns 0.000ns 4.631ns 0.203ns } { 0.000ns 0.847ns 0.154ns 0.053ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 05 19:49:19 2020 " "Info: Processing ended: Mon Oct 05 19:49:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
