Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab -debug typical -L uvm top_tb -timescale 1ns/1ps 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'o_data_rd_en_ctrl' [interfaces/riscv_wrapper.sv:37]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.$unit_top_tb_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package work.riscv_definitions
Compiling module work.mem_interface_default
Compiling module work.instruction_fetch
Compiling module work.controller
Compiling module work.register_file
Compiling module work.sign_extend
Compiling module work.instruction_decode
Compiling module work.mux2to1
Compiling module work.alu
Compiling module work.branch_unit
Compiling module work.execution
Compiling module work.memory_access
Compiling module work.WriteBack
Compiling module work.hazard_control
Compiling module work.RISCV
Compiling module work.riscv_wrapper_default
Compiling module work.top_tb
Built simulation snapshot work.top_tb
