// Seed: 1899844098
module module_0;
  logic [-1 : module_0] id_1;
  ;
  always_ff @(posedge id_1) if (1) id_1 <= 1;
  wand id_2 = 1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  tri0  id_2,
    output tri0  id_3,
    output wand  id_4,
    input  wire  id_5,
    output uwire id_6
);
  assign id_3 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output tri0 id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  generate
    assign id_6 = -1;
    assign id_5#(.id_4(1)) = id_4;
  endgenerate
endmodule
