============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Mar 25 2025  07:07:42 pm
  Module:                 adder
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

     Pin           Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)      launch                                    0 R             
t2_reg[0]/CK                               100    +0       0 R             
t2_reg[0]/Q      DFFQXL            2  0.4   25  +216     216 R             
g4170__1617/A                                     +0     216               
g4170__1617/Y    AND2XL            2  0.8   41  +120     336 R             
g4167__6783/CI                                    +0     336               
g4167__6783/CO   ADDFX1            1  0.6   39  +187     524 R             
g4165__5526/CI                                    +0     524               
g4165__5526/CO   ADDFX1            1  0.6   39  +186     710 R             
g4163__8428/CI                                    +0     710               
g4163__8428/CO   ADDFX1            1  0.6   39  +186     896 R             
g4161__4319/CI                                    +0     896               
g4161__4319/CO   ADDFX1            1  0.6   39  +186    1082 R             
g4159__6260/CI                                    +0    1082               
g4159__6260/CO   ADDFX1            1  0.6   39  +186    1268 R             
g4157__5107/CI                                    +0    1268               
g4157__5107/CO   ADDFX1            1  0.6   39  +186    1454 R             
g4155__2398/CI                                    +0    1454               
g4155__2398/S    ADDFX1            1  0.3   35  +256    1709 R             
sum_reg[7]/D     DFFHQX1                          +0    1709               
sum_reg[7]/CK    setup                     100   +94    1804 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)      capture                               10000 R             
                 uncertainty                     -10    9990 R             
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8186ps 
Start-point  : t2_reg[0]/CK
End-point    : sum_reg[7]/D

path   2:

     Pin           Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)      launch                                    0 R             
t2_reg[0]/CK                               100    +0       0 R             
t2_reg[0]/Q      DFFQXL            2  0.4   25  +216     216 R             
g4170__1617/A                                     +0     216               
g4170__1617/Y    AND2XL            2  0.8   41  +120     336 R             
g4167__6783/CI                                    +0     336               
g4167__6783/CO   ADDFX1            1  0.6   39  +187     524 R             
g4165__5526/CI                                    +0     524               
g4165__5526/CO   ADDFX1            1  0.6   39  +186     710 R             
g4163__8428/CI                                    +0     710               
g4163__8428/CO   ADDFX1            1  0.6   39  +186     896 R             
g4161__4319/CI                                    +0     896               
g4161__4319/CO   ADDFX1            1  0.6   39  +186    1082 R             
g4159__6260/CI                                    +0    1082               
g4159__6260/CO   ADDFX1            1  0.6   39  +186    1268 R             
g4157__5107/CI                                    +0    1268               
g4157__5107/CO   ADDFX1            1  0.6   39  +186    1454 R             
g4155__2398/CI                                    +0    1454               
g4155__2398/CO   ADDFX1            1  0.3   32  +183    1636 R             
cout_reg/D       DFFHQX1                          +0    1636               
cout_reg/CK      setup                     100   +93    1729 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)      capture                               10000 R             
                 uncertainty                     -10    9990 R             
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8261ps 
Start-point  : t2_reg[0]/CK
End-point    : cout_reg/D

path   3:

     Pin           Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)      launch                                    0 R             
t2_reg[0]/CK                               100    +0       0 R             
t2_reg[0]/Q      DFFQXL            2  0.4   25  +216     216 R             
g4170__1617/A                                     +0     216               
g4170__1617/Y    AND2XL            2  0.8   41  +120     336 R             
g4167__6783/CI                                    +0     336               
g4167__6783/CO   ADDFX1            1  0.6   39  +187     524 R             
g4165__5526/CI                                    +0     524               
g4165__5526/CO   ADDFX1            1  0.6   39  +186     710 R             
g4163__8428/CI                                    +0     710               
g4163__8428/CO   ADDFX1            1  0.6   39  +186     896 R             
g4161__4319/CI                                    +0     896               
g4161__4319/CO   ADDFX1            1  0.6   39  +186    1082 R             
g4159__6260/CI                                    +0    1082               
g4159__6260/CO   ADDFX1            1  0.6   39  +186    1268 R             
g4157__5107/CI                                    +0    1268               
g4157__5107/S    ADDFX1            1  0.3   35  +256    1523 R             
sum_reg[6]/D     DFFHQX1                          +0    1523               
sum_reg[6]/CK    setup                     100   +94    1618 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)      capture                               10000 R             
                 uncertainty                     -10    9990 R             
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8372ps 
Start-point  : t2_reg[0]/CK
End-point    : sum_reg[6]/D

path   4:

     Pin           Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)      launch                                    0 R             
t2_reg[0]/CK                               100    +0       0 R             
t2_reg[0]/Q      DFFQXL            2  0.4   25  +216     216 R             
g4170__1617/A                                     +0     216               
g4170__1617/Y    AND2XL            2  0.8   41  +120     336 R             
g4167__6783/CI                                    +0     336               
g4167__6783/CO   ADDFX1            1  0.6   39  +187     524 R             
g4165__5526/CI                                    +0     524               
g4165__5526/CO   ADDFX1            1  0.6   39  +186     710 R             
g4163__8428/CI                                    +0     710               
g4163__8428/CO   ADDFX1            1  0.6   39  +186     896 R             
g4161__4319/CI                                    +0     896               
g4161__4319/CO   ADDFX1            1  0.6   39  +186    1082 R             
g4159__6260/CI                                    +0    1082               
g4159__6260/S    ADDFX1            1  0.3   35  +256    1337 R             
sum_reg[5]/D     DFFHQX1                          +0    1337               
sum_reg[5]/CK    setup                     100   +94    1432 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)      capture                               10000 R             
                 uncertainty                     -10    9990 R             
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8558ps 
Start-point  : t2_reg[0]/CK
End-point    : sum_reg[5]/D

path   5:

     Pin           Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)      launch                                    0 R             
t2_reg[0]/CK                               100    +0       0 R             
t2_reg[0]/Q      DFFQXL            2  0.4   25  +216     216 R             
g4170__1617/A                                     +0     216               
g4170__1617/Y    AND2XL            2  0.8   41  +120     336 R             
g4167__6783/CI                                    +0     336               
g4167__6783/CO   ADDFX1            1  0.6   39  +187     524 R             
g4165__5526/CI                                    +0     524               
g4165__5526/CO   ADDFX1            1  0.6   39  +186     710 R             
g4163__8428/CI                                    +0     710               
g4163__8428/CO   ADDFX1            1  0.6   39  +186     896 R             
g4161__4319/CI                                    +0     896               
g4161__4319/S    ADDFX1            1  0.3   35  +256    1151 R             
sum_reg[4]/D     DFFHQX1                          +0    1151               
sum_reg[4]/CK    setup                     100   +94    1246 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)      capture                               10000 R             
                 uncertainty                     -10    9990 R             
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8744ps 
Start-point  : t2_reg[0]/CK
End-point    : sum_reg[4]/D

path   6:

     Pin           Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)      launch                                    0 R             
t2_reg[0]/CK                               100    +0       0 R             
t2_reg[0]/Q      DFFQXL            2  0.4   25  +216     216 R             
g4170__1617/A                                     +0     216               
g4170__1617/Y    AND2XL            2  0.8   41  +120     336 R             
g4167__6783/CI                                    +0     336               
g4167__6783/CO   ADDFX1            1  0.6   39  +187     524 R             
g4165__5526/CI                                    +0     524               
g4165__5526/CO   ADDFX1            1  0.6   39  +186     710 R             
g4163__8428/CI                                    +0     710               
g4163__8428/S    ADDFX1            1  0.3   35  +256     965 R             
sum_reg[3]/D     DFFHQX1                          +0     965               
sum_reg[3]/CK    setup                     100   +94    1060 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)      capture                               10000 R             
                 uncertainty                     -10    9990 R             
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8930ps 
Start-point  : t2_reg[0]/CK
End-point    : sum_reg[3]/D

path   7:

     Pin           Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)      launch                                    0 R             
t2_reg[0]/CK                               100    +0       0 R             
t2_reg[0]/Q      DFFQXL            2  0.4   25  +216     216 R             
g4170__1617/A                                     +0     216               
g4170__1617/Y    AND2XL            2  0.8   41  +120     336 R             
g4167__6783/CI                                    +0     336               
g4167__6783/CO   ADDFX1            1  0.6   39  +187     524 R             
g4165__5526/CI                                    +0     524               
g4165__5526/S    ADDFX1            1  0.3   35  +256     779 R             
sum_reg[2]/D     DFFHQX1                          +0     779               
sum_reg[2]/CK    setup                     100   +94     874 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)      capture                               10000 R             
                 uncertainty                     -10    9990 R             
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    9116ps 
Start-point  : t2_reg[0]/CK
End-point    : sum_reg[2]/D

path   8:

     Pin           Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)      launch                                    0 R             
t2_reg[0]/CK                               100    +0       0 R             
t2_reg[0]/Q      DFFQXL            2  0.4   31  +238     238 F             
g4170__1617/A                                     +0     238               
g4170__1617/Y    AND2XL            2  0.7   46   +77     315 F             
g4167__6783/CI                                    +0     315               
g4167__6783/S    ADDFX1            1  0.3   35  +287     602 R             
sum_reg[1]/D     DFFHQX1                          +0     602               
sum_reg[1]/CK    setup                     100   +94     696 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)      capture                               10000 R             
                 uncertainty                     -10    9990 R             
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    9294ps 
Start-point  : t2_reg[0]/CK
End-point    : sum_reg[1]/D

path   9:

     Pin           Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)      launch                                    0 R             
t2_reg[0]/CK                               100    +0       0 R             
t2_reg[0]/Q      DFFQXL            2  0.4   31  +238     238 F             
g4170__1617/A                                     +0     238               
g4170__1617/Y    AND2XL            2  0.7   46   +77     315 F             
g4169__3680/B0                                    +0     315               
g4169__3680/Y    AOI2BB1XL         1  0.2   43   +64     379 R             
sum_reg[0]/D     DFFQXL                           +0     379               
sum_reg[0]/CK    setup                     100  +101     480 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)      capture                               10000 R             
                 uncertainty                     -10    9990 R             
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    9510ps 
Start-point  : t2_reg[0]/CK
End-point    : sum_reg[0]/D

path  10:

   Pin           Type       Fanout Load Slew Delay Arrival   Location    
                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------
(clock clk)   launch                                     0 R             
cout_reg/CK                              100    +0       0 R             
cout_reg/Q    DFFHQX1            1  0.0   12  +242     242 F             
cout          interconnect                12    +0     242 F             
              out port                          +0     242 F             
-------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : cout_reg/CK
End-point    : cout

path  11:

    Pin            Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)     launch                                     0 R             
sum_reg[1]/CK                              100    +0       0 R             
sum_reg[1]/Q    DFFHQX1            1  0.0   12  +242     242 F             
sum[1]          interconnect                12    +0     242 F             
                out port                          +0     242 F             
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_reg[1]/CK
End-point    : sum[1]

path  12:

    Pin            Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)     launch                                     0 R             
sum_reg[2]/CK                              100    +0       0 R             
sum_reg[2]/Q    DFFHQX1            1  0.0   12  +242     242 F             
sum[2]          interconnect                12    +0     242 F             
                out port                          +0     242 F             
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_reg[2]/CK
End-point    : sum[2]

path  13:

    Pin            Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)     launch                                     0 R             
sum_reg[3]/CK                              100    +0       0 R             
sum_reg[3]/Q    DFFHQX1            1  0.0   12  +242     242 F             
sum[3]          interconnect                12    +0     242 F             
                out port                          +0     242 F             
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_reg[3]/CK
End-point    : sum[3]

path  14:

    Pin            Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)     launch                                     0 R             
sum_reg[4]/CK                              100    +0       0 R             
sum_reg[4]/Q    DFFHQX1            1  0.0   12  +242     242 F             
sum[4]          interconnect                12    +0     242 F             
                out port                          +0     242 F             
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_reg[4]/CK
End-point    : sum[4]

path  15:

    Pin            Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)     launch                                     0 R             
sum_reg[5]/CK                              100    +0       0 R             
sum_reg[5]/Q    DFFHQX1            1  0.0   12  +242     242 F             
sum[5]          interconnect                12    +0     242 F             
                out port                          +0     242 F             
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_reg[5]/CK
End-point    : sum[5]

path  16:

    Pin            Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)     launch                                     0 R             
sum_reg[6]/CK                              100    +0       0 R             
sum_reg[6]/Q    DFFHQX1            1  0.0   12  +242     242 F             
sum[6]          interconnect                12    +0     242 F             
                out port                          +0     242 F             
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_reg[6]/CK
End-point    : sum[6]

path  17:

    Pin            Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)     launch                                     0 R             
sum_reg[7]/CK                              100    +0       0 R             
sum_reg[7]/Q    DFFHQX1            1  0.0   12  +242     242 F             
sum[7]          interconnect                12    +0     242 F             
                out port                          +0     242 F             
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_reg[7]/CK
End-point    : sum[7]

path  18:

    Pin            Type       Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock clk)     launch                                     0 R             
sum_reg[0]/CK                              100    +0       0 R             
sum_reg[0]/Q    DFFQXL             1  0.0   13  +228     228 F             
sum[0]          interconnect                13    +0     228 F             
                out port                          +0     228 F             
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : sum_reg[0]/CK
End-point    : sum[0]

path  19:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
a[0]           in port       1  0.2    0    +0       0 R             
t1_reg[0]/D    DFFQXL                       +0       0               
t1_reg[0]/CK   setup                 100   +79      79 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : a[0]
End-point    : t1_reg[0]/D

path  20:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
b[0]           in port       1  0.2    0    +0       0 R             
t2_reg[0]/D    DFFQXL                       +0       0               
t2_reg[0]/CK   setup                 100   +79      79 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b[0]
End-point    : t2_reg[0]/D

path  21:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
a[6]           in port       1  0.3    0    +0       0 R             
t1_reg[6]/D    DFFHQX1                      +0       0               
t1_reg[6]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : a[6]
End-point    : t1_reg[6]/D

path  22:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
a[5]           in port       1  0.3    0    +0       0 R             
t1_reg[5]/D    DFFHQX1                      +0       0               
t1_reg[5]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : a[5]
End-point    : t1_reg[5]/D

path  23:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
a[4]           in port       1  0.3    0    +0       0 R             
t1_reg[4]/D    DFFHQX1                      +0       0               
t1_reg[4]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : a[4]
End-point    : t1_reg[4]/D

path  24:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
a[7]           in port       1  0.3    0    +0       0 R             
t1_reg[7]/D    DFFHQX1                      +0       0               
t1_reg[7]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : a[7]
End-point    : t1_reg[7]/D

path  25:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
a[3]           in port       1  0.3    0    +0       0 R             
t1_reg[3]/D    DFFHQX1                      +0       0               
t1_reg[3]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : a[3]
End-point    : t1_reg[3]/D

path  26:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
b[5]           in port       1  0.3    0    +0       0 R             
t2_reg[5]/D    DFFHQX1                      +0       0               
t2_reg[5]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b[5]
End-point    : t2_reg[5]/D

path  27:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
b[4]           in port       1  0.3    0    +0       0 R             
t2_reg[4]/D    DFFHQX1                      +0       0               
t2_reg[4]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b[4]
End-point    : t2_reg[4]/D

path  28:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
b[6]           in port       1  0.3    0    +0       0 R             
t2_reg[6]/D    DFFHQX1                      +0       0               
t2_reg[6]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b[6]
End-point    : t2_reg[6]/D

path  29:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
a[2]           in port       1  0.3    0    +0       0 R             
t1_reg[2]/D    DFFHQX1                      +0       0               
t1_reg[2]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : a[2]
End-point    : t1_reg[2]/D

path  30:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
b[1]           in port       1  0.3    0    +0       0 R             
t2_reg[1]/D    DFFHQX1                      +0       0               
t2_reg[1]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b[1]
End-point    : t2_reg[1]/D

path  31:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
b[2]           in port       1  0.3    0    +0       0 R             
t2_reg[2]/D    DFFHQX1                      +0       0               
t2_reg[2]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b[2]
End-point    : t2_reg[2]/D

path  32:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
a[1]           in port       1  0.3    0    +0       0 R             
t1_reg[1]/D    DFFHQX1                      +0       0               
t1_reg[1]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : a[1]
End-point    : t1_reg[1]/D

path  33:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
b[7]           in port       1  0.3    0    +0       0 R             
t2_reg[7]/D    DFFHQX1                      +0       0               
t2_reg[7]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b[7]
End-point    : t2_reg[7]/D

path  34:

    Pin        Type     Fanout Load Slew Delay Arrival   Location    
                               (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------
b[3]           in port       1  0.3    0    +0       0 R             
t2_reg[3]/D    DFFHQX1                      +0       0               
t2_reg[3]/CK   setup                 100   +77      77 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)    async                                   R             
---------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b[3]
End-point    : t2_reg[3]/D

path  35:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t1_reg[6]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t1_reg[6]/CK

(i) : Net is ideal.

path  36:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t1_reg[5]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t1_reg[5]/CK

(i) : Net is ideal.

path  37:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t1_reg[4]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t1_reg[4]/CK

(i) : Net is ideal.

path  38:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t1_reg[7]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t1_reg[7]/CK

(i) : Net is ideal.

path  39:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t1_reg[3]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t1_reg[3]/CK

(i) : Net is ideal.

path  40:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t2_reg[5]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t2_reg[5]/CK

(i) : Net is ideal.

path  41:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t2_reg[4]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t2_reg[4]/CK

(i) : Net is ideal.

path  42:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t2_reg[6]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t2_reg[6]/CK

(i) : Net is ideal.

path  43:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t1_reg[0]/CK                               DFFQXL                         +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t1_reg[0]/CK

(i) : Net is ideal.

path  44:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t2_reg[0]/CK                               DFFQXL                         +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t2_reg[0]/CK

(i) : Net is ideal.

path  45:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t1_reg[2]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t1_reg[2]/CK

(i) : Net is ideal.

path  46:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t2_reg[1]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t2_reg[1]/CK

(i) : Net is ideal.

path  47:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t2_reg[2]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t2_reg[2]/CK

(i) : Net is ideal.

path  48:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t1_reg[1]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t1_reg[1]/CK

(i) : Net is ideal.

path  49:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t2_reg[7]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t2_reg[7]/CK

(i) : Net is ideal.

path  50:

                Pin                         Type      Fanout Load Slew Delay Arrival   Location    
                                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)                                launch                               5000 F             
(create_clock_delay_domain_1_clk_F_0)      ext delay                      +0    5000 F             
clk                                   (i)  in port        25  0.0    0    +0    5000 F             
t2_reg[3]/CK                               DFFHQX1                        +0    5000               
---------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : t2_reg[3]/CK

(i) : Net is ideal.

