.model matrix_multiplication
.inputs matrix_multiplication^clk matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem matrix_multiplication^data_pi~0 \
 matrix_multiplication^data_pi~1 matrix_multiplication^data_pi~2 \
 matrix_multiplication^data_pi~3 matrix_multiplication^data_pi~4 \
 matrix_multiplication^data_pi~5 matrix_multiplication^data_pi~6 \
 matrix_multiplication^data_pi~7 matrix_multiplication^data_pi~8 \
 matrix_multiplication^data_pi~9 matrix_multiplication^data_pi~10 \
 matrix_multiplication^data_pi~11 matrix_multiplication^data_pi~12 \
 matrix_multiplication^data_pi~13 matrix_multiplication^data_pi~14 \
 matrix_multiplication^data_pi~15 matrix_multiplication^data_pi~16 \
 matrix_multiplication^data_pi~17 matrix_multiplication^data_pi~18 \
 matrix_multiplication^data_pi~19 matrix_multiplication^data_pi~20 \
 matrix_multiplication^data_pi~21 matrix_multiplication^data_pi~22 \
 matrix_multiplication^data_pi~23 matrix_multiplication^data_pi~24 \
 matrix_multiplication^data_pi~25 matrix_multiplication^data_pi~26 \
 matrix_multiplication^data_pi~27 matrix_multiplication^data_pi~28 \
 matrix_multiplication^data_pi~29 matrix_multiplication^data_pi~30 \
 matrix_multiplication^data_pi~31 matrix_multiplication^data_pi~32 \
 matrix_multiplication^data_pi~33 matrix_multiplication^data_pi~34 \
 matrix_multiplication^data_pi~35 matrix_multiplication^data_pi~36 \
 matrix_multiplication^data_pi~37 matrix_multiplication^data_pi~38 \
 matrix_multiplication^data_pi~39 matrix_multiplication^data_pi~40 \
 matrix_multiplication^data_pi~41 matrix_multiplication^data_pi~42 \
 matrix_multiplication^data_pi~43 matrix_multiplication^data_pi~44 \
 matrix_multiplication^data_pi~45 matrix_multiplication^data_pi~46 \
 matrix_multiplication^data_pi~47 matrix_multiplication^data_pi~48 \
 matrix_multiplication^data_pi~49 matrix_multiplication^data_pi~50 \
 matrix_multiplication^data_pi~51 matrix_multiplication^data_pi~52 \
 matrix_multiplication^data_pi~53 matrix_multiplication^data_pi~54 \
 matrix_multiplication^data_pi~55 matrix_multiplication^data_pi~56 \
 matrix_multiplication^data_pi~57 matrix_multiplication^data_pi~58 \
 matrix_multiplication^data_pi~59 matrix_multiplication^data_pi~60 \
 matrix_multiplication^data_pi~61 matrix_multiplication^data_pi~62 \
 matrix_multiplication^data_pi~63 matrix_multiplication^addr_pi~0 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^addr_pi~2 \
 matrix_multiplication^addr_pi~3 matrix_multiplication^addr_pi~4 \
 matrix_multiplication^addr_pi~5 matrix_multiplication^addr_pi~6 \
 matrix_multiplication^we_a matrix_multiplication^we_b \
 matrix_multiplication^we_c matrix_multiplication^start_mat_mul
.outputs matrix_multiplication^data_from_out_mat~0\
 matrix_multiplication^data_from_out_mat~1\
 matrix_multiplication^data_from_out_mat~2\
 matrix_multiplication^data_from_out_mat~3\
 matrix_multiplication^data_from_out_mat~4\
 matrix_multiplication^data_from_out_mat~5\
 matrix_multiplication^data_from_out_mat~6\
 matrix_multiplication^data_from_out_mat~7\
 matrix_multiplication^data_from_out_mat~8\
 matrix_multiplication^data_from_out_mat~9\
 matrix_multiplication^data_from_out_mat~10\
 matrix_multiplication^data_from_out_mat~11\
 matrix_multiplication^data_from_out_mat~12\
 matrix_multiplication^data_from_out_mat~13\
 matrix_multiplication^data_from_out_mat~14\
 matrix_multiplication^data_from_out_mat~15\
 matrix_multiplication^data_from_out_mat~16\
 matrix_multiplication^data_from_out_mat~17\
 matrix_multiplication^data_from_out_mat~18\
 matrix_multiplication^data_from_out_mat~19\
 matrix_multiplication^data_from_out_mat~20\
 matrix_multiplication^data_from_out_mat~21\
 matrix_multiplication^data_from_out_mat~22\
 matrix_multiplication^data_from_out_mat~23\
 matrix_multiplication^data_from_out_mat~24\
 matrix_multiplication^data_from_out_mat~25\
 matrix_multiplication^data_from_out_mat~26\
 matrix_multiplication^data_from_out_mat~27\
 matrix_multiplication^data_from_out_mat~28\
 matrix_multiplication^data_from_out_mat~29\
 matrix_multiplication^data_from_out_mat~30\
 matrix_multiplication^data_from_out_mat~31\
 matrix_multiplication^data_from_out_mat~32\
 matrix_multiplication^data_from_out_mat~33\
 matrix_multiplication^data_from_out_mat~34\
 matrix_multiplication^data_from_out_mat~35\
 matrix_multiplication^data_from_out_mat~36\
 matrix_multiplication^data_from_out_mat~37\
 matrix_multiplication^data_from_out_mat~38\
 matrix_multiplication^data_from_out_mat~39\
 matrix_multiplication^data_from_out_mat~40\
 matrix_multiplication^data_from_out_mat~41\
 matrix_multiplication^data_from_out_mat~42\
 matrix_multiplication^data_from_out_mat~43\
 matrix_multiplication^data_from_out_mat~44\
 matrix_multiplication^data_from_out_mat~45\
 matrix_multiplication^data_from_out_mat~46\
 matrix_multiplication^data_from_out_mat~47\
 matrix_multiplication^data_from_out_mat~48\
 matrix_multiplication^data_from_out_mat~49\
 matrix_multiplication^data_from_out_mat~50\
 matrix_multiplication^data_from_out_mat~51\
 matrix_multiplication^data_from_out_mat~52\
 matrix_multiplication^data_from_out_mat~53\
 matrix_multiplication^data_from_out_mat~54\
 matrix_multiplication^data_from_out_mat~55\
 matrix_multiplication^data_from_out_mat~56\
 matrix_multiplication^data_from_out_mat~57\
 matrix_multiplication^data_from_out_mat~58\
 matrix_multiplication^data_from_out_mat~59\
 matrix_multiplication^data_from_out_mat~60\
 matrix_multiplication^data_from_out_mat~61\
 matrix_multiplication^data_from_out_mat~62\
 matrix_multiplication^data_from_out_mat~63 matrix_multiplication^done_mat_mul

.names gnd
.names unconn
.names vcc
1


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0\
 a_data[1]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1\
 a_data[2]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2\
 a_data[3]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3\
 a_data[4]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4\
 a_data[5]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5\
 a_data[6]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6\
 a_data[7]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7\
 a_data[8]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8\
 a_data[9]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9\
 a_data[10]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10\
 a_data[11]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11\
 a_data[12]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12\
 a_data[13]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13\
 a_data[14]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14\
 a_data[15]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15\
 a_data[16]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16\
 a_data[17]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17\
 a_data[18]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18\
 a_data[19]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19\
 a_data[20]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20\
 a_data[21]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21\
 a_data[22]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22\
 a_data[23]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23\
 a_data[24]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24\
 a_data[25]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25\
 a_data[26]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26\
 a_data[27]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27\
 a_data[28]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28\
 a_data[29]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29\
 a_data[30]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30\
 a_data[31]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31\
 a_data[32]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32\
 a_data[33]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33\
 a_data[34]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34\
 a_data[35]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35\
 a_data[36]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36\
 a_data[37]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37\
 a_data[38]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38\
 a_data[39]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39\
 a_data[40]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40\
 a_data[41]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41\
 a_data[42]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42\
 a_data[43]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43\
 a_data[44]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44\
 a_data[45]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45\
 a_data[46]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46\
 a_data[47]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47\
 a_data[48]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48\
 a_data[49]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49\
 a_data[50]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50\
 a_data[51]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51\
 a_data[52]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52\
 a_data[53]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53\
 a_data[54]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54\
 a_data[55]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55\
 a_data[56]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56\
 a_data[57]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57\
 a_data[58]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58\
 a_data[59]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59\
 a_data[60]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60\
 a_data[61]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61\
 a_data[62]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62\
 a_data[63]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63\
 b_data[0]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0\
 b_data[1]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1\
 b_data[2]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2\
 b_data[3]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3\
 b_data[4]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4\
 b_data[5]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5\
 b_data[6]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6\
 b_data[7]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7\
 b_data[8]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8\
 b_data[9]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9\
 b_data[10]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10\
 b_data[11]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11\
 b_data[12]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12\
 b_data[13]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13\
 b_data[14]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14\
 b_data[15]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15\
 b_data[16]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16\
 b_data[17]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17\
 b_data[18]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18\
 b_data[19]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19\
 b_data[20]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20\
 b_data[21]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21\
 b_data[22]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22\
 b_data[23]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23\
 b_data[24]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24\
 b_data[25]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25\
 b_data[26]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26\
 b_data[27]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27\
 b_data[28]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28\
 b_data[29]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29\
 b_data[30]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30\
 b_data[31]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31\
 b_data[32]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32\
 b_data[33]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33\
 b_data[34]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34\
 b_data[35]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35\
 b_data[36]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36\
 b_data[37]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37\
 b_data[38]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38\
 b_data[39]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39\
 b_data[40]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40\
 b_data[41]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41\
 b_data[42]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42\
 b_data[43]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43\
 b_data[44]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44\
 b_data[45]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45\
 b_data[46]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46\
 b_data[47]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47\
 b_data[48]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48\
 b_data[49]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49\
 b_data[50]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50\
 b_data[51]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51\
 b_data[52]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52\
 b_data[53]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53\
 b_data[54]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54\
 b_data[55]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55\
 b_data[56]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56\
 b_data[57]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57\
 b_data[58]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58\
 b_data[59]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59\
 b_data[60]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60\
 b_data[61]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61\
 b_data[62]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62\
 b_data[63]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63\
 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd\
 a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd\
 a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd\
 a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd\
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd\
 a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd\
 a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd\
 a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd\
 a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd\
 a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd\
 a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd\
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd\
 a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd\
 a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd\
 a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd\
 a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~0\
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~1\
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~2\
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~3\
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~4\
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~5\
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~6\
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~7\
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~8\
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~9\
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~10\
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~11\
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~12\
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~13\
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~14\
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~15\
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~16\
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~17\
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~18\
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~19\
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~20\
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~21\
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~22\
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~23\
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~24\
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~25\
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~26\
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~27\
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~28\
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~29\
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~30\
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~31\
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~32\
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~33\
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~34\
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~35\
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~36\
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~37\
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~38\
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~39\
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~40\
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~41\
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~42\
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~43\
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~44\
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~45\
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~46\
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~47\
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~48\
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~49\
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~50\
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~51\
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~52\
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~53\
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~54\
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~55\
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~56\
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~57\
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~58\
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~59\
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~60\
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~61\
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~62\
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~295
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~295 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~231
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~231 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~0 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~167
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~296
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~296 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~232
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~232 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~1 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~168
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~297
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~297 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~233
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~233 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~169
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~298
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~298 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~234
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~234 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~3 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~170
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~299
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~299 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~235
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~235 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~4 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~171
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~300
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~300 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~236
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~236 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~172
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~301
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~301 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~237
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~237 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~173
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~302
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~302 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~238
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~238 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~7 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~174
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~303
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~303 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~239
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~239 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~8 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~175
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~304
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~304 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~240
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~240 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~9 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~176
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~305
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~305 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~241
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~241 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~177
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~306
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~306 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~242
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~242 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~178
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~307
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~307 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~243
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~243 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~12 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~179
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~308
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~308 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~244
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~244 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~180
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~309
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~309 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~245
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~245 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~14 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~181
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~310
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~310 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~246
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~246 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~15 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~182
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~311
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~311 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~247
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~247 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~183
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~312
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~312 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~248
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~248 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~17 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~184
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~313
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~313 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~249
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~249 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~18 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~185
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~314
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~314 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~250
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~250 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~186
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~315
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~315 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~251
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~251 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~20 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~187
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~316
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~316 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~252
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~252 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~21 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~188
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~317
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~317 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~253
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~253 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~22 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~189
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~318
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~318 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~254
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~254 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~190
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~319
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~319 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~255
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~255 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~191
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~320
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~320 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~256
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~256 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~25 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~192
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~321
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~321 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~257
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~257 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~26 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~193
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~322
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~322 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~258
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~258 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~27 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~194
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~323
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~323 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~259
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~259 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~195
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~324
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~324 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~260
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~260 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~196
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~325
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~325 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~261
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~261 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~30 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~197
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~326
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~326 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~262
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~262 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~198
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~327
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~327 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~263
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~263 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~32 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~199
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~328
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~328 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~264
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~264 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~33 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~200
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~329
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~329 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~265
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~265 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~201
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~330
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~330 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~266
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~266 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~35 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~202
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~331
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~331 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~267
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~267 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~36 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~203
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~332
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~332 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~268
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~268 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~37 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~204
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~333
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~333 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~269
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~269 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~38 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~205
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~334
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~334 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~270
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~270 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~206
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~335
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~335 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~271
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~271 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~207
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~336
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~336 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~272
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~272 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~41 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~208
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~337
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~337 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~273
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~273 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~209
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~338
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~338 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~274
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~274 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~210
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~339
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~339 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~275
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~275 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~44 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~211
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~340
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~340 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~276
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~276 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~212
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~341
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~341 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~277
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~277 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~213
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~342
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~342 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~278
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~278 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~47 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~214
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~343
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~343 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~279
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~279 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~215
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~344
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~344 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~280
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~280 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~49 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~216
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~345
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~345 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~281
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~281 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~217
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~346
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~346 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~282
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~282 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~51 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~218
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~347
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~347 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~283
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~283 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~219
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~348
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~348 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~284
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~284 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~220
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~349
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~349 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~285
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~285 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~54 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~221
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~350
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~350 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~286
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~286 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~55 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~222
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~351
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~351 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~287
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~287 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~223
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~352
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~352 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~288
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~288 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~224
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~353
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~353 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~289
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~289 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~58 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~225
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~354
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~354 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~290
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~290 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~226
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~355
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~355 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~291
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~291 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~60 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~227
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~356
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~356 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~292
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~292 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~228
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~357
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~357 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~293
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~293 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~62 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~229
1- 1
-1 1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~358
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~100^LOGICAL_OR~358 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~294
1- 1
-1 1

.names matrix_multiplication^BITWISE_OR~101^LOGICAL_OR~294 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63 matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~230
1- 1
-1 1


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd\
 b_data[0]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0\
 b_data[1]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1\
 b_data[2]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2\
 b_data[3]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3\
 b_data[4]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4\
 b_data[5]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5\
 b_data[6]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6\
 b_data[7]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7\
 b_data[8]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8\
 b_data[9]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9\
 b_data[10]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10\
 b_data[11]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11\
 b_data[12]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12\
 b_data[13]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13\
 b_data[14]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14\
 b_data[15]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15\
 b_data[16]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16\
 b_data[17]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17\
 b_data[18]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18\
 b_data[19]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19\
 b_data[20]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20\
 b_data[21]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21\
 b_data[22]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22\
 b_data[23]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23\
 b_data[24]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24\
 b_data[25]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25\
 b_data[26]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26\
 b_data[27]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27\
 b_data[28]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28\
 b_data[29]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29\
 b_data[30]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30\
 b_data[31]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31\
 b_data[32]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32\
 b_data[33]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33\
 b_data[34]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34\
 b_data[35]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35\
 b_data[36]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36\
 b_data[37]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37\
 b_data[38]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38\
 b_data[39]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39\
 b_data[40]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40\
 b_data[41]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41\
 b_data[42]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42\
 b_data[43]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43\
 b_data[44]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44\
 b_data[45]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45\
 b_data[46]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46\
 b_data[47]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47\
 b_data[48]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48\
 b_data[49]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49\
 b_data[50]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50\
 b_data[51]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51\
 b_data[52]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52\
 b_data[53]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53\
 b_data[54]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54\
 b_data[55]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55\
 b_data[56]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56\
 b_data[57]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57\
 b_data[58]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58\
 b_data[59]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59\
 b_data[60]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60\
 b_data[61]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61\
 b_data[62]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62\
 b_data[63]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63\
 a_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63\
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd\
 b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd\
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd\
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd\
 b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd\
 b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd\
 b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd\
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd\
 b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd\
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd\
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd\
 b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd\
 b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd\
 b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd\
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd\
 b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~0\
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~1\
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~2\
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~3\
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~4\
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~5\
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~6\
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~7\
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~8\
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~9\
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~10\
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~11\
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~12\
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~13\
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~14\
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~15\
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~16\
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~17\
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~18\
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~19\
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~20\
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~21\
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~22\
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~23\
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~24\
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~25\
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~26\
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~27\
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~28\
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~29\
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~30\
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~31\
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~32\
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~33\
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~34\
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~35\
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~36\
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~37\
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~38\
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~39\
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~40\
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~41\
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~42\
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~43\
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~44\
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~45\
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~46\
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~47\
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~48\
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~49\
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~50\
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~51\
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~52\
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~53\
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~54\
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~55\
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~56\
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~57\
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~58\
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~59\
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~60\
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~61\
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~62\
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~63


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd\
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd\
 a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd\
 a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd\
 a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd\
 a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd\
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd\
 a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd\
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd\
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd\
 a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd\
 a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd\
 a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd\
 a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd\
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd\
 b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd\
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd\
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd\
 b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd\
 b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd\
 b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd\
 b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd\
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd\
 b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd\
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd\
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd\
 b_data[63]=gnd\
 a_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0\
 a_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1\
 a_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2\
 a_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3\
 a_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4\
 a_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5\
 a_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6\
 a_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7\
 a_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8\
 a_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9\
 a_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10\
 a_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11\
 a_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12\
 a_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13\
 a_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14\
 a_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15\
 a_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16\
 a_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17\
 a_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18\
 a_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19\
 a_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20\
 a_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21\
 a_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22\
 a_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23\
 a_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24\
 a_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25\
 a_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26\
 a_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27\
 a_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28\
 a_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29\
 a_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30\
 a_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31\
 a_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32\
 a_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33\
 a_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34\
 a_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35\
 a_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36\
 a_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37\
 a_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38\
 a_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39\
 a_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40\
 a_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41\
 a_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42\
 a_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43\
 a_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44\
 a_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45\
 a_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46\
 a_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47\
 a_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48\
 a_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49\
 a_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50\
 a_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51\
 a_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52\
 a_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53\
 a_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54\
 a_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55\
 a_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56\
 a_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57\
 a_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58\
 a_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59\
 a_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60\
 a_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61\
 a_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62\
 a_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63\
 b_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~0\
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~1\
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~2\
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~3\
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~4\
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~5\
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~6\
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~7\
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~8\
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~9\
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~10\
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~11\
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~12\
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~13\
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~14\
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~15\
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~16\
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~17\
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~18\
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~19\
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~20\
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~21\
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~22\
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~23\
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~24\
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~25\
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~26\
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~27\
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~28\
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~29\
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~30\
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~31\
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~32\
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~33\
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~34\
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~35\
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~36\
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~37\
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~38\
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~39\
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~40\
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~41\
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~42\
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~43\
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~44\
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~45\
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~46\
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~47\
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~48\
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~49\
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~50\
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~51\
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~52\
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~53\
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~54\
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~55\
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~56\
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~57\
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~58\
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~59\
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~60\
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~61\
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~62\
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~408
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~408 matrix_multiplication^c_addr_11_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_11_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~380
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~380 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~436
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~436 matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~409
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~409 matrix_multiplication^c_addr_11_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_11_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~381
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~381 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~437
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~437 matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~410
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~410 matrix_multiplication^c_addr_11_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_11_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~382
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~382 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~438
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~438 matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~411
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~411 matrix_multiplication^c_addr_11_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_11_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~383
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~383 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~439
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~439 matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~412
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~412 matrix_multiplication^c_addr_11_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_11_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~384
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~384 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~440
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~440 matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~413
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~413 matrix_multiplication^c_addr_11_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_11_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~385
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~385 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~441
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~441 matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~414
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~414 matrix_multiplication^c_addr_11_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_11_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~386
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~89^MUX_2~386 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~442
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~442 matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~450
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~450 matrix_multiplication^b_addr_01_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^LOGICAL_NOT~54 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_01_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~443
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~443 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~457
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~457 matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~451
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~451 matrix_multiplication^b_addr_01_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^LOGICAL_NOT~54 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_01_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~444
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~444 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~458
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~458 matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~452
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~452 matrix_multiplication^b_addr_01_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^LOGICAL_NOT~54 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_01_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~445
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~445 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~459
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~459 matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~453
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~453 matrix_multiplication^b_addr_01_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^LOGICAL_NOT~54 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_01_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~446
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~446 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~460
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~460 matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~454
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~454 matrix_multiplication^b_addr_01_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^LOGICAL_NOT~54 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_01_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~447
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~447 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~461
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~461 matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~455
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~455 matrix_multiplication^b_addr_01_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^LOGICAL_NOT~54 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_01_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~448
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~448 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~462
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~462 matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~456
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~456 matrix_multiplication^b_addr_01_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^LOGICAL_NOT~54 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_01_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~449
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52 gnd matrix_multiplication^MULTI_PORT_MUX~53^MUX_2~449 matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~463
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~51^MUX_2~463 matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~394
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~394 matrix_multiplication^c_addr_01_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_01_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~366
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~366 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~422
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~422 matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~395
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~395 matrix_multiplication^c_addr_01_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_01_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~367
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~367 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~423
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~423 matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~396
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~396 matrix_multiplication^c_addr_01_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_01_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~368
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~368 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~424
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~424 matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~397
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~397 matrix_multiplication^c_addr_01_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_01_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~369
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~369 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~425
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~425 matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~398
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~398 matrix_multiplication^c_addr_01_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_01_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~370
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~370 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~426
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~426 matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~399
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~399 matrix_multiplication^c_addr_01_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_01_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~371
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~371 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~427
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~427 matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~400
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~400 matrix_multiplication^c_addr_01_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_01_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~372
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~71^MUX_2~372 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~428
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~428 matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE re matrix_multiplication^clk 0


.subckt matmul_4x4_systolic clk=matrix_multiplication^clk\
 reset=matrix_multiplication^reset\
 start_mat_mul=matrix_multiplication^start_mat_mul\
 a_data[0]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0\
 a_data[1]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1\
 a_data[2]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2\
 a_data[3]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3\
 a_data[4]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4\
 a_data[5]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5\
 a_data[6]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6\
 a_data[7]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7\
 a_data[8]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8\
 a_data[9]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9\
 a_data[10]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10\
 a_data[11]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11\
 a_data[12]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12\
 a_data[13]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13\
 a_data[14]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14\
 a_data[15]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15\
 a_data[16]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16\
 a_data[17]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17\
 a_data[18]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18\
 a_data[19]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19\
 a_data[20]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20\
 a_data[21]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21\
 a_data[22]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22\
 a_data[23]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23\
 a_data[24]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24\
 a_data[25]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25\
 a_data[26]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26\
 a_data[27]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27\
 a_data[28]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28\
 a_data[29]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29\
 a_data[30]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30\
 a_data[31]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31\
 a_data[32]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32\
 a_data[33]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33\
 a_data[34]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34\
 a_data[35]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35\
 a_data[36]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36\
 a_data[37]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37\
 a_data[38]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38\
 a_data[39]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39\
 a_data[40]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40\
 a_data[41]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41\
 a_data[42]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42\
 a_data[43]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43\
 a_data[44]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44\
 a_data[45]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45\
 a_data[46]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46\
 a_data[47]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47\
 a_data[48]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48\
 a_data[49]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49\
 a_data[50]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50\
 a_data[51]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51\
 a_data[52]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52\
 a_data[53]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53\
 a_data[54]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54\
 a_data[55]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55\
 a_data[56]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56\
 a_data[57]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57\
 a_data[58]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58\
 a_data[59]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59\
 a_data[60]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60\
 a_data[61]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61\
 a_data[62]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62\
 a_data[63]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63\
 b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd\
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd\
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd\
 b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd\
 b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd\
 b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd\
 b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd\
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd\
 b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd\
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd\
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd\
 b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd\
 b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd\
 a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd\
 a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd\
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd\
 a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd\
 a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd\
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd\
 a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd\
 a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd\
 a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd\
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd\
 a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd\
 a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd\
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd\
 a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd\
 a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd\
 a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd\
 b_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0\
 b_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1\
 b_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2\
 b_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3\
 b_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4\
 b_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5\
 b_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6\
 b_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7\
 b_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8\
 b_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9\
 b_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10\
 b_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11\
 b_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12\
 b_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13\
 b_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14\
 b_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15\
 b_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16\
 b_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17\
 b_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18\
 b_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19\
 b_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20\
 b_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21\
 b_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22\
 b_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23\
 b_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24\
 b_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25\
 b_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26\
 b_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27\
 b_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28\
 b_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29\
 b_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30\
 b_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31\
 b_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32\
 b_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33\
 b_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34\
 b_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35\
 b_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36\
 b_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37\
 b_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38\
 b_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39\
 b_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40\
 b_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41\
 b_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42\
 b_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43\
 b_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44\
 b_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45\
 b_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46\
 b_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47\
 b_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48\
 b_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49\
 b_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50\
 b_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51\
 b_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52\
 b_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53\
 b_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54\
 b_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55\
 b_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56\
 b_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57\
 b_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58\
 b_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59\
 b_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60\
 b_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61\
 b_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62\
 b_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63\
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd\
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd\
 final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc a_loc[1]=gnd\
 a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd\
 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd\
 b_loc[6]=gnd b_loc[7]=gnd\
 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^done_mat_mul\
 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~0\
 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~1\
 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~2\
 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~3\
 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~4\
 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~5\
 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~6\
 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~7\
 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~8\
 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~9\
 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~10\
 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~11\
 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~12\
 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~13\
 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~14\
 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~15\
 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~16\
 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~17\
 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~18\
 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~19\
 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~20\
 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~21\
 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~22\
 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~23\
 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~24\
 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~25\
 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~26\
 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~27\
 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~28\
 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~29\
 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~30\
 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~31\
 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~32\
 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~33\
 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~34\
 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~35\
 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~36\
 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~37\
 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~38\
 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~39\
 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~40\
 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~41\
 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~42\
 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~43\
 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~44\
 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~45\
 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~46\
 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~47\
 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~48\
 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~49\
 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~50\
 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~51\
 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~52\
 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~53\
 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~54\
 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~55\
 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~56\
 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~57\
 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~58\
 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~59\
 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~60\
 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~61\
 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~62\
 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~63\
 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0\
 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1\
 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2\
 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3\
 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4\
 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5\
 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6\
 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7\
 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8\
 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9\
 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10\
 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11\
 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12\
 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13\
 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14\
 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15\
 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16\
 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17\
 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18\
 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19\
 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20\
 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21\
 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22\
 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23\
 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24\
 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25\
 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26\
 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27\
 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28\
 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29\
 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30\
 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31\
 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32\
 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33\
 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34\
 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35\
 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36\
 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37\
 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38\
 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39\
 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40\
 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41\
 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42\
 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43\
 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44\
 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45\
 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46\
 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47\
 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48\
 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49\
 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50\
 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51\
 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52\
 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53\
 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54\
 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55\
 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56\
 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57\
 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58\
 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59\
 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60\
 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61\
 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62\
 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63\
 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~0\
 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~1\
 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~2\
 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~3\
 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~4\
 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~5\
 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~6\
 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~7\
 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~8\
 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~9\
 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~10\
 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~11\
 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~12\
 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~13\
 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~14\
 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~15\
 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~16\
 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~17\
 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~18\
 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~19\
 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~20\
 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~21\
 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~22\
 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~23\
 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~24\
 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~25\
 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~26\
 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~27\
 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~28\
 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~29\
 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~30\
 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~31\
 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~32\
 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~33\
 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~34\
 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~35\
 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~36\
 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~37\
 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~38\
 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~39\
 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~40\
 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~41\
 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~42\
 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~43\
 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~44\
 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~45\
 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~46\
 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~47\
 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~48\
 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~49\
 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~50\
 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~51\
 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~52\
 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~53\
 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~54\
 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~55\
 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~56\
 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~57\
 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~58\
 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~59\
 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~60\
 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~61\
 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~62\
 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~63\
 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0\
 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1\
 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2\
 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3\
 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4\
 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5\
 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6\
 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~0\
 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~1\
 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~2\
 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~3\
 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~4\
 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~5\
 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~6\
 c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0\
 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1\
 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2\
 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3\
 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4\
 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5\
 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~62


.subckt single_port_ram\
 data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10\
 we=matrix_multiplication^we_c\
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~471
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~471 matrix_multiplication^a_addr_10_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^LOGICAL_NOT~32 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_10_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~464
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~464 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~478
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~478 matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~472
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~472 matrix_multiplication^a_addr_10_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^LOGICAL_NOT~32 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_10_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~465
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~465 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~479
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~479 matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~473
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~473 matrix_multiplication^a_addr_10_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^LOGICAL_NOT~32 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_10_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~466
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~466 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~480
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~480 matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~474
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~474 matrix_multiplication^a_addr_10_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^LOGICAL_NOT~32 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_10_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~467
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~467 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~481
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~481 matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~475
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~475 matrix_multiplication^a_addr_10_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^LOGICAL_NOT~32 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_10_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~468
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~468 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~482
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~482 matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~476
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~476 matrix_multiplication^a_addr_10_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^LOGICAL_NOT~32 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_10_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~469
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~469 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~483
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~483 matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~477
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~477 matrix_multiplication^a_addr_10_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^LOGICAL_NOT~32 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_10_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~470
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30 gnd matrix_multiplication^MULTI_PORT_MUX~31^MUX_2~470 matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~484
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~29^MUX_2~484 matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~401
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~401 matrix_multiplication^c_addr_10_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_10_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~373
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~373 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~429
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~429 matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~402
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~402 matrix_multiplication^c_addr_10_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_10_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~374
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~374 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~430
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~430 matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~403
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~403 matrix_multiplication^c_addr_10_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_10_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~375
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~375 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~431
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~431 matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~404
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~404 matrix_multiplication^c_addr_10_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_10_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~376
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~376 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~432
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~432 matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~405
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~405 matrix_multiplication^c_addr_10_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_10_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~377
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~377 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~433
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~433 matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~406
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~406 matrix_multiplication^c_addr_10_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_10_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~378
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~378 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~434
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~434 matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~407
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~407 matrix_multiplication^c_addr_10_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_10_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~379
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~80^MUX_2~379 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~435
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~435 matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~506
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~506 matrix_multiplication^a_addr_00_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_00_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~520
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~520 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~513
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~513 matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_a\
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~507
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~507 matrix_multiplication^a_addr_00_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_00_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~521
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~521 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~514
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~514 matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~508
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~508 matrix_multiplication^a_addr_00_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_00_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~522
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~522 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~515
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~515 matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~509
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~509 matrix_multiplication^a_addr_00_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_00_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~523
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~523 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~516
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~516 matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~510
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~510 matrix_multiplication^a_addr_00_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_00_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~524
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~524 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~517
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~517 matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~511
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~511 matrix_multiplication^a_addr_00_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_00_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~525
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~525 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~518
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~518 matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~512
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~512 matrix_multiplication^a_addr_00_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_00_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~526
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19 gnd matrix_multiplication^MULTI_PORT_MUX~20^MUX_2~526 matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~519
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~18^MUX_2~519 matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~492
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~492 matrix_multiplication^b_addr_00_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^LOGICAL_NOT~43 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_00_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~485
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~485 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~499
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~499 matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE re matrix_multiplication^clk 0


.subckt single_port_ram data=matrix_multiplication^data_pi~63\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63


.subckt single_port_ram data=matrix_multiplication^data_pi~0\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0


.subckt single_port_ram data=matrix_multiplication^data_pi~1\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1


.subckt single_port_ram data=matrix_multiplication^data_pi~2\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2


.subckt single_port_ram data=matrix_multiplication^data_pi~3\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3


.subckt single_port_ram data=matrix_multiplication^data_pi~4\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4


.subckt single_port_ram data=matrix_multiplication^data_pi~5\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5


.subckt single_port_ram data=matrix_multiplication^data_pi~6\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6


.subckt single_port_ram data=matrix_multiplication^data_pi~7\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7


.subckt single_port_ram data=matrix_multiplication^data_pi~8\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8


.subckt single_port_ram data=matrix_multiplication^data_pi~9\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9


.subckt single_port_ram data=matrix_multiplication^data_pi~10\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10


.subckt single_port_ram data=matrix_multiplication^data_pi~11\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11


.subckt single_port_ram data=matrix_multiplication^data_pi~12\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12


.subckt single_port_ram data=matrix_multiplication^data_pi~13\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13


.subckt single_port_ram data=matrix_multiplication^data_pi~14\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14


.subckt single_port_ram data=matrix_multiplication^data_pi~15\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15


.subckt single_port_ram data=matrix_multiplication^data_pi~16\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16


.subckt single_port_ram data=matrix_multiplication^data_pi~17\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17


.subckt single_port_ram data=matrix_multiplication^data_pi~18\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18


.subckt single_port_ram data=matrix_multiplication^data_pi~19\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19


.subckt single_port_ram data=matrix_multiplication^data_pi~20\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20


.subckt single_port_ram data=matrix_multiplication^data_pi~21\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21


.subckt single_port_ram data=matrix_multiplication^data_pi~22\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22


.subckt single_port_ram data=matrix_multiplication^data_pi~23\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23


.subckt single_port_ram data=matrix_multiplication^data_pi~24\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24


.subckt single_port_ram data=matrix_multiplication^data_pi~25\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25


.subckt single_port_ram data=matrix_multiplication^data_pi~26\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26


.subckt single_port_ram data=matrix_multiplication^data_pi~27\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27


.subckt single_port_ram data=matrix_multiplication^data_pi~28\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28


.subckt single_port_ram data=matrix_multiplication^data_pi~29\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29


.subckt single_port_ram data=matrix_multiplication^data_pi~30\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30


.subckt single_port_ram data=matrix_multiplication^data_pi~31\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31


.subckt single_port_ram data=matrix_multiplication^data_pi~32\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32


.subckt single_port_ram data=matrix_multiplication^data_pi~33\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33


.subckt single_port_ram data=matrix_multiplication^data_pi~34\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34


.subckt single_port_ram data=matrix_multiplication^data_pi~35\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35


.subckt single_port_ram data=matrix_multiplication^data_pi~36\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36


.subckt single_port_ram data=matrix_multiplication^data_pi~37\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37


.subckt single_port_ram data=matrix_multiplication^data_pi~38\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38


.subckt single_port_ram data=matrix_multiplication^data_pi~39\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39


.subckt single_port_ram data=matrix_multiplication^data_pi~40\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40


.subckt single_port_ram data=matrix_multiplication^data_pi~41\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41


.subckt single_port_ram data=matrix_multiplication^data_pi~42\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42


.subckt single_port_ram data=matrix_multiplication^data_pi~43\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43


.subckt single_port_ram data=matrix_multiplication^data_pi~44\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44


.subckt single_port_ram data=matrix_multiplication^data_pi~45\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45


.subckt single_port_ram data=matrix_multiplication^data_pi~46\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46


.subckt single_port_ram data=matrix_multiplication^data_pi~47\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47


.subckt single_port_ram data=matrix_multiplication^data_pi~48\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48


.subckt single_port_ram data=matrix_multiplication^data_pi~49\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49


.subckt single_port_ram data=matrix_multiplication^data_pi~50\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50


.subckt single_port_ram data=matrix_multiplication^data_pi~51\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51


.subckt single_port_ram data=matrix_multiplication^data_pi~52\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52


.subckt single_port_ram data=matrix_multiplication^data_pi~53\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53


.subckt single_port_ram data=matrix_multiplication^data_pi~54\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54


.subckt single_port_ram data=matrix_multiplication^data_pi~55\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55


.subckt single_port_ram data=matrix_multiplication^data_pi~56\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56


.subckt single_port_ram data=matrix_multiplication^data_pi~57\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57


.subckt single_port_ram data=matrix_multiplication^data_pi~58\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58


.subckt single_port_ram data=matrix_multiplication^data_pi~59\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59


.subckt single_port_ram data=matrix_multiplication^data_pi~60\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60


.subckt single_port_ram data=matrix_multiplication^data_pi~61\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61


.subckt single_port_ram data=matrix_multiplication^data_pi~62\
 we=matrix_multiplication^we_b\
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE\
 addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE\
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE\
 addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE\
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE\
 addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE\
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn\
 addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn\
 addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk\
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~493
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~493 matrix_multiplication^b_addr_00_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^LOGICAL_NOT~43 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_00_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~486
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~486 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~500
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~500 matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~494
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~494 matrix_multiplication^b_addr_00_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^LOGICAL_NOT~43 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_00_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~487
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~487 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~501
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~501 matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~495
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~495 matrix_multiplication^b_addr_00_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^LOGICAL_NOT~43 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_00_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~488
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~488 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~502
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~502 matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~496
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~496 matrix_multiplication^b_addr_00_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^LOGICAL_NOT~43 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_00_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~489
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~489 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~503
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~503 matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~497
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~497 matrix_multiplication^b_addr_00_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^LOGICAL_NOT~43 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_00_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~490
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~490 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~504
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~504 matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~498
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~498 matrix_multiplication^b_addr_00_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^LOGICAL_NOT~43 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_00_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~491
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41 gnd matrix_multiplication^MULTI_PORT_MUX~42^MUX_2~491 matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~505
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~40^MUX_2~505 matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~387
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~387 matrix_multiplication^c_addr_00_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~62^LOGICAL_NOT~63 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_00_reg~0_FF_NODE matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~359
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~359 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~415
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~415 matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~388
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~388 matrix_multiplication^c_addr_00_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~62^LOGICAL_NOT~63 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_00_reg~1_FF_NODE matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~360
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~360 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~416
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~416 matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~389
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~389 matrix_multiplication^c_addr_00_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~62^LOGICAL_NOT~63 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_00_reg~2_FF_NODE matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~361
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~361 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~417
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~417 matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~390
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~390 matrix_multiplication^c_addr_00_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~62^LOGICAL_NOT~63 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_00_reg~3_FF_NODE matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~362
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~362 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~418
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~418 matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~391
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~391 matrix_multiplication^c_addr_00_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~62^LOGICAL_NOT~63 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_00_reg~4_FF_NODE matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~363
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~363 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~419
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~419 matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~392
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~392 matrix_multiplication^c_addr_00_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~62^LOGICAL_NOT~63 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_00_reg~5_FF_NODE matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~364
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~364 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~420
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~420 matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~393
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~393 matrix_multiplication^c_addr_00_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~62^LOGICAL_NOT~63 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_00_reg~6_FF_NODE matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~365
1-1- 1
-1-1 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99 gnd matrix_multiplication^MULTI_PORT_MUX~62^MUX_2~365 matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~421
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~98^MUX_2~421 matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~534
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~534 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~20^LOGICAL_NOT~21
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~31^LOGICAL_NOT~32
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~42^LOGICAL_NOT~43
0 1

.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~53^LOGICAL_NOT~54
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd matrix_multiplication^addr_pi~0 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~527
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~527 matrix_multiplication^addr_pi_reg~0_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd matrix_multiplication^addr_pi~1 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~528
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~528 matrix_multiplication^addr_pi_reg~1_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd matrix_multiplication^addr_pi~2 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~529
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~529 matrix_multiplication^addr_pi_reg~2_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd matrix_multiplication^addr_pi~3 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~530
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~530 matrix_multiplication^addr_pi_reg~3_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd matrix_multiplication^addr_pi~4 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~531
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~531 matrix_multiplication^addr_pi_reg~4_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd matrix_multiplication^addr_pi~5 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~532
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~532 matrix_multiplication^addr_pi_reg~5_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17 gnd matrix_multiplication^addr_pi~6 matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~533
1-1- 1
-1-1 1

.latch matrix_multiplication^MULTI_PORT_MUX~16^MUX_2~533 matrix_multiplication^addr_pi_reg~6_FF_NODE re matrix_multiplication^clk 0

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~16^LOGICAL_NOT~17
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~18^LOGICAL_NOT~19
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~29^LOGICAL_NOT~30
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~40^LOGICAL_NOT~41
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~51^LOGICAL_NOT~52
0 1

.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~98^LOGICAL_NOT~99
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~62^LOGICAL_NOT~63
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~71^LOGICAL_NOT~72
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~80^LOGICAL_NOT~81
0 1

.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~89^LOGICAL_NOT~90
0 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~167 matrix_multiplication^data_from_out_mat~0
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~168 matrix_multiplication^data_from_out_mat~1
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~169 matrix_multiplication^data_from_out_mat~2
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~170 matrix_multiplication^data_from_out_mat~3
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~171 matrix_multiplication^data_from_out_mat~4
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~172 matrix_multiplication^data_from_out_mat~5
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~173 matrix_multiplication^data_from_out_mat~6
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~174 matrix_multiplication^data_from_out_mat~7
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~175 matrix_multiplication^data_from_out_mat~8
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~176 matrix_multiplication^data_from_out_mat~9
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~177 matrix_multiplication^data_from_out_mat~10
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~178 matrix_multiplication^data_from_out_mat~11
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~179 matrix_multiplication^data_from_out_mat~12
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~180 matrix_multiplication^data_from_out_mat~13
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~181 matrix_multiplication^data_from_out_mat~14
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~182 matrix_multiplication^data_from_out_mat~15
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~183 matrix_multiplication^data_from_out_mat~16
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~184 matrix_multiplication^data_from_out_mat~17
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~185 matrix_multiplication^data_from_out_mat~18
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~186 matrix_multiplication^data_from_out_mat~19
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~187 matrix_multiplication^data_from_out_mat~20
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~188 matrix_multiplication^data_from_out_mat~21
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~189 matrix_multiplication^data_from_out_mat~22
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~190 matrix_multiplication^data_from_out_mat~23
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~191 matrix_multiplication^data_from_out_mat~24
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~192 matrix_multiplication^data_from_out_mat~25
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~193 matrix_multiplication^data_from_out_mat~26
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~194 matrix_multiplication^data_from_out_mat~27
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~195 matrix_multiplication^data_from_out_mat~28
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~196 matrix_multiplication^data_from_out_mat~29
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~197 matrix_multiplication^data_from_out_mat~30
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~198 matrix_multiplication^data_from_out_mat~31
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~199 matrix_multiplication^data_from_out_mat~32
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~200 matrix_multiplication^data_from_out_mat~33
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~201 matrix_multiplication^data_from_out_mat~34
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~202 matrix_multiplication^data_from_out_mat~35
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~203 matrix_multiplication^data_from_out_mat~36
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~204 matrix_multiplication^data_from_out_mat~37
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~205 matrix_multiplication^data_from_out_mat~38
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~206 matrix_multiplication^data_from_out_mat~39
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~207 matrix_multiplication^data_from_out_mat~40
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~208 matrix_multiplication^data_from_out_mat~41
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~209 matrix_multiplication^data_from_out_mat~42
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~210 matrix_multiplication^data_from_out_mat~43
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~211 matrix_multiplication^data_from_out_mat~44
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~212 matrix_multiplication^data_from_out_mat~45
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~213 matrix_multiplication^data_from_out_mat~46
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~214 matrix_multiplication^data_from_out_mat~47
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~215 matrix_multiplication^data_from_out_mat~48
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~216 matrix_multiplication^data_from_out_mat~49
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~217 matrix_multiplication^data_from_out_mat~50
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~218 matrix_multiplication^data_from_out_mat~51
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~219 matrix_multiplication^data_from_out_mat~52
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~220 matrix_multiplication^data_from_out_mat~53
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~221 matrix_multiplication^data_from_out_mat~54
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~222 matrix_multiplication^data_from_out_mat~55
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~223 matrix_multiplication^data_from_out_mat~56
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~224 matrix_multiplication^data_from_out_mat~57
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~225 matrix_multiplication^data_from_out_mat~58
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~226 matrix_multiplication^data_from_out_mat~59
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~227 matrix_multiplication^data_from_out_mat~60
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~228 matrix_multiplication^data_from_out_mat~61
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~229 matrix_multiplication^data_from_out_mat~62
1 1

.names matrix_multiplication^BITWISE_OR~102^LOGICAL_OR~230 matrix_multiplication^data_from_out_mat~63
1 1

.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic^BUF_NODE~11 matrix_multiplication^done_mat_mul
1 1

.end


.model single_port_ram
.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] \
 addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] \
 addr[14] we
.outputs out
.blackbox
.end


.model matmul_4x4_systolic
.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] \
 b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] b_data_in[9] \
 b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] \
 b_data_in[15] b_data_in[16] b_data_in[17] b_data_in[18] b_data_in[19] \
 b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] \
 b_data_in[25] b_data_in[26] b_data_in[27] b_data_in[28] b_data_in[29] \
 b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] \
 b_data_in[35] b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] \
 b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] \
 b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] b_data_in[54] \
 b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] \
 b_data_in[60] b_data_in[61] b_data_in[62] b_data_in[63] a_data_in[0] \
 a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] \
 a_data_in[6] a_data_in[7] a_data_in[8] a_data_in[9] a_data_in[10] \
 a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] \
 a_data_in[16] a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] \
 a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] \
 a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] a_data_in[35] \
 a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] \
 a_data_in[41] a_data_in[42] a_data_in[43] a_data_in[44] a_data_in[45] \
 a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] \
 a_data_in[51] a_data_in[52] a_data_in[53] a_data_in[54] a_data_in[55] \
 a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] \
 a_data_in[61] a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] \
 b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] \
 a_loc[2] a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] \
 final_mat_mul_size[0] final_mat_mul_size[1] final_mat_mul_size[2] \
 final_mat_mul_size[3] final_mat_mul_size[4] final_mat_mul_size[5] \
 final_mat_mul_size[6] final_mat_mul_size[7] b_data[0] b_data[1] \
 b_data[2] b_data[3] b_data[4] b_data[5] b_data[6] b_data[7] b_data[8] \
 b_data[9] b_data[10] b_data[11] b_data[12] b_data[13] b_data[14] \
 b_data[15] b_data[16] b_data[17] b_data[18] b_data[19] b_data[20] \
 b_data[21] b_data[22] b_data[23] b_data[24] b_data[25] b_data[26] \
 b_data[27] b_data[28] b_data[29] b_data[30] b_data[31] b_data[32] \
 b_data[33] b_data[34] b_data[35] b_data[36] b_data[37] b_data[38] \
 b_data[39] b_data[40] b_data[41] b_data[42] b_data[43] b_data[44] \
 b_data[45] b_data[46] b_data[47] b_data[48] b_data[49] b_data[50] \
 b_data[51] b_data[52] b_data[53] b_data[54] b_data[55] b_data[56] \
 b_data[57] b_data[58] b_data[59] b_data[60] b_data[61] b_data[62] \
 b_data[63] a_data[0] a_data[1] a_data[2] a_data[3] a_data[4] a_data[5] \
 a_data[6] a_data[7] a_data[8] a_data[9] a_data[10] a_data[11] \
 a_data[12] a_data[13] a_data[14] a_data[15] a_data[16] a_data[17] \
 a_data[18] a_data[19] a_data[20] a_data[21] a_data[22] a_data[23] \
 a_data[24] a_data[25] a_data[26] a_data[27] a_data[28] a_data[29] \
 a_data[30] a_data[31] a_data[32] a_data[33] a_data[34] a_data[35] \
 a_data[36] a_data[37] a_data[38] a_data[39] a_data[40] a_data[41] \
 a_data[42] a_data[43] a_data[44] a_data[45] a_data[46] a_data[47] \
 a_data[48] a_data[49] a_data[50] a_data[51] a_data[52] a_data[53] \
 a_data[54] a_data[55] a_data[56] a_data[57] a_data[58] a_data[59] \
 a_data[60] a_data[61] a_data[62] a_data[63] start_mat_mul reset clk
.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] \
 c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] b_addr[4] b_addr[5] \
 b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] \
 a_addr[6] b_data_out[0] b_data_out[1] b_data_out[2] b_data_out[3] \
 b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] \
 b_data_out[9] b_data_out[10] b_data_out[11] b_data_out[12] \
 b_data_out[13] b_data_out[14] b_data_out[15] b_data_out[16] \
 b_data_out[17] b_data_out[18] b_data_out[19] b_data_out[20] \
 b_data_out[21] b_data_out[22] b_data_out[23] b_data_out[24] \
 b_data_out[25] b_data_out[26] b_data_out[27] b_data_out[28] \
 b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] \
 b_data_out[33] b_data_out[34] b_data_out[35] b_data_out[36] \
 b_data_out[37] b_data_out[38] b_data_out[39] b_data_out[40] \
 b_data_out[41] b_data_out[42] b_data_out[43] b_data_out[44] \
 b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] \
 b_data_out[49] b_data_out[50] b_data_out[51] b_data_out[52] \
 b_data_out[53] b_data_out[54] b_data_out[55] b_data_out[56] \
 b_data_out[57] b_data_out[58] b_data_out[59] b_data_out[60] \
 b_data_out[61] b_data_out[62] b_data_out[63] a_data_out[0] a_data_out[1] \
 a_data_out[2] a_data_out[3] a_data_out[4] a_data_out[5] a_data_out[6] \
 a_data_out[7] a_data_out[8] a_data_out[9] a_data_out[10] a_data_out[11] \
 a_data_out[12] a_data_out[13] a_data_out[14] a_data_out[15] \
 a_data_out[16] a_data_out[17] a_data_out[18] a_data_out[19] \
 a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] \
 a_data_out[24] a_data_out[25] a_data_out[26] a_data_out[27] \
 a_data_out[28] a_data_out[29] a_data_out[30] a_data_out[31] \
 a_data_out[32] a_data_out[33] a_data_out[34] a_data_out[35] \
 a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] \
 a_data_out[40] a_data_out[41] a_data_out[42] a_data_out[43] \
 a_data_out[44] a_data_out[45] a_data_out[46] a_data_out[47] \
 a_data_out[48] a_data_out[49] a_data_out[50] a_data_out[51] \
 a_data_out[52] a_data_out[53] a_data_out[54] a_data_out[55] \
 a_data_out[56] a_data_out[57] a_data_out[58] a_data_out[59] \
 a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] \
 c_data[1] c_data[2] c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] \
 c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] \
 c_data[14] c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] \
 c_data[20] c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] \
 c_data[26] c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] \
 c_data[32] c_data[33] c_data[34] c_data[35] c_data[36] c_data[37] \
 c_data[38] c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] \
 c_data[44] c_data[45] c_data[46] c_data[47] c_data[48] c_data[49] \
 c_data[50] c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] \
 c_data[56] c_data[57] c_data[58] c_data[59] c_data[60] c_data[61] \
 c_data[62] c_data[63] done_mat_mul
.blackbox
.end

