/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Nov 14 03:20:37 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_INT_EXT_PER_H__
#define BCHP_INT_EXT_PER_H__

/***************************************************************************
 *INT_EXT_PER - Extended Interrupt Control Block Registers PER
 ***************************************************************************/
#define BCHP_INT_EXT_PER_DocsisIRQMASK3          0x14e00304 /* DOCSIS Interrupt Mask Register3 */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3        0x14e00308 /* Docsis Interrupt Status Register3 */
#define BCHP_INT_EXT_PER_IOPIRQMASK2             0x14e0030c /* IOP Interrupt Mask Register2 */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2           0x14e00310 /* IOP Interrupt Status Register2 */
#define BCHP_INT_EXT_PER_DocsisIRQMASK0_2        0x14e00314 /* Docsis Interrupt Mask Register0_2 */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS0_2      0x14e00318 /* Docsis Interrupt Status Register0_2 */
#define BCHP_INT_EXT_PER_DocsisIRQMASK1_2        0x14e0031c /* Docsis Interrupt Mask Register1_2 */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS1_2      0x14e00320 /* Docsis Interrupt Status Register1_2 */
#define BCHP_INT_EXT_PER_DocsisIRQMASK2_2        0x14e00324 /* Docsis Interrupt Mask Register2_2 */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS2_2      0x14e00328 /* Docsis Interrupt Status Register2_2 */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_2        0x14e0032c /* DOCSIS Interrupt Mask Register3_2 */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_2      0x14e00330 /* Docsis Interrupt Status Register3_2 */
#define BCHP_INT_EXT_PER_DocsisIRQSense2         0x14e00334 /* Docsis Interrupt Sense Register2 */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2        0x14e00338 /* Periph Interrupt Mask Register0_2 */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2      0x14e0033c /* Periph Interrupt Status Register0_2 */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2        0x14e00340 /* Periph Interrupt Mask Register1_2 */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2      0x14e00344 /* Periph Interrupt Status Register1_2 */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2        0x14e00348 /* Periph Interrupt Mask Register2_2 */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2      0x14e0034c /* Periph Interrupt Status Register2_2 */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2        0x14e00350 /* DOCSIS Interrupt Mask Register3_2 */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2      0x14e00354 /* Periph Interrupt Status Register3_2 */
#define BCHP_INT_EXT_PER_PeriphIRQSense2         0x14e00358 /* Periph Interrupt Sense Register2 */

/***************************************************************************
 *DocsisIRQMASK3 - DOCSIS Interrupt Mask Register3
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQMASK3 :: DSMAC2_DS_IRQ [31:31] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSMAC2_DS_IRQ_MASK         0x80000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSMAC2_DS_IRQ_SHIFT        31
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSMAC2_DS_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSMAC2_TOK_IRQ [30:30] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSMAC2_TOK_IRQ_MASK        0x40000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSMAC2_TOK_IRQ_SHIFT       30
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSMAC2_TOK_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC4_IRQ [29:29] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC4_IRQ_MASK               0x20000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC4_IRQ_SHIFT              29
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC4_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC5_IRQ [28:28] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC5_IRQ_MASK               0x10000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC5_IRQ_SHIFT              28
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC5_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC6_IRQ [27:27] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC6_IRQ_MASK               0x08000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC6_IRQ_SHIFT              27
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC6_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC7_IRQ [26:26] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC7_IRQ_MASK               0x04000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC7_IRQ_SHIFT              26
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC7_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: UFE_IRQ_CPU [25:25] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_UFE_IRQ_CPU_MASK           0x02000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_UFE_IRQ_CPU_SHIFT          25
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_UFE_IRQ_CPU_DEFAULT        0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: SC_MICRO_IRQ_DS_TOP [24:24] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_SC_MICRO_IRQ_DS_TOP_MASK   0x01000000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_SC_MICRO_IRQ_DS_TOP_SHIFT  24
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_SC_MICRO_IRQ_DS_TOP_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTA_CPU_IRQ [23:23] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_CPU_IRQ_MASK          0x00800000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_CPU_IRQ_SHIFT         23
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_CPU_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTA_PCI_IRQ [22:22] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_PCI_IRQ_MASK          0x00400000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_PCI_IRQ_SHIFT         22
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_PCI_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTA_AP_IRQ [21:21] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_AP_IRQ_MASK           0x00200000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_AP_IRQ_SHIFT          21
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_AP_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: CRYPTO_IRQ [20:20] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_CRYPTO_IRQ_MASK            0x00100000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_CRYPTO_IRQ_SHIFT           20
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_CRYPTO_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: SEG_HOST_IRQ [19:19] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_SEG_HOST_IRQ_MASK          0x00080000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_SEG_HOST_IRQ_SHIFT         19
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_SEG_HOST_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: SEG_UTP_IRQ [18:18] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_SEG_UTP_IRQ_MASK           0x00040000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_SEG_UTP_IRQ_SHIFT          18
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_SEG_UTP_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTA_MICRO_IRQ [17:17] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_MICRO_IRQ_MASK        0x00020000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_MICRO_IRQ_SHIFT       17
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTA_MICRO_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSTB_MICRO_IRQ [16:16] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTB_MICRO_IRQ_MASK        0x00010000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTB_MICRO_IRQ_SHIFT       16
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSTB_MICRO_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC0_IRQ [15:15] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC0_IRQ_MASK            0x00008000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC0_IRQ_SHIFT           15
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC0_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC0_DS_IRQ [14:14] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC0_DS_IRQ_MASK         0x00004000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC0_DS_IRQ_SHIFT        14
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC0_DS_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC1_DS_IRQ [13:13] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC1_DS_IRQ_MASK         0x00002000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC1_DS_IRQ_SHIFT        13
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC1_DS_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC0_TOK_IRQ [12:12] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC0_TOK_IRQ_MASK        0x00001000
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC0_TOK_IRQ_SHIFT       12
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC0_TOK_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: D3MAC1_TOK_IRQ [11:11] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC1_TOK_IRQ_MASK        0x00000800
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC1_TOK_IRQ_SHIFT       11
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_D3MAC1_TOK_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: US_IRQ [10:10] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_US_IRQ_MASK                0x00000400
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_US_IRQ_SHIFT               10
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_US_IRQ_DEFAULT             0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: USMAC20_UTP_IRQ [09:09] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_UTP_IRQ_MASK       0x00000200
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_UTP_IRQ_SHIFT      9
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_UTP_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: USMAC20_MAC_IRQ [08:08] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_MAC_IRQ_MASK       0x00000100
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_MAC_IRQ_SHIFT      8
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_USMAC20_MAC_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC0_IRQ [07:07] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC0_IRQ_MASK               0x00000080
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC0_IRQ_SHIFT              7
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC0_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC1_IRQ [06:06] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC1_IRQ_MASK               0x00000040
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC1_IRQ_SHIFT              6
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC1_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC2_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC2_IRQ_MASK               0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC2_IRQ_SHIFT              5
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC2_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: TC3_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC3_IRQ_MASK               0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC3_IRQ_SHIFT              4
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_TC3_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DSWFE_MICRO_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSWFE_MICRO_IRQ_MASK       0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSWFE_MICRO_IRQ_SHIFT      3
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DSWFE_MICRO_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: DST_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DST_IRQ_MASK               0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DST_IRQ_SHIFT              2
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_DST_IRQ_DEFAULT            0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: U3MAC_MAC_IRQA [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQA_MASK        0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQA_SHIFT       1
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQA_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3 :: U3MAC_MAC_IRQB [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQB_MASK        0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQB_SHIFT       0
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_U3MAC_MAC_IRQB_DEFAULT     0x00000000

/***************************************************************************
 *DocsisIRQSTATUS3 - Docsis Interrupt Status Register3
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSMAC2_DS_IRQ [31:31] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSMAC2_DS_IRQ_MASK       0x80000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSMAC2_DS_IRQ_SHIFT      31
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSMAC2_DS_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSMAC2_TOK_IRQ [30:30] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSMAC2_TOK_IRQ_MASK      0x40000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSMAC2_TOK_IRQ_SHIFT     30
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSMAC2_TOK_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC4_IRQ [29:29] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC4_IRQ_MASK             0x20000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC4_IRQ_SHIFT            29
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC4_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC5_IRQ [28:28] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC5_IRQ_MASK             0x10000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC5_IRQ_SHIFT            28
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC5_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC6_IRQ [27:27] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC6_IRQ_MASK             0x08000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC6_IRQ_SHIFT            27
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC6_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC7_IRQ [26:26] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC7_IRQ_MASK             0x04000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC7_IRQ_SHIFT            26
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC7_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: UFE_IRQ_CPU [25:25] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_UFE_IRQ_CPU_MASK         0x02000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_UFE_IRQ_CPU_SHIFT        25
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_UFE_IRQ_CPU_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: SC_MICRO_IRQ_DS_TOP [24:24] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_SC_MICRO_IRQ_DS_TOP_MASK 0x01000000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_SC_MICRO_IRQ_DS_TOP_SHIFT 24
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_SC_MICRO_IRQ_DS_TOP_DEFAULT 0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTA_CPU_IRQ [23:23] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_CPU_IRQ_MASK        0x00800000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_CPU_IRQ_SHIFT       23
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_CPU_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTA_PCI_IRQ [22:22] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_PCI_IRQ_MASK        0x00400000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_PCI_IRQ_SHIFT       22
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_PCI_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTA_AP_IRQ [21:21] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_AP_IRQ_MASK         0x00200000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_AP_IRQ_SHIFT        21
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_AP_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: CRYPTO_IRQ [20:20] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_CRYPTO_IRQ_MASK          0x00100000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_CRYPTO_IRQ_SHIFT         20
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_CRYPTO_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: SEG_HOST_IRQ [19:19] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_SEG_HOST_IRQ_MASK        0x00080000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_SEG_HOST_IRQ_SHIFT       19
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_SEG_HOST_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: SEG_UTP_IRQ [18:18] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_SEG_UTP_IRQ_MASK         0x00040000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_SEG_UTP_IRQ_SHIFT        18
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_SEG_UTP_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTA_MICRO_IRQ [17:17] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_MICRO_IRQ_MASK      0x00020000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_MICRO_IRQ_SHIFT     17
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTA_MICRO_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSTB_MICRO_IRQ [16:16] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTB_MICRO_IRQ_MASK      0x00010000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTB_MICRO_IRQ_SHIFT     16
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSTB_MICRO_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC0_IRQ [15:15] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC0_IRQ_MASK          0x00008000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC0_IRQ_SHIFT         15
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC0_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC0_DS_IRQ [14:14] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC0_DS_IRQ_MASK       0x00004000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC0_DS_IRQ_SHIFT      14
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC0_DS_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC1_DS_IRQ [13:13] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC1_DS_IRQ_MASK       0x00002000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC1_DS_IRQ_SHIFT      13
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC1_DS_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC0_TOK_IRQ [12:12] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC0_TOK_IRQ_MASK      0x00001000
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC0_TOK_IRQ_SHIFT     12
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC0_TOK_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: D3MAC1_TOK_IRQ [11:11] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC1_TOK_IRQ_MASK      0x00000800
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC1_TOK_IRQ_SHIFT     11
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_D3MAC1_TOK_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: US_IRQ [10:10] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_US_IRQ_MASK              0x00000400
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_US_IRQ_SHIFT             10
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_US_IRQ_DEFAULT           0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: USMAC20_UTP_IRQ [09:09] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_UTP_IRQ_MASK     0x00000200
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_UTP_IRQ_SHIFT    9
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_UTP_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: USMAC20_MAC_IRQ [08:08] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_MAC_IRQ_MASK     0x00000100
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_MAC_IRQ_SHIFT    8
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_USMAC20_MAC_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC0_IRQ [07:07] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC0_IRQ_MASK             0x00000080
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC0_IRQ_SHIFT            7
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC0_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC1_IRQ [06:06] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC1_IRQ_MASK             0x00000040
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC1_IRQ_SHIFT            6
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC1_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC2_IRQ [05:05] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC2_IRQ_MASK             0x00000020
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC2_IRQ_SHIFT            5
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC2_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: TC3_IRQ [04:04] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC3_IRQ_MASK             0x00000010
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC3_IRQ_SHIFT            4
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_TC3_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DSWFE_MICRO_IRQ [03:03] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSWFE_MICRO_IRQ_MASK     0x00000008
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSWFE_MICRO_IRQ_SHIFT    3
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DSWFE_MICRO_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: DST_IRQ [02:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DST_IRQ_MASK             0x00000004
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DST_IRQ_SHIFT            2
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_DST_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: U3MAC_MAC_IRQA [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQA_MASK      0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQA_SHIFT     1
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQA_DEFAULT   0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3 :: U3MAC_MAC_IRQB [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQB_MASK      0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQB_SHIFT     0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_U3MAC_MAC_IRQB_DEFAULT   0x00000000

/***************************************************************************
 *IOPIRQMASK2 - IOP Interrupt Mask Register2
 ***************************************************************************/
/* INT_EXT_PER :: IOPIRQMASK2 :: reserved0 [31:14] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_reserved0_MASK                0xffffc000
#define BCHP_INT_EXT_PER_IOPIRQMASK2_reserved0_SHIFT               14

/* INT_EXT_PER :: IOPIRQMASK2 :: PMCIRQ_1 [13:13] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_PMCIRQ_1_MASK                 0x00002000
#define BCHP_INT_EXT_PER_IOPIRQMASK2_PMCIRQ_1_SHIFT                13
#define BCHP_INT_EXT_PER_IOPIRQMASK2_PMCIRQ_1_DEFAULT              0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: FAP3IRQ_1 [12:12] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP3IRQ_1_MASK                0x00001000
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP3IRQ_1_SHIFT               12
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP3IRQ_1_DEFAULT             0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: FAP2IRQ_1 [11:11] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP2IRQ_1_MASK                0x00000800
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP2IRQ_1_SHIFT               11
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP2IRQ_1_DEFAULT             0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: FAP1IRQ_1 [10:10] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP1IRQ_1_MASK                0x00000400
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP1IRQ_1_SHIFT               10
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP1IRQ_1_DEFAULT             0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: DTPIRQ_1 [09:09] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DTPIRQ_1_MASK                 0x00000200
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DTPIRQ_1_SHIFT                9
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DTPIRQ_1_DEFAULT              0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: UTPIRQ_1 [08:08] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_UTPIRQ_1_MASK                 0x00000100
#define BCHP_INT_EXT_PER_IOPIRQMASK2_UTPIRQ_1_SHIFT                8
#define BCHP_INT_EXT_PER_IOPIRQMASK2_UTPIRQ_1_DEFAULT              0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: reserved1 [07:06] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_reserved1_MASK                0x000000c0
#define BCHP_INT_EXT_PER_IOPIRQMASK2_reserved1_SHIFT               6

/* INT_EXT_PER :: IOPIRQMASK2 :: PMCIRQ [05:05] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_PMCIRQ_MASK                   0x00000020
#define BCHP_INT_EXT_PER_IOPIRQMASK2_PMCIRQ_SHIFT                  5
#define BCHP_INT_EXT_PER_IOPIRQMASK2_PMCIRQ_DEFAULT                0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: FAP3IRQ [04:04] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP3IRQ_MASK                  0x00000010
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP3IRQ_SHIFT                 4
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP3IRQ_DEFAULT               0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: FAP2IRQ [03:03] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP2IRQ_MASK                  0x00000008
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP2IRQ_SHIFT                 3
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP2IRQ_DEFAULT               0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: FAP1IRQ [02:02] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP1IRQ_MASK                  0x00000004
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP1IRQ_SHIFT                 2
#define BCHP_INT_EXT_PER_IOPIRQMASK2_FAP1IRQ_DEFAULT               0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: DTPIRQ [01:01] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DTPIRQ_MASK                   0x00000002
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DTPIRQ_SHIFT                  1
#define BCHP_INT_EXT_PER_IOPIRQMASK2_DTPIRQ_DEFAULT                0x00000000

/* INT_EXT_PER :: IOPIRQMASK2 :: UTPIRQ [00:00] */
#define BCHP_INT_EXT_PER_IOPIRQMASK2_UTPIRQ_MASK                   0x00000001
#define BCHP_INT_EXT_PER_IOPIRQMASK2_UTPIRQ_SHIFT                  0
#define BCHP_INT_EXT_PER_IOPIRQMASK2_UTPIRQ_DEFAULT                0x00000000

/***************************************************************************
 *IOPIRQSTATUS2 - IOP Interrupt Status Register2
 ***************************************************************************/
/* INT_EXT_PER :: IOPIRQSTATUS2 :: reserved0 [31:14] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_reserved0_MASK              0xffffc000
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_reserved0_SHIFT             14

/* INT_EXT_PER :: IOPIRQSTATUS2 :: PMCIRQ_1 [13:13] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_PMCIRQ_1_MASK               0x00002000
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_PMCIRQ_1_SHIFT              13
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_PMCIRQ_1_DEFAULT            0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: FAP3IRQ_1 [12:12] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP3IRQ_1_MASK              0x00001000
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP3IRQ_1_SHIFT             12
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP3IRQ_1_DEFAULT           0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: FAP2IRQ_1 [11:11] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP2IRQ_1_MASK              0x00000800
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP2IRQ_1_SHIFT             11
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP2IRQ_1_DEFAULT           0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: FAP1IRQ_1 [10:10] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP1IRQ_1_MASK              0x00000400
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP1IRQ_1_SHIFT             10
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP1IRQ_1_DEFAULT           0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: DTPIRQ_1 [09:09] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DTPIRQ_1_MASK               0x00000200
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DTPIRQ_1_SHIFT              9
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DTPIRQ_1_DEFAULT            0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: UTPIRQ_1 [08:08] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_UTPIRQ_1_MASK               0x00000100
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_UTPIRQ_1_SHIFT              8
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_UTPIRQ_1_DEFAULT            0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: reserved1 [07:06] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_reserved1_MASK              0x000000c0
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_reserved1_SHIFT             6

/* INT_EXT_PER :: IOPIRQSTATUS2 :: PMCIRQ [05:05] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_PMCIRQ_MASK                 0x00000020
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_PMCIRQ_SHIFT                5
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_PMCIRQ_DEFAULT              0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: FAP3IRQ [04:04] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP3IRQ_MASK                0x00000010
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP3IRQ_SHIFT               4
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP3IRQ_DEFAULT             0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: FAP2IRQ [03:03] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP2IRQ_MASK                0x00000008
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP2IRQ_SHIFT               3
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP2IRQ_DEFAULT             0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: FAP1IRQ [02:02] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP1IRQ_MASK                0x00000004
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP1IRQ_SHIFT               2
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_FAP1IRQ_DEFAULT             0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: DTPIRQ [01:01] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DTPIRQ_MASK                 0x00000002
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DTPIRQ_SHIFT                1
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_DTPIRQ_DEFAULT              0x00000000

/* INT_EXT_PER :: IOPIRQSTATUS2 :: UTPIRQ [00:00] */
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_UTPIRQ_MASK                 0x00000001
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_UTPIRQ_SHIFT                0
#define BCHP_INT_EXT_PER_IOPIRQSTATUS2_UTPIRQ_DEFAULT              0x00000000

/***************************************************************************
 *DocsisIRQMASK0_2 - Docsis Interrupt Mask Register0_2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQMASK0_2 :: reserved0 [31:02] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK0_2_reserved0_MASK           0xfffffffc
#define BCHP_INT_EXT_PER_DocsisIRQMASK0_2_reserved0_SHIFT          2

/* INT_EXT_PER :: DocsisIRQMASK0_2 :: DSMAC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK0_2_DSMAC1_IRQ_MASK          0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQMASK0_2_DSMAC1_IRQ_SHIFT         1
#define BCHP_INT_EXT_PER_DocsisIRQMASK0_2_DSMAC1_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQMASK0_2 :: DSMAC2_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK0_2_DSMAC2_IRQ_MASK          0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQMASK0_2_DSMAC2_IRQ_SHIFT         0
#define BCHP_INT_EXT_PER_DocsisIRQMASK0_2_DSMAC2_IRQ_DEFAULT       0x00000000

/***************************************************************************
 *DocsisIRQSTATUS0_2 - Docsis Interrupt Status Register0_2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSTATUS0_2 :: reserved0 [31:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS0_2_reserved0_MASK         0xfffffffc
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS0_2_reserved0_SHIFT        2

/* INT_EXT_PER :: DocsisIRQSTATUS0_2 :: DSMAC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS0_2_DSMAC1_IRQ_MASK        0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS0_2_DSMAC1_IRQ_SHIFT       1
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS0_2_DSMAC1_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS0_2 :: DSMAC2_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS0_2_DSMAC2_IRQ_MASK        0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS0_2_DSMAC2_IRQ_SHIFT       0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS0_2_DSMAC2_IRQ_DEFAULT     0x00000000

/***************************************************************************
 *DocsisIRQMASK1_2 - Docsis Interrupt Mask Register1_2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQMASK1_2 :: reserved0 [31:02] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK1_2_reserved0_MASK           0xfffffffc
#define BCHP_INT_EXT_PER_DocsisIRQMASK1_2_reserved0_SHIFT          2

/* INT_EXT_PER :: DocsisIRQMASK1_2 :: DSMAC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK1_2_DSMAC1_IRQ_MASK          0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQMASK1_2_DSMAC1_IRQ_SHIFT         1
#define BCHP_INT_EXT_PER_DocsisIRQMASK1_2_DSMAC1_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQMASK1_2 :: DSMAC2_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK1_2_DSMAC2_IRQ_MASK          0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQMASK1_2_DSMAC2_IRQ_SHIFT         0
#define BCHP_INT_EXT_PER_DocsisIRQMASK1_2_DSMAC2_IRQ_DEFAULT       0x00000000

/***************************************************************************
 *DocsisIRQSTATUS1_2 - Docsis Interrupt Status Register1_2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSTATUS1_2 :: reserved0 [31:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS1_2_reserved0_MASK         0xfffffffc
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS1_2_reserved0_SHIFT        2

/* INT_EXT_PER :: DocsisIRQSTATUS1_2 :: DSMAC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS1_2_DSMAC1_IRQ_MASK        0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS1_2_DSMAC1_IRQ_SHIFT       1
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS1_2_DSMAC1_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS1_2 :: DSMAC2_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS1_2_DSMAC2_IRQ_MASK        0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS1_2_DSMAC2_IRQ_SHIFT       0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS1_2_DSMAC2_IRQ_DEFAULT     0x00000000

/***************************************************************************
 *DocsisIRQMASK2_2 - Docsis Interrupt Mask Register2_2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQMASK2_2 :: reserved0 [31:02] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK2_2_reserved0_MASK           0xfffffffc
#define BCHP_INT_EXT_PER_DocsisIRQMASK2_2_reserved0_SHIFT          2

/* INT_EXT_PER :: DocsisIRQMASK2_2 :: DSMAC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK2_2_DSMAC1_IRQ_MASK          0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQMASK2_2_DSMAC1_IRQ_SHIFT         1
#define BCHP_INT_EXT_PER_DocsisIRQMASK2_2_DSMAC1_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQMASK2_2 :: DSMAC2_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK2_2_DSMAC2_IRQ_MASK          0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQMASK2_2_DSMAC2_IRQ_SHIFT         0
#define BCHP_INT_EXT_PER_DocsisIRQMASK2_2_DSMAC2_IRQ_DEFAULT       0x00000000

/***************************************************************************
 *DocsisIRQSTATUS2_2 - Docsis Interrupt Status Register2_2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSTATUS2_2 :: reserved0 [31:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS2_2_reserved0_MASK         0xfffffffc
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS2_2_reserved0_SHIFT        2

/* INT_EXT_PER :: DocsisIRQSTATUS2_2 :: DSMAC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS2_2_DSMAC1_IRQ_MASK        0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS2_2_DSMAC1_IRQ_SHIFT       1
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS2_2_DSMAC1_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS2_2 :: DSMAC2_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS2_2_DSMAC2_IRQ_MASK        0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS2_2_DSMAC2_IRQ_SHIFT       0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS2_2_DSMAC2_IRQ_DEFAULT     0x00000000

/***************************************************************************
 *DocsisIRQMASK3_2 - DOCSIS Interrupt Mask Register3_2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQMASK3_2 :: reserved0 [31:02] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_2_reserved0_MASK           0xfffffffc
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_2_reserved0_SHIFT          2

/* INT_EXT_PER :: DocsisIRQMASK3_2 :: DSMAC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_2_DSMAC1_IRQ_MASK          0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_2_DSMAC1_IRQ_SHIFT         1
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_2_DSMAC1_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: DocsisIRQMASK3_2 :: DSMAC2_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_2_DSMAC2_IRQ_MASK          0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_2_DSMAC2_IRQ_SHIFT         0
#define BCHP_INT_EXT_PER_DocsisIRQMASK3_2_DSMAC2_IRQ_DEFAULT       0x00000000

/***************************************************************************
 *DocsisIRQSTATUS3_2 - Docsis Interrupt Status Register3_2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSTATUS3_2 :: reserved0 [31:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_2_reserved0_MASK         0xfffffffc
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_2_reserved0_SHIFT        2

/* INT_EXT_PER :: DocsisIRQSTATUS3_2 :: DSMAC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_2_DSMAC1_IRQ_MASK        0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_2_DSMAC1_IRQ_SHIFT       1
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_2_DSMAC1_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: DocsisIRQSTATUS3_2 :: DSMAC2_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_2_DSMAC2_IRQ_MASK        0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_2_DSMAC2_IRQ_SHIFT       0
#define BCHP_INT_EXT_PER_DocsisIRQSTATUS3_2_DSMAC2_IRQ_DEFAULT     0x00000000

/***************************************************************************
 *DocsisIRQSense2 - Docsis Interrupt Sense Register2
 ***************************************************************************/
/* INT_EXT_PER :: DocsisIRQSense2 :: reserved0 [31:02] */
#define BCHP_INT_EXT_PER_DocsisIRQSense2_reserved0_MASK            0xfffffffc
#define BCHP_INT_EXT_PER_DocsisIRQSense2_reserved0_SHIFT           2

/* INT_EXT_PER :: DocsisIRQSense2 :: DSMAC1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_DocsisIRQSense2_DSMAC1_IRQ_MASK           0x00000002
#define BCHP_INT_EXT_PER_DocsisIRQSense2_DSMAC1_IRQ_SHIFT          1
#define BCHP_INT_EXT_PER_DocsisIRQSense2_DSMAC1_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: DocsisIRQSense2 :: DSMAC2_IRQ [00:00] */
#define BCHP_INT_EXT_PER_DocsisIRQSense2_DSMAC2_IRQ_MASK           0x00000001
#define BCHP_INT_EXT_PER_DocsisIRQSense2_DSMAC2_IRQ_SHIFT          0
#define BCHP_INT_EXT_PER_DocsisIRQSense2_DSMAC2_IRQ_DEFAULT        0x00000000

/***************************************************************************
 *PeriphIRQMASK0_2 - Periph Interrupt Mask Register0_2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQMASK0_2 :: PM_MIPS_READY_FOR_PWRDN_IRQ [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PM_MIPS_READY_FOR_PWRDN_IRQ_MASK 0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PM_MIPS_READY_FOR_PWRDN_IRQ_SHIFT 31
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PM_MIPS_READY_FOR_PWRDN_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: MEMSYS_UB_AEGIS_ARCH_IRQ [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_MEMSYS_UB_AEGIS_ARCH_IRQ_MASK 0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_MEMSYS_UB_AEGIS_ARCH_IRQ_SHIFT 30
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_MEMSYS_UB_AEGIS_ARCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: MEMSYS_UB_AEGIS_WRCH_IRQ [29:29] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_MEMSYS_UB_AEGIS_WRCH_IRQ_MASK 0x20000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_MEMSYS_UB_AEGIS_WRCH_IRQ_SHIFT 29
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_MEMSYS_UB_AEGIS_WRCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: PER_ERR_PORT_IRQ [28:28] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PER_ERR_PORT_IRQ_MASK    0x10000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PER_ERR_PORT_IRQ_SHIFT   28
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PER_ERR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: USBD_DMA_CH_IRQ [27:22] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBD_DMA_CH_IRQ_MASK     0x0fc00000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBD_DMA_CH_IRQ_SHIFT    22
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBD_DMA_CH_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: USBD_SYS_IRQ [21:21] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBD_SYS_IRQ_MASK        0x00200000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBD_SYS_IRQ_SHIFT       21
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBD_SYS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: DECT_IRQ [20:19] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_DECT_IRQ_MASK            0x00180000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_DECT_IRQ_SHIFT           19
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_DECT_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: MEMSYS_IRQ [18:18] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_MEMSYS_IRQ_MASK          0x00040000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_MEMSYS_IRQ_SHIFT         18
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_MEMSYS_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: FPM_IRQ [17:17] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_FPM_IRQ_MASK             0x00020000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_FPM_IRQ_SHIFT            17
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_FPM_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: DAVIC_IRQ [16:16] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_DAVIC_IRQ_MASK           0x00010000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_DAVIC_IRQ_SHIFT          16
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_DAVIC_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: APM_IUDMA_IRQ [15:15] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_APM_IUDMA_IRQ_MASK       0x00008000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_APM_IUDMA_IRQ_SHIFT      15
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_APM_IUDMA_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: APM_IRQ [14:14] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_APM_IRQ_MASK             0x00004000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_APM_IRQ_SHIFT            14
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_APM_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: PCIE1_IRQ [13:13] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PCIE1_IRQ_MASK           0x00002000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PCIE1_IRQ_SHIFT          13
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PCIE1_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: PCIE0_IRQ [12:12] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PCIE0_IRQ_MASK           0x00001000
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PCIE0_IRQ_SHIFT          12
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_PCIE0_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: USBH_CCS_IRQ [11:11] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_CCS_IRQ_MASK        0x00000800
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_CCS_IRQ_SHIFT       11
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_CCS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: USBH_DISCON_IRQ [10:10] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_DISCON_IRQ_MASK     0x00000400
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_DISCON_IRQ_SHIFT    10
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_DISCON_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: USBH_EHCI_IRQ [09:09] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_EHCI_IRQ_MASK       0x00000200
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_EHCI_IRQ_SHIFT      9
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_EHCI_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: USBH_OHCI_IRQ [08:08] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_OHCI_IRQ_MASK       0x00000100
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_OHCI_IRQ_SHIFT      8
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_USBH_OHCI_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: UNI1_HFB_WOL_IRQ [07:07] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI1_HFB_WOL_IRQ_MASK    0x00000080
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI1_HFB_WOL_IRQ_SHIFT   7
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI1_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: UNI1_MPD_WOL_IRQ [06:06] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI1_MPD_WOL_IRQ_MASK    0x00000040
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI1_MPD_WOL_IRQ_SHIFT   6
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI1_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: UNI0_HFB_WOL_IRQ [05:05] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI0_HFB_WOL_IRQ_MASK    0x00000020
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI0_HFB_WOL_IRQ_SHIFT   5
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI0_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: UNI0_MPD_WOL_IRQ [04:04] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI0_MPD_WOL_IRQ_MASK    0x00000010
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI0_MPD_WOL_IRQ_SHIFT   4
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI0_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: GPHY_IRQ [03:03] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_GPHY_IRQ_MASK            0x00000008
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_GPHY_IRQ_SHIFT           3
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_GPHY_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: UNI0_IRQ [02:02] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI0_IRQ_MASK            0x00000004
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI0_IRQ_SHIFT           2
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI0_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: UNI1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI1_IRQ_MASK            0x00000002
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI1_IRQ_SHIFT           1
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI1_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK0_2 :: UNI_DMA_IRQ [00:00] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI_DMA_IRQ_MASK         0x00000001
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI_DMA_IRQ_SHIFT        0
#define BCHP_INT_EXT_PER_PeriphIRQMASK0_2_UNI_DMA_IRQ_DEFAULT      0x00000000

/***************************************************************************
 *PeriphIRQSTATUS0_2 - Periph Interrupt Status Register0_2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: PM_MIPS_READY_FOR_PWRDN_IRQ [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PM_MIPS_READY_FOR_PWRDN_IRQ_MASK 0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PM_MIPS_READY_FOR_PWRDN_IRQ_SHIFT 31
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PM_MIPS_READY_FOR_PWRDN_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: MEMSYS_UB_AEGIS_ARCH_IRQ [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_MEMSYS_UB_AEGIS_ARCH_IRQ_MASK 0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_MEMSYS_UB_AEGIS_ARCH_IRQ_SHIFT 30
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_MEMSYS_UB_AEGIS_ARCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: MEMSYS_UB_AEGIS_WRCH_IRQ [29:29] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_MEMSYS_UB_AEGIS_WRCH_IRQ_MASK 0x20000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_MEMSYS_UB_AEGIS_WRCH_IRQ_SHIFT 29
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_MEMSYS_UB_AEGIS_WRCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: PER_ERR_PORT_IRQ [28:28] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PER_ERR_PORT_IRQ_MASK  0x10000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PER_ERR_PORT_IRQ_SHIFT 28
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PER_ERR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: USBD_DMA_CH_IRQ [27:22] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBD_DMA_CH_IRQ_MASK   0x0fc00000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBD_DMA_CH_IRQ_SHIFT  22
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBD_DMA_CH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: USBD_SYS_IRQ [21:21] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBD_SYS_IRQ_MASK      0x00200000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBD_SYS_IRQ_SHIFT     21
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBD_SYS_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: DECT_IRQ [20:19] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_DECT_IRQ_MASK          0x00180000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_DECT_IRQ_SHIFT         19
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_DECT_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: MEMSYS_IRQ [18:18] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_MEMSYS_IRQ_MASK        0x00040000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_MEMSYS_IRQ_SHIFT       18
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_MEMSYS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: FPM_IRQ [17:17] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_FPM_IRQ_MASK           0x00020000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_FPM_IRQ_SHIFT          17
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_FPM_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: DAVIC_IRQ [16:16] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_DAVIC_IRQ_MASK         0x00010000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_DAVIC_IRQ_SHIFT        16
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_DAVIC_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: APM_IUDMA_IRQ [15:15] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_APM_IUDMA_IRQ_MASK     0x00008000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_APM_IUDMA_IRQ_SHIFT    15
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_APM_IUDMA_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: APM_IRQ [14:14] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_APM_IRQ_MASK           0x00004000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_APM_IRQ_SHIFT          14
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_APM_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: PCIE1_IRQ [13:13] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PCIE1_IRQ_MASK         0x00002000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PCIE1_IRQ_SHIFT        13
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PCIE1_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: PCIE0_IRQ [12:12] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PCIE0_IRQ_MASK         0x00001000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PCIE0_IRQ_SHIFT        12
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_PCIE0_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: USBH_CCS_IRQ [11:11] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_CCS_IRQ_MASK      0x00000800
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_CCS_IRQ_SHIFT     11
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_CCS_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: USBH_DISCON_IRQ [10:10] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_DISCON_IRQ_MASK   0x00000400
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_DISCON_IRQ_SHIFT  10
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_DISCON_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: USBH_EHCI_IRQ [09:09] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_EHCI_IRQ_MASK     0x00000200
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_EHCI_IRQ_SHIFT    9
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_EHCI_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: USBH_OHCI_IRQ [08:08] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_OHCI_IRQ_MASK     0x00000100
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_OHCI_IRQ_SHIFT    8
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_USBH_OHCI_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: UNI1_HFB_WOL_IRQ [07:07] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI1_HFB_WOL_IRQ_MASK  0x00000080
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI1_HFB_WOL_IRQ_SHIFT 7
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI1_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: UNI1_MPD_WOL_IRQ [06:06] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI1_MPD_WOL_IRQ_MASK  0x00000040
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI1_MPD_WOL_IRQ_SHIFT 6
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI1_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: UNI0_HFB_WOL_IRQ [05:05] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI0_HFB_WOL_IRQ_MASK  0x00000020
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI0_HFB_WOL_IRQ_SHIFT 5
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI0_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: UNI0_MPD_WOL_IRQ [04:04] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI0_MPD_WOL_IRQ_MASK  0x00000010
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI0_MPD_WOL_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI0_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: GPHY_IRQ [03:03] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_GPHY_IRQ_MASK          0x00000008
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_GPHY_IRQ_SHIFT         3
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_GPHY_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: UNI0_IRQ [02:02] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI0_IRQ_MASK          0x00000004
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI0_IRQ_SHIFT         2
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI0_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: UNI1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI1_IRQ_MASK          0x00000002
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI1_IRQ_SHIFT         1
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI1_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS0_2 :: UNI_DMA_IRQ [00:00] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI_DMA_IRQ_MASK       0x00000001
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI_DMA_IRQ_SHIFT      0
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS0_2_UNI_DMA_IRQ_DEFAULT    0x00000000

/***************************************************************************
 *PeriphIRQMASK1_2 - Periph Interrupt Mask Register1_2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQMASK1_2 :: PM_MIPS_READY_FOR_PWRDN_IRQ [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PM_MIPS_READY_FOR_PWRDN_IRQ_MASK 0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PM_MIPS_READY_FOR_PWRDN_IRQ_SHIFT 31
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PM_MIPS_READY_FOR_PWRDN_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: MEMSYS_UB_AEGIS_ARCH_IRQ [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_MEMSYS_UB_AEGIS_ARCH_IRQ_MASK 0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_MEMSYS_UB_AEGIS_ARCH_IRQ_SHIFT 30
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_MEMSYS_UB_AEGIS_ARCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: MEMSYS_UB_AEGIS_WRCH_IRQ [29:29] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_MEMSYS_UB_AEGIS_WRCH_IRQ_MASK 0x20000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_MEMSYS_UB_AEGIS_WRCH_IRQ_SHIFT 29
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_MEMSYS_UB_AEGIS_WRCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: PER_ERR_PORT_IRQ [28:28] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PER_ERR_PORT_IRQ_MASK    0x10000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PER_ERR_PORT_IRQ_SHIFT   28
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PER_ERR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: USBD_DMA_CH_IRQ [27:22] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBD_DMA_CH_IRQ_MASK     0x0fc00000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBD_DMA_CH_IRQ_SHIFT    22
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBD_DMA_CH_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: USBD_SYS_IRQ [21:21] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBD_SYS_IRQ_MASK        0x00200000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBD_SYS_IRQ_SHIFT       21
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBD_SYS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: DECT_IRQ [20:19] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_DECT_IRQ_MASK            0x00180000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_DECT_IRQ_SHIFT           19
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_DECT_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: MEMSYS_IRQ [18:18] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_MEMSYS_IRQ_MASK          0x00040000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_MEMSYS_IRQ_SHIFT         18
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_MEMSYS_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: FPM_IRQ [17:17] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_FPM_IRQ_MASK             0x00020000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_FPM_IRQ_SHIFT            17
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_FPM_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: DAVIC_IRQ [16:16] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_DAVIC_IRQ_MASK           0x00010000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_DAVIC_IRQ_SHIFT          16
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_DAVIC_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: APM_IUDMA_IRQ [15:15] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_APM_IUDMA_IRQ_MASK       0x00008000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_APM_IUDMA_IRQ_SHIFT      15
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_APM_IUDMA_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: APM_IRQ [14:14] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_APM_IRQ_MASK             0x00004000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_APM_IRQ_SHIFT            14
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_APM_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: PCIE1_IRQ [13:13] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PCIE1_IRQ_MASK           0x00002000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PCIE1_IRQ_SHIFT          13
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PCIE1_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: PCIE0_IRQ [12:12] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PCIE0_IRQ_MASK           0x00001000
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PCIE0_IRQ_SHIFT          12
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_PCIE0_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: USBH_CCS_IRQ [11:11] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_CCS_IRQ_MASK        0x00000800
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_CCS_IRQ_SHIFT       11
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_CCS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: USBH_DISCON_IRQ [10:10] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_DISCON_IRQ_MASK     0x00000400
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_DISCON_IRQ_SHIFT    10
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_DISCON_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: USBH_EHCI_IRQ [09:09] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_EHCI_IRQ_MASK       0x00000200
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_EHCI_IRQ_SHIFT      9
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_EHCI_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: USBH_OHCI_IRQ [08:08] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_OHCI_IRQ_MASK       0x00000100
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_OHCI_IRQ_SHIFT      8
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_USBH_OHCI_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: UNI1_HFB_WOL_IRQ [07:07] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI1_HFB_WOL_IRQ_MASK    0x00000080
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI1_HFB_WOL_IRQ_SHIFT   7
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI1_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: UNI1_MPD_WOL_IRQ [06:06] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI1_MPD_WOL_IRQ_MASK    0x00000040
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI1_MPD_WOL_IRQ_SHIFT   6
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI1_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: UNI0_HFB_WOL_IRQ [05:05] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI0_HFB_WOL_IRQ_MASK    0x00000020
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI0_HFB_WOL_IRQ_SHIFT   5
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI0_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: UNI0_MPD_WOL_IRQ [04:04] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI0_MPD_WOL_IRQ_MASK    0x00000010
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI0_MPD_WOL_IRQ_SHIFT   4
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI0_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: GPHY_IRQ [03:03] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_GPHY_IRQ_MASK            0x00000008
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_GPHY_IRQ_SHIFT           3
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_GPHY_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: UNI0_IRQ [02:02] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI0_IRQ_MASK            0x00000004
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI0_IRQ_SHIFT           2
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI0_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: UNI1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI1_IRQ_MASK            0x00000002
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI1_IRQ_SHIFT           1
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI1_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK1_2 :: UNI_DMA_IRQ [00:00] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI_DMA_IRQ_MASK         0x00000001
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI_DMA_IRQ_SHIFT        0
#define BCHP_INT_EXT_PER_PeriphIRQMASK1_2_UNI_DMA_IRQ_DEFAULT      0x00000000

/***************************************************************************
 *PeriphIRQSTATUS1_2 - Periph Interrupt Status Register1_2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: PM_MIPS_READY_FOR_PWRDN_IRQ [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PM_MIPS_READY_FOR_PWRDN_IRQ_MASK 0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PM_MIPS_READY_FOR_PWRDN_IRQ_SHIFT 31
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PM_MIPS_READY_FOR_PWRDN_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: MEMSYS_UB_AEGIS_ARCH_IRQ [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_MEMSYS_UB_AEGIS_ARCH_IRQ_MASK 0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_MEMSYS_UB_AEGIS_ARCH_IRQ_SHIFT 30
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_MEMSYS_UB_AEGIS_ARCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: MEMSYS_UB_AEGIS_WRCH_IRQ [29:29] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_MEMSYS_UB_AEGIS_WRCH_IRQ_MASK 0x20000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_MEMSYS_UB_AEGIS_WRCH_IRQ_SHIFT 29
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_MEMSYS_UB_AEGIS_WRCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: PER_ERR_PORT_IRQ [28:28] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PER_ERR_PORT_IRQ_MASK  0x10000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PER_ERR_PORT_IRQ_SHIFT 28
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PER_ERR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: USBD_DMA_CH_IRQ [27:22] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBD_DMA_CH_IRQ_MASK   0x0fc00000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBD_DMA_CH_IRQ_SHIFT  22
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBD_DMA_CH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: USBD_SYS_IRQ [21:21] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBD_SYS_IRQ_MASK      0x00200000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBD_SYS_IRQ_SHIFT     21
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBD_SYS_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: DECT_IRQ [20:19] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_DECT_IRQ_MASK          0x00180000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_DECT_IRQ_SHIFT         19
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_DECT_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: MEMSYS_IRQ [18:18] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_MEMSYS_IRQ_MASK        0x00040000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_MEMSYS_IRQ_SHIFT       18
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_MEMSYS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: FPM_IRQ [17:17] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_FPM_IRQ_MASK           0x00020000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_FPM_IRQ_SHIFT          17
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_FPM_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: DAVIC_IRQ [16:16] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_DAVIC_IRQ_MASK         0x00010000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_DAVIC_IRQ_SHIFT        16
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_DAVIC_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: APM_IUDMA_IRQ [15:15] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_APM_IUDMA_IRQ_MASK     0x00008000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_APM_IUDMA_IRQ_SHIFT    15
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_APM_IUDMA_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: APM_IRQ [14:14] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_APM_IRQ_MASK           0x00004000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_APM_IRQ_SHIFT          14
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_APM_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: PCIE1_IRQ [13:13] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PCIE1_IRQ_MASK         0x00002000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PCIE1_IRQ_SHIFT        13
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PCIE1_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: PCIE0_IRQ [12:12] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PCIE0_IRQ_MASK         0x00001000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PCIE0_IRQ_SHIFT        12
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_PCIE0_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: USBH_CCS_IRQ [11:11] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_CCS_IRQ_MASK      0x00000800
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_CCS_IRQ_SHIFT     11
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_CCS_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: USBH_DISCON_IRQ [10:10] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_DISCON_IRQ_MASK   0x00000400
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_DISCON_IRQ_SHIFT  10
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_DISCON_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: USBH_EHCI_IRQ [09:09] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_EHCI_IRQ_MASK     0x00000200
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_EHCI_IRQ_SHIFT    9
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_EHCI_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: USBH_OHCI_IRQ [08:08] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_OHCI_IRQ_MASK     0x00000100
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_OHCI_IRQ_SHIFT    8
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_USBH_OHCI_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: UNI1_HFB_WOL_IRQ [07:07] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI1_HFB_WOL_IRQ_MASK  0x00000080
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI1_HFB_WOL_IRQ_SHIFT 7
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI1_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: UNI1_MPD_WOL_IRQ [06:06] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI1_MPD_WOL_IRQ_MASK  0x00000040
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI1_MPD_WOL_IRQ_SHIFT 6
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI1_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: UNI0_HFB_WOL_IRQ [05:05] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI0_HFB_WOL_IRQ_MASK  0x00000020
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI0_HFB_WOL_IRQ_SHIFT 5
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI0_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: UNI0_MPD_WOL_IRQ [04:04] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI0_MPD_WOL_IRQ_MASK  0x00000010
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI0_MPD_WOL_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI0_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: GPHY_IRQ [03:03] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_GPHY_IRQ_MASK          0x00000008
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_GPHY_IRQ_SHIFT         3
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_GPHY_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: UNI0_IRQ [02:02] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI0_IRQ_MASK          0x00000004
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI0_IRQ_SHIFT         2
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI0_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: UNI1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI1_IRQ_MASK          0x00000002
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI1_IRQ_SHIFT         1
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI1_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS1_2 :: UNI_DMA_IRQ [00:00] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI_DMA_IRQ_MASK       0x00000001
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI_DMA_IRQ_SHIFT      0
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS1_2_UNI_DMA_IRQ_DEFAULT    0x00000000

/***************************************************************************
 *PeriphIRQMASK2_2 - Periph Interrupt Mask Register2_2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQMASK2_2 :: PM_MIPS_READY_FOR_PWRDN_IRQ [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PM_MIPS_READY_FOR_PWRDN_IRQ_MASK 0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PM_MIPS_READY_FOR_PWRDN_IRQ_SHIFT 31
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PM_MIPS_READY_FOR_PWRDN_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: MEMSYS_UB_AEGIS_ARCH_IRQ [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_MEMSYS_UB_AEGIS_ARCH_IRQ_MASK 0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_MEMSYS_UB_AEGIS_ARCH_IRQ_SHIFT 30
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_MEMSYS_UB_AEGIS_ARCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: MEMSYS_UB_AEGIS_WRCH_IRQ [29:29] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_MEMSYS_UB_AEGIS_WRCH_IRQ_MASK 0x20000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_MEMSYS_UB_AEGIS_WRCH_IRQ_SHIFT 29
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_MEMSYS_UB_AEGIS_WRCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: PER_ERR_PORT_IRQ [28:28] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PER_ERR_PORT_IRQ_MASK    0x10000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PER_ERR_PORT_IRQ_SHIFT   28
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PER_ERR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: USBD_DMA_CH_IRQ [27:22] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBD_DMA_CH_IRQ_MASK     0x0fc00000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBD_DMA_CH_IRQ_SHIFT    22
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBD_DMA_CH_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: USBD_SYS_IRQ [21:21] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBD_SYS_IRQ_MASK        0x00200000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBD_SYS_IRQ_SHIFT       21
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBD_SYS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: DECT_IRQ [20:19] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_DECT_IRQ_MASK            0x00180000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_DECT_IRQ_SHIFT           19
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_DECT_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: MEMSYS_IRQ [18:18] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_MEMSYS_IRQ_MASK          0x00040000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_MEMSYS_IRQ_SHIFT         18
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_MEMSYS_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: FPM_IRQ [17:17] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_FPM_IRQ_MASK             0x00020000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_FPM_IRQ_SHIFT            17
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_FPM_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: DAVIC_IRQ [16:16] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_DAVIC_IRQ_MASK           0x00010000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_DAVIC_IRQ_SHIFT          16
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_DAVIC_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: APM_IUDMA_IRQ [15:15] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_APM_IUDMA_IRQ_MASK       0x00008000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_APM_IUDMA_IRQ_SHIFT      15
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_APM_IUDMA_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: APM_IRQ [14:14] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_APM_IRQ_MASK             0x00004000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_APM_IRQ_SHIFT            14
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_APM_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: PCIE1_IRQ [13:13] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PCIE1_IRQ_MASK           0x00002000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PCIE1_IRQ_SHIFT          13
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PCIE1_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: PCIE0_IRQ [12:12] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PCIE0_IRQ_MASK           0x00001000
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PCIE0_IRQ_SHIFT          12
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_PCIE0_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: USBH_CCS_IRQ [11:11] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_CCS_IRQ_MASK        0x00000800
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_CCS_IRQ_SHIFT       11
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_CCS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: USBH_DISCON_IRQ [10:10] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_DISCON_IRQ_MASK     0x00000400
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_DISCON_IRQ_SHIFT    10
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_DISCON_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: USBH_EHCI_IRQ [09:09] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_EHCI_IRQ_MASK       0x00000200
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_EHCI_IRQ_SHIFT      9
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_EHCI_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: USBH_OHCI_IRQ [08:08] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_OHCI_IRQ_MASK       0x00000100
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_OHCI_IRQ_SHIFT      8
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_USBH_OHCI_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: UNI1_HFB_WOL_IRQ [07:07] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI1_HFB_WOL_IRQ_MASK    0x00000080
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI1_HFB_WOL_IRQ_SHIFT   7
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI1_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: UNI1_MPD_WOL_IRQ [06:06] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI1_MPD_WOL_IRQ_MASK    0x00000040
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI1_MPD_WOL_IRQ_SHIFT   6
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI1_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: UNI0_HFB_WOL_IRQ [05:05] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI0_HFB_WOL_IRQ_MASK    0x00000020
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI0_HFB_WOL_IRQ_SHIFT   5
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI0_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: UNI0_MPD_WOL_IRQ [04:04] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI0_MPD_WOL_IRQ_MASK    0x00000010
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI0_MPD_WOL_IRQ_SHIFT   4
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI0_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: GPHY_IRQ [03:03] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_GPHY_IRQ_MASK            0x00000008
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_GPHY_IRQ_SHIFT           3
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_GPHY_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: UNI0_IRQ [02:02] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI0_IRQ_MASK            0x00000004
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI0_IRQ_SHIFT           2
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI0_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: UNI1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI1_IRQ_MASK            0x00000002
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI1_IRQ_SHIFT           1
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI1_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK2_2 :: UNI_DMA_IRQ [00:00] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI_DMA_IRQ_MASK         0x00000001
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI_DMA_IRQ_SHIFT        0
#define BCHP_INT_EXT_PER_PeriphIRQMASK2_2_UNI_DMA_IRQ_DEFAULT      0x00000000

/***************************************************************************
 *PeriphIRQSTATUS2_2 - Periph Interrupt Status Register2_2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: PM_MIPS_READY_FOR_PWRDN_IRQ [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PM_MIPS_READY_FOR_PWRDN_IRQ_MASK 0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PM_MIPS_READY_FOR_PWRDN_IRQ_SHIFT 31
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PM_MIPS_READY_FOR_PWRDN_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: MEMSYS_UB_AEGIS_ARCH_IRQ [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_MEMSYS_UB_AEGIS_ARCH_IRQ_MASK 0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_MEMSYS_UB_AEGIS_ARCH_IRQ_SHIFT 30
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_MEMSYS_UB_AEGIS_ARCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: MEMSYS_UB_AEGIS_WRCH_IRQ [29:29] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_MEMSYS_UB_AEGIS_WRCH_IRQ_MASK 0x20000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_MEMSYS_UB_AEGIS_WRCH_IRQ_SHIFT 29
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_MEMSYS_UB_AEGIS_WRCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: PER_ERR_PORT_IRQ [28:28] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PER_ERR_PORT_IRQ_MASK  0x10000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PER_ERR_PORT_IRQ_SHIFT 28
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PER_ERR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: USBD_DMA_CH_IRQ [27:22] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBD_DMA_CH_IRQ_MASK   0x0fc00000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBD_DMA_CH_IRQ_SHIFT  22
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBD_DMA_CH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: USBD_SYS_IRQ [21:21] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBD_SYS_IRQ_MASK      0x00200000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBD_SYS_IRQ_SHIFT     21
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBD_SYS_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: DECT_IRQ [20:19] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_DECT_IRQ_MASK          0x00180000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_DECT_IRQ_SHIFT         19
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_DECT_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: MEMSYS_IRQ [18:18] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_MEMSYS_IRQ_MASK        0x00040000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_MEMSYS_IRQ_SHIFT       18
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_MEMSYS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: FPM_IRQ [17:17] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_FPM_IRQ_MASK           0x00020000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_FPM_IRQ_SHIFT          17
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_FPM_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: DAVIC_IRQ [16:16] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_DAVIC_IRQ_MASK         0x00010000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_DAVIC_IRQ_SHIFT        16
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_DAVIC_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: APM_IUDMA_IRQ [15:15] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_APM_IUDMA_IRQ_MASK     0x00008000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_APM_IUDMA_IRQ_SHIFT    15
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_APM_IUDMA_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: APM_IRQ [14:14] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_APM_IRQ_MASK           0x00004000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_APM_IRQ_SHIFT          14
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_APM_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: PCIE1_IRQ [13:13] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PCIE1_IRQ_MASK         0x00002000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PCIE1_IRQ_SHIFT        13
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PCIE1_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: PCIE0_IRQ [12:12] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PCIE0_IRQ_MASK         0x00001000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PCIE0_IRQ_SHIFT        12
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_PCIE0_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: USBH_CCS_IRQ [11:11] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_CCS_IRQ_MASK      0x00000800
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_CCS_IRQ_SHIFT     11
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_CCS_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: USBH_DISCON_IRQ [10:10] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_DISCON_IRQ_MASK   0x00000400
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_DISCON_IRQ_SHIFT  10
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_DISCON_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: USBH_EHCI_IRQ [09:09] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_EHCI_IRQ_MASK     0x00000200
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_EHCI_IRQ_SHIFT    9
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_EHCI_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: USBH_OHCI_IRQ [08:08] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_OHCI_IRQ_MASK     0x00000100
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_OHCI_IRQ_SHIFT    8
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_USBH_OHCI_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: UNI1_HFB_WOL_IRQ [07:07] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI1_HFB_WOL_IRQ_MASK  0x00000080
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI1_HFB_WOL_IRQ_SHIFT 7
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI1_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: UNI1_MPD_WOL_IRQ [06:06] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI1_MPD_WOL_IRQ_MASK  0x00000040
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI1_MPD_WOL_IRQ_SHIFT 6
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI1_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: UNI0_HFB_WOL_IRQ [05:05] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI0_HFB_WOL_IRQ_MASK  0x00000020
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI0_HFB_WOL_IRQ_SHIFT 5
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI0_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: UNI0_MPD_WOL_IRQ [04:04] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI0_MPD_WOL_IRQ_MASK  0x00000010
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI0_MPD_WOL_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI0_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: GPHY_IRQ [03:03] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_GPHY_IRQ_MASK          0x00000008
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_GPHY_IRQ_SHIFT         3
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_GPHY_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: UNI0_IRQ [02:02] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI0_IRQ_MASK          0x00000004
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI0_IRQ_SHIFT         2
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI0_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: UNI1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI1_IRQ_MASK          0x00000002
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI1_IRQ_SHIFT         1
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI1_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS2_2 :: UNI_DMA_IRQ [00:00] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI_DMA_IRQ_MASK       0x00000001
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI_DMA_IRQ_SHIFT      0
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS2_2_UNI_DMA_IRQ_DEFAULT    0x00000000

/***************************************************************************
 *PeriphIRQMASK3_2 - DOCSIS Interrupt Mask Register3_2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQMASK3_2 :: PM_MIPS_READY_FOR_PWRDN_IRQ [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PM_MIPS_READY_FOR_PWRDN_IRQ_MASK 0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PM_MIPS_READY_FOR_PWRDN_IRQ_SHIFT 31
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PM_MIPS_READY_FOR_PWRDN_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: MEMSYS_UB_AEGIS_ARCH_IRQ [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_MEMSYS_UB_AEGIS_ARCH_IRQ_MASK 0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_MEMSYS_UB_AEGIS_ARCH_IRQ_SHIFT 30
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_MEMSYS_UB_AEGIS_ARCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: MEMSYS_UB_AEGIS_WRCH_IRQ [29:29] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_MEMSYS_UB_AEGIS_WRCH_IRQ_MASK 0x20000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_MEMSYS_UB_AEGIS_WRCH_IRQ_SHIFT 29
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_MEMSYS_UB_AEGIS_WRCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: PER_ERR_PORT_IRQ [28:28] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PER_ERR_PORT_IRQ_MASK    0x10000000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PER_ERR_PORT_IRQ_SHIFT   28
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PER_ERR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: USBD_DMA_CH_IRQ [27:22] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBD_DMA_CH_IRQ_MASK     0x0fc00000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBD_DMA_CH_IRQ_SHIFT    22
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBD_DMA_CH_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: USBD_SYS_IRQ [21:21] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBD_SYS_IRQ_MASK        0x00200000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBD_SYS_IRQ_SHIFT       21
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBD_SYS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: DECT_IRQ [20:19] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_DECT_IRQ_MASK            0x00180000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_DECT_IRQ_SHIFT           19
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_DECT_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: MEMSYS_IRQ [18:18] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_MEMSYS_IRQ_MASK          0x00040000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_MEMSYS_IRQ_SHIFT         18
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_MEMSYS_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: FPM_IRQ [17:17] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_FPM_IRQ_MASK             0x00020000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_FPM_IRQ_SHIFT            17
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_FPM_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: DAVIC_IRQ [16:16] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_DAVIC_IRQ_MASK           0x00010000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_DAVIC_IRQ_SHIFT          16
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_DAVIC_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: APM_IUDMA_IRQ [15:15] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_APM_IUDMA_IRQ_MASK       0x00008000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_APM_IUDMA_IRQ_SHIFT      15
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_APM_IUDMA_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: APM_IRQ [14:14] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_APM_IRQ_MASK             0x00004000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_APM_IRQ_SHIFT            14
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_APM_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: PCIE1_IRQ [13:13] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PCIE1_IRQ_MASK           0x00002000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PCIE1_IRQ_SHIFT          13
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PCIE1_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: PCIE0_IRQ [12:12] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PCIE0_IRQ_MASK           0x00001000
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PCIE0_IRQ_SHIFT          12
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_PCIE0_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: USBH_CCS_IRQ [11:11] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_CCS_IRQ_MASK        0x00000800
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_CCS_IRQ_SHIFT       11
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_CCS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: USBH_DISCON_IRQ [10:10] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_DISCON_IRQ_MASK     0x00000400
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_DISCON_IRQ_SHIFT    10
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_DISCON_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: USBH_EHCI_IRQ [09:09] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_EHCI_IRQ_MASK       0x00000200
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_EHCI_IRQ_SHIFT      9
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_EHCI_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: USBH_OHCI_IRQ [08:08] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_OHCI_IRQ_MASK       0x00000100
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_OHCI_IRQ_SHIFT      8
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_USBH_OHCI_IRQ_DEFAULT    0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: UNI1_HFB_WOL_IRQ [07:07] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI1_HFB_WOL_IRQ_MASK    0x00000080
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI1_HFB_WOL_IRQ_SHIFT   7
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI1_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: UNI1_MPD_WOL_IRQ [06:06] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI1_MPD_WOL_IRQ_MASK    0x00000040
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI1_MPD_WOL_IRQ_SHIFT   6
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI1_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: UNI0_HFB_WOL_IRQ [05:05] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI0_HFB_WOL_IRQ_MASK    0x00000020
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI0_HFB_WOL_IRQ_SHIFT   5
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI0_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: UNI0_MPD_WOL_IRQ [04:04] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI0_MPD_WOL_IRQ_MASK    0x00000010
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI0_MPD_WOL_IRQ_SHIFT   4
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI0_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: GPHY_IRQ [03:03] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_GPHY_IRQ_MASK            0x00000008
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_GPHY_IRQ_SHIFT           3
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_GPHY_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: UNI0_IRQ [02:02] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI0_IRQ_MASK            0x00000004
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI0_IRQ_SHIFT           2
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI0_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: UNI1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI1_IRQ_MASK            0x00000002
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI1_IRQ_SHIFT           1
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI1_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQMASK3_2 :: UNI_DMA_IRQ [00:00] */
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI_DMA_IRQ_MASK         0x00000001
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI_DMA_IRQ_SHIFT        0
#define BCHP_INT_EXT_PER_PeriphIRQMASK3_2_UNI_DMA_IRQ_DEFAULT      0x00000000

/***************************************************************************
 *PeriphIRQSTATUS3_2 - Periph Interrupt Status Register3_2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: PM_MIPS_READY_FOR_PWRDN_IRQ [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PM_MIPS_READY_FOR_PWRDN_IRQ_MASK 0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PM_MIPS_READY_FOR_PWRDN_IRQ_SHIFT 31
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PM_MIPS_READY_FOR_PWRDN_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: MEMSYS_UB_AEGIS_ARCH_IRQ [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_MEMSYS_UB_AEGIS_ARCH_IRQ_MASK 0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_MEMSYS_UB_AEGIS_ARCH_IRQ_SHIFT 30
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_MEMSYS_UB_AEGIS_ARCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: MEMSYS_UB_AEGIS_WRCH_IRQ [29:29] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_MEMSYS_UB_AEGIS_WRCH_IRQ_MASK 0x20000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_MEMSYS_UB_AEGIS_WRCH_IRQ_SHIFT 29
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_MEMSYS_UB_AEGIS_WRCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: PER_ERR_PORT_IRQ [28:28] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PER_ERR_PORT_IRQ_MASK  0x10000000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PER_ERR_PORT_IRQ_SHIFT 28
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PER_ERR_PORT_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: USBD_DMA_CH_IRQ [27:22] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBD_DMA_CH_IRQ_MASK   0x0fc00000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBD_DMA_CH_IRQ_SHIFT  22
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBD_DMA_CH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: USBD_SYS_IRQ [21:21] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBD_SYS_IRQ_MASK      0x00200000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBD_SYS_IRQ_SHIFT     21
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBD_SYS_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: DECT_IRQ [20:19] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_DECT_IRQ_MASK          0x00180000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_DECT_IRQ_SHIFT         19
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_DECT_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: MEMSYS_IRQ [18:18] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_MEMSYS_IRQ_MASK        0x00040000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_MEMSYS_IRQ_SHIFT       18
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_MEMSYS_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: FPM_IRQ [17:17] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_FPM_IRQ_MASK           0x00020000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_FPM_IRQ_SHIFT          17
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_FPM_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: DAVIC_IRQ [16:16] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_DAVIC_IRQ_MASK         0x00010000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_DAVIC_IRQ_SHIFT        16
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_DAVIC_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: APM_IUDMA_IRQ [15:15] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_APM_IUDMA_IRQ_MASK     0x00008000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_APM_IUDMA_IRQ_SHIFT    15
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_APM_IUDMA_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: APM_IRQ [14:14] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_APM_IRQ_MASK           0x00004000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_APM_IRQ_SHIFT          14
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_APM_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: PCIE1_IRQ [13:13] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PCIE1_IRQ_MASK         0x00002000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PCIE1_IRQ_SHIFT        13
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PCIE1_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: PCIE0_IRQ [12:12] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PCIE0_IRQ_MASK         0x00001000
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PCIE0_IRQ_SHIFT        12
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_PCIE0_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: USBH_CCS_IRQ [11:11] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_CCS_IRQ_MASK      0x00000800
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_CCS_IRQ_SHIFT     11
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_CCS_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: USBH_DISCON_IRQ [10:10] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_DISCON_IRQ_MASK   0x00000400
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_DISCON_IRQ_SHIFT  10
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_DISCON_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: USBH_EHCI_IRQ [09:09] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_EHCI_IRQ_MASK     0x00000200
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_EHCI_IRQ_SHIFT    9
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_EHCI_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: USBH_OHCI_IRQ [08:08] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_OHCI_IRQ_MASK     0x00000100
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_OHCI_IRQ_SHIFT    8
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_USBH_OHCI_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: UNI1_HFB_WOL_IRQ [07:07] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI1_HFB_WOL_IRQ_MASK  0x00000080
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI1_HFB_WOL_IRQ_SHIFT 7
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI1_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: UNI1_MPD_WOL_IRQ [06:06] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI1_MPD_WOL_IRQ_MASK  0x00000040
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI1_MPD_WOL_IRQ_SHIFT 6
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI1_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: UNI0_HFB_WOL_IRQ [05:05] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI0_HFB_WOL_IRQ_MASK  0x00000020
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI0_HFB_WOL_IRQ_SHIFT 5
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI0_HFB_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: UNI0_MPD_WOL_IRQ [04:04] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI0_MPD_WOL_IRQ_MASK  0x00000010
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI0_MPD_WOL_IRQ_SHIFT 4
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI0_MPD_WOL_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: GPHY_IRQ [03:03] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_GPHY_IRQ_MASK          0x00000008
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_GPHY_IRQ_SHIFT         3
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_GPHY_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: UNI0_IRQ [02:02] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI0_IRQ_MASK          0x00000004
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI0_IRQ_SHIFT         2
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI0_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: UNI1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI1_IRQ_MASK          0x00000002
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI1_IRQ_SHIFT         1
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI1_IRQ_DEFAULT       0x00000000

/* INT_EXT_PER :: PeriphIRQSTATUS3_2 :: UNI_DMA_IRQ [00:00] */
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI_DMA_IRQ_MASK       0x00000001
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI_DMA_IRQ_SHIFT      0
#define BCHP_INT_EXT_PER_PeriphIRQSTATUS3_2_UNI_DMA_IRQ_DEFAULT    0x00000000

/***************************************************************************
 *PeriphIRQSense2 - Periph Interrupt Sense Register2
 ***************************************************************************/
/* INT_EXT_PER :: PeriphIRQSense2 :: PM_MIPS_READY_FOR_PWRDN_IRQ [31:31] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PM_MIPS_READY_FOR_PWRDN_IRQ_MASK 0x80000000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PM_MIPS_READY_FOR_PWRDN_IRQ_SHIFT 31
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PM_MIPS_READY_FOR_PWRDN_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: MEMSYS_UB_AEGIS_ARCH_IRQ [30:30] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_MEMSYS_UB_AEGIS_ARCH_IRQ_MASK 0x40000000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_MEMSYS_UB_AEGIS_ARCH_IRQ_SHIFT 30
#define BCHP_INT_EXT_PER_PeriphIRQSense2_MEMSYS_UB_AEGIS_ARCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: MEMSYS_UB_AEGIS_WRCH_IRQ [29:29] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_MEMSYS_UB_AEGIS_WRCH_IRQ_MASK 0x20000000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_MEMSYS_UB_AEGIS_WRCH_IRQ_SHIFT 29
#define BCHP_INT_EXT_PER_PeriphIRQSense2_MEMSYS_UB_AEGIS_WRCH_IRQ_DEFAULT 0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: PER_ERR_PORT_IRQ [28:28] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PER_ERR_PORT_IRQ_MASK     0x10000000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PER_ERR_PORT_IRQ_SHIFT    28
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PER_ERR_PORT_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: USBD_DMA_CH_IRQ [27:22] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBD_DMA_CH_IRQ_MASK      0x0fc00000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBD_DMA_CH_IRQ_SHIFT     22
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBD_DMA_CH_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: USBD_SYS_IRQ [21:21] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBD_SYS_IRQ_MASK         0x00200000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBD_SYS_IRQ_SHIFT        21
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBD_SYS_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: DECT_IRQ [20:19] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_DECT_IRQ_MASK             0x00180000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_DECT_IRQ_SHIFT            19
#define BCHP_INT_EXT_PER_PeriphIRQSense2_DECT_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: MEMSYS_IRQ [18:18] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_MEMSYS_IRQ_MASK           0x00040000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_MEMSYS_IRQ_SHIFT          18
#define BCHP_INT_EXT_PER_PeriphIRQSense2_MEMSYS_IRQ_DEFAULT        0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: FPM_IRQ [17:17] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_FPM_IRQ_MASK              0x00020000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_FPM_IRQ_SHIFT             17
#define BCHP_INT_EXT_PER_PeriphIRQSense2_FPM_IRQ_DEFAULT           0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: DAVIC_IRQ [16:16] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_DAVIC_IRQ_MASK            0x00010000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_DAVIC_IRQ_SHIFT           16
#define BCHP_INT_EXT_PER_PeriphIRQSense2_DAVIC_IRQ_DEFAULT         0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: APM_IUDMA_IRQ [15:15] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_APM_IUDMA_IRQ_MASK        0x00008000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_APM_IUDMA_IRQ_SHIFT       15
#define BCHP_INT_EXT_PER_PeriphIRQSense2_APM_IUDMA_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: APM_IRQ [14:14] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_APM_IRQ_MASK              0x00004000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_APM_IRQ_SHIFT             14
#define BCHP_INT_EXT_PER_PeriphIRQSense2_APM_IRQ_DEFAULT           0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: PCIE1_IRQ [13:13] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PCIE1_IRQ_MASK            0x00002000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PCIE1_IRQ_SHIFT           13
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PCIE1_IRQ_DEFAULT         0x00000001

/* INT_EXT_PER :: PeriphIRQSense2 :: PCIE0_IRQ [12:12] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PCIE0_IRQ_MASK            0x00001000
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PCIE0_IRQ_SHIFT           12
#define BCHP_INT_EXT_PER_PeriphIRQSense2_PCIE0_IRQ_DEFAULT         0x00000001

/* INT_EXT_PER :: PeriphIRQSense2 :: USBH_CCS_IRQ [11:11] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_CCS_IRQ_MASK         0x00000800
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_CCS_IRQ_SHIFT        11
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_CCS_IRQ_DEFAULT      0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: USBH_DISCON_IRQ [10:10] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_DISCON_IRQ_MASK      0x00000400
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_DISCON_IRQ_SHIFT     10
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_DISCON_IRQ_DEFAULT   0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: USBH_EHCI_IRQ [09:09] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_EHCI_IRQ_MASK        0x00000200
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_EHCI_IRQ_SHIFT       9
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_EHCI_IRQ_DEFAULT     0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: USBH_OHCI_IRQ [08:08] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_OHCI_IRQ_MASK        0x00000100
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_OHCI_IRQ_SHIFT       8
#define BCHP_INT_EXT_PER_PeriphIRQSense2_USBH_OHCI_IRQ_DEFAULT     0x00000001

/* INT_EXT_PER :: PeriphIRQSense2 :: UNI1_HFB_WOL_IRQ [07:07] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI1_HFB_WOL_IRQ_MASK     0x00000080
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI1_HFB_WOL_IRQ_SHIFT    7
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI1_HFB_WOL_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: UNI1_MPD_WOL_IRQ [06:06] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI1_MPD_WOL_IRQ_MASK     0x00000040
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI1_MPD_WOL_IRQ_SHIFT    6
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI1_MPD_WOL_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: UNI0_HFB_WOL_IRQ [05:05] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI0_HFB_WOL_IRQ_MASK     0x00000020
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI0_HFB_WOL_IRQ_SHIFT    5
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI0_HFB_WOL_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: UNI0_MPD_WOL_IRQ [04:04] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI0_MPD_WOL_IRQ_MASK     0x00000010
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI0_MPD_WOL_IRQ_SHIFT    4
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI0_MPD_WOL_IRQ_DEFAULT  0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: GPHY_IRQ [03:03] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_GPHY_IRQ_MASK             0x00000008
#define BCHP_INT_EXT_PER_PeriphIRQSense2_GPHY_IRQ_SHIFT            3
#define BCHP_INT_EXT_PER_PeriphIRQSense2_GPHY_IRQ_DEFAULT          0x00000001

/* INT_EXT_PER :: PeriphIRQSense2 :: UNI0_IRQ [02:02] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI0_IRQ_MASK             0x00000004
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI0_IRQ_SHIFT            2
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI0_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: UNI1_IRQ [01:01] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI1_IRQ_MASK             0x00000002
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI1_IRQ_SHIFT            1
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI1_IRQ_DEFAULT          0x00000000

/* INT_EXT_PER :: PeriphIRQSense2 :: UNI_DMA_IRQ [00:00] */
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI_DMA_IRQ_MASK          0x00000001
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI_DMA_IRQ_SHIFT         0
#define BCHP_INT_EXT_PER_PeriphIRQSense2_UNI_DMA_IRQ_DEFAULT       0x00000000

#endif /* #ifndef BCHP_INT_EXT_PER_H__ */

/* End of File */
