<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>STM32F4 Pedometer: RCC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F4 Pedometer
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">A pedometer library for the STM32F4 Discovery board by ST Microelectronics.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_r_c_c___type_def-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RCC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Reset and Clock Control.  
 <a href="struct_r_c_c___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f10x_8h_source.html">stm32f10x.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:abcb9ff48b9afb990283fefad0554b5b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">CR</a></td></tr>
<tr class="separator:abcb9ff48b9afb990283fefad0554b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0721b1b729c313211126709559fad371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">CFGR</a></td></tr>
<tr class="separator:a0721b1b729c313211126709559fad371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeadf3a69dd5795db4638f71938704ff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">CIR</a></td></tr>
<tr class="separator:aeadf3a69dd5795db4638f71938704ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4491ab20a44b70bf7abd247791676a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">APB2RSTR</a></td></tr>
<tr class="separator:a4491ab20a44b70bf7abd247791676a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600f4d6d592f43edb2fc653c5cba023a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a600f4d6d592f43edb2fc653c5cba023a">APB1RSTR</a></td></tr>
<tr class="separator:a600f4d6d592f43edb2fc653c5cba023a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaebc9204bbc1708356435a5a01e70eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#abaebc9204bbc1708356435a5a01e70eb">AHBENR</a></td></tr>
<tr class="separator:abaebc9204bbc1708356435a5a01e70eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619b4c22f630a269dfd0c331f90f6868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">APB2ENR</a></td></tr>
<tr class="separator:a619b4c22f630a269dfd0c331f90f6868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7622ba90341c9faf843d9ee54a759f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aec7622ba90341c9faf843d9ee54a759f">APB1ENR</a></td></tr>
<tr class="separator:aec7622ba90341c9faf843d9ee54a759f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05be375db50e8c9dd24fb3bcf42d7cf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a05be375db50e8c9dd24fb3bcf42d7cf1">BDCR</a></td></tr>
<tr class="separator:a05be375db50e8c9dd24fb3bcf42d7cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e913b8bf59d4351e1f3d19387bd05b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">CSR</a></td></tr>
<tr class="separator:a7e913b8bf59d4351e1f3d19387bd05b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7ccb4e23cb05a574f243f6278b7b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2a7ccb4e23cb05a574f243f6278b7b26">PLLCFGR</a></td></tr>
<tr class="separator:a2a7ccb4e23cb05a574f243f6278b7b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6abf71a348744aa3f2b7e8b214c1ca4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad6abf71a348744aa3f2b7e8b214c1ca4">AHB1RSTR</a></td></tr>
<tr class="separator:ad6abf71a348744aa3f2b7e8b214c1ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343e0230ded55920ff2a04fbde0e5bcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a343e0230ded55920ff2a04fbde0e5bcd">AHB2RSTR</a></td></tr>
<tr class="separator:a343e0230ded55920ff2a04fbde0e5bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a90d838fbd0b8515f03e4a1be6374f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a39a90d838fbd0b8515f03e4a1be6374f">AHB3RSTR</a></td></tr>
<tr class="separator:a39a90d838fbd0b8515f03e4a1be6374f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646631532167f3386763a2d10a881a04"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a646631532167f3386763a2d10a881a04">RESERVED0</a></td></tr>
<tr class="separator:a646631532167f3386763a2d10a881a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fc98b9a09130bf1922feb019bba6f3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab9fc98b9a09130bf1922feb019bba6f3">RESERVED1</a> [2]</td></tr>
<tr class="separator:ab9fc98b9a09130bf1922feb019bba6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58a7ad868f07f8759eac3e31b6fa79e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af58a7ad868f07f8759eac3e31b6fa79e">AHB1ENR</a></td></tr>
<tr class="separator:af58a7ad868f07f8759eac3e31b6fa79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af326cb98c318fc08894a8dd79c2c675f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af326cb98c318fc08894a8dd79c2c675f">AHB2ENR</a></td></tr>
<tr class="separator:af326cb98c318fc08894a8dd79c2c675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ea7be562b42e2ae1a84db44121195d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad4ea7be562b42e2ae1a84db44121195d">AHB3ENR</a></td></tr>
<tr class="separator:ad4ea7be562b42e2ae1a84db44121195d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94cb7e7b923ebacab99c967d0f808235"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a94cb7e7b923ebacab99c967d0f808235">RESERVED2</a></td></tr>
<tr class="separator:a94cb7e7b923ebacab99c967d0f808235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2ab1ff9369e5b9a037555f7b899a44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a3e2ab1ff9369e5b9a037555f7b899a44">RESERVED3</a> [2]</td></tr>
<tr class="separator:a3e2ab1ff9369e5b9a037555f7b899a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d6c21f02196b7f59bcc30c1061dd87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a89d6c21f02196b7f59bcc30c1061dd87">AHB1LPENR</a></td></tr>
<tr class="separator:a89d6c21f02196b7f59bcc30c1061dd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de344446cba3f4dd15c56fbe20eb0dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a1de344446cba3f4dd15c56fbe20eb0dd">AHB2LPENR</a></td></tr>
<tr class="separator:a1de344446cba3f4dd15c56fbe20eb0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95edda857c3725bfb410d3a4707edfd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a95edda857c3725bfb410d3a4707edfd8">AHB3LPENR</a></td></tr>
<tr class="separator:a95edda857c3725bfb410d3a4707edfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f009e4bd1777ac1b86ca27e23361a0e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0f009e4bd1777ac1b86ca27e23361a0e">RESERVED4</a></td></tr>
<tr class="separator:a0f009e4bd1777ac1b86ca27e23361a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8e710c40b642dcbf296201a7ecb2da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a5c8e710c40b642dcbf296201a7ecb2da">APB1LPENR</a></td></tr>
<tr class="separator:a5c8e710c40b642dcbf296201a7ecb2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e46c65220f00a6858a5b35b74a37b51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7e46c65220f00a6858a5b35b74a37b51">APB2LPENR</a></td></tr>
<tr class="separator:a7e46c65220f00a6858a5b35b74a37b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23df86f2945cf835b75e68692cb3824a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a23df86f2945cf835b75e68692cb3824a">RESERVED5</a> [2]</td></tr>
<tr class="separator:a23df86f2945cf835b75e68692cb3824a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994d41086ec8435d0dccf055e410b141"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a994d41086ec8435d0dccf055e410b141">RESERVED6</a> [2]</td></tr>
<tr class="separator:a994d41086ec8435d0dccf055e410b141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52270ad1423c68cd536f62657bb669f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a52270ad1423c68cd536f62657bb669f5">SSCGR</a></td></tr>
<tr class="separator:a52270ad1423c68cd536f62657bb669f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3beb02dccd9131d6ce55bb29c5fa69f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac3beb02dccd9131d6ce55bb29c5fa69f">PLLI2SCFGR</a></td></tr>
<tr class="separator:ac3beb02dccd9131d6ce55bb29c5fa69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa77c68f2409fff241e949f3d6129b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a5aa77c68f2409fff241e949f3d6129b5">ICSCR</a></td></tr>
<tr class="separator:a5aa77c68f2409fff241e949f3d6129b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a098b026c5e85770e7a7f05a35d49c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a46a098b026c5e85770e7a7f05a35d49c">AHBRSTR</a></td></tr>
<tr class="separator:a46a098b026c5e85770e7a7f05a35d49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a89bd730b7710a0e24d068cb6e4c90f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a5a89bd730b7710a0e24d068cb6e4c90f">AHBLPENR</a></td></tr>
<tr class="separator:a5a89bd730b7710a0e24d068cb6e4c90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Reset and Clock Control. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="af58a7ad868f07f8759eac3e31b6fa79e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock register, Address offset: 0x30 </p>

</div>
</div>
<a class="anchor" id="a89d6c21f02196b7f59bcc30c1061dd87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 </p>

</div>
</div>
<a class="anchor" id="ad6abf71a348744aa3f2b7e8b214c1ca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral reset register, Address offset: 0x10 </p>

</div>
</div>
<a class="anchor" id="af326cb98c318fc08894a8dd79c2c675f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock register, Address offset: 0x34 </p>

</div>
</div>
<a class="anchor" id="a1de344446cba3f4dd15c56fbe20eb0dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 </p>

</div>
</div>
<a class="anchor" id="a343e0230ded55920ff2a04fbde0e5bcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral reset register, Address offset: 0x14 </p>

</div>
</div>
<a class="anchor" id="ad4ea7be562b42e2ae1a84db44121195d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clock register, Address offset: 0x38 </p>

</div>
</div>
<a class="anchor" id="a95edda857c3725bfb410d3a4707edfd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 </p>

</div>
</div>
<a class="anchor" id="a39a90d838fbd0b8515f03e4a1be6374f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral reset register, Address offset: 0x18 </p>

</div>
</div>
<a class="anchor" id="abaebc9204bbc1708356435a5a01e70eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHBENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral clock enable register, Address offset: 0x1C </p>

</div>
</div>
<a class="anchor" id="a5a89bd730b7710a0e24d068cb6e4c90f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHBLPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral clock enable in low power mode register, Address offset: 0x28 </p>

</div>
</div>
<a class="anchor" id="a46a098b026c5e85770e7a7f05a35d49c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHBRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral reset register, Address offset: 0x10 </p>

</div>
</div>
<a class="anchor" id="aec7622ba90341c9faf843d9ee54a759f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable register, Address offset: 0x40</p>
<p>RCC APB1 peripheral clock enable register, Address offset: 0x24 </p>

</div>
</div>
<a class="anchor" id="a5c8e710c40b642dcbf296201a7ecb2da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60</p>
<p>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x30 </p>

</div>
</div>
<a class="anchor" id="a600f4d6d592f43edb2fc653c5cba023a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register, Address offset: 0x20</p>
<p>RCC APB1 peripheral reset register, Address offset: 0x18 </p>

</div>
</div>
<a class="anchor" id="a619b4c22f630a269dfd0c331f90f6868"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable register, Address offset: 0x44</p>
<p>RCC APB2 peripheral clock enable register, Address offset: 0x20 </p>

</div>
</div>
<a class="anchor" id="a7e46c65220f00a6858a5b35b74a37b51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64</p>
<p>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x2C </p>

</div>
</div>
<a class="anchor" id="a4491ab20a44b70bf7abd247791676a59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x24</p>
<p>RCC APB2 peripheral reset register, Address offset: 0x14 </p>

</div>
</div>
<a class="anchor" id="a05be375db50e8c9dd24fb3bcf42d7cf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Backup domain control register, Address offset: 0x70 </p>

</div>
</div>
<a class="anchor" id="a0721b1b729c313211126709559fad371"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register, Address offset: 0x08</p>
<p>RCC Clock configuration register, Address offset: 0x08 </p>

</div>
</div>
<a class="anchor" id="aeadf3a69dd5795db4638f71938704ff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock interrupt register, Address offset: 0x0C</p>
<p>RCC Clock interrupt register, Address offset: 0x0C </p>

</div>
</div>
<a class="anchor" id="abcb9ff48b9afb990283fefad0554b5b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 </p>

</div>
</div>
<a class="anchor" id="a7e913b8bf59d4351e1f3d19387bd05b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control &amp; status register, Address offset: 0x74</p>
<p>RCC Control/status register, Address offset: 0x34 </p>

</div>
</div>
<a class="anchor" id="a5aa77c68f2409fff241e949f3d6129b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::ICSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Internal clock sources calibration register, Address offset: 0x04 </p>

</div>
</div>
<a class="anchor" id="a2a7ccb4e23cb05a574f243f6278b7b26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL configuration register, Address offset: 0x04 </p>

</div>
</div>
<a class="anchor" id="ac3beb02dccd9131d6ce55bb29c5fa69f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLLI2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLI2S configuration register, Address offset: 0x84 </p>

</div>
</div>
<a class="anchor" id="a646631532167f3386763a2d10a881a04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C </p>

</div>
</div>
<a class="anchor" id="ab9fc98b9a09130bf1922feb019bba6f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28-0x2C </p>

</div>
</div>
<a class="anchor" id="a94cb7e7b923ebacab99c967d0f808235"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x3C </p>

</div>
</div>
<a class="anchor" id="a3e2ab1ff9369e5b9a037555f7b899a44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x48-0x4C </p>

</div>
</div>
<a class="anchor" id="a0f009e4bd1777ac1b86ca27e23361a0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x5C </p>

</div>
</div>
<a class="anchor" id="a23df86f2945cf835b75e68692cb3824a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x68-0x6C </p>

</div>
</div>
<a class="anchor" id="a994d41086ec8435d0dccf055e410b141"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x78-0x7C </p>

</div>
</div>
<a class="anchor" id="a52270ad1423c68cd536f62657bb669f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::SSCGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC spread spectrum clock generation register, Address offset: 0x80 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>miosix/arch/cortexM3_stm32/common/CMSIS/<a class="el" href="stm32f10x_8h_source.html">stm32f10x.h</a></li>
<li>miosix/arch/cortexM3_stm32f2/common/CMSIS/<a class="el" href="stm32f2xx_8h_source.html">stm32f2xx.h</a></li>
<li>miosix/arch/cortexM3_stm32l1/common/CMSIS/<a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a></li>
<li>miosix/arch/cortexM4_stm32f4/common/CMSIS/<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Mar 31 2014 12:53:06 for STM32F4 Pedometer by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
