{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711396547114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711396547115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 16:55:46 2024 " "Processing started: Mon Mar 25 16:55:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711396547115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396547115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Estudo_FF -c ff_D " "Command: quartus_map --read_settings_files=on --write_settings_files=off Estudo_FF -c ff_D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396547115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711396547277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711396547278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_D.vhd 7 1 " "Found 7 design units, including 1 entities, in source file ff_D.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_D-ifsc_v1 " "Found design unit 1: ff_D-ifsc_v1" {  } { { "ff_D.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/ff_D.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554502 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ff_D-ifsc_v2 " "Found design unit 2: ff_D-ifsc_v2" {  } { { "ff_D.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/ff_D.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554502 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ff_D-ifsc_v3 " "Found design unit 3: ff_D-ifsc_v3" {  } { { "ff_D.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/ff_D.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554502 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ff_D-ifsc_v4 " "Found design unit 4: ff_D-ifsc_v4" {  } { { "ff_D.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/ff_D.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554502 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ff_D-ifsc_v5 " "Found design unit 5: ff_D-ifsc_v5" {  } { { "ff_D.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/ff_D.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554502 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cfg_ifsc3 " "Found design unit 6: cfg_ifsc3" {  } { { "ff_D.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/ff_D.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554502 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_D " "Found entity 1: ff_D" {  } { { "ff_D.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/ff_D.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396554502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-ifsc_v1 " "Found design unit 1: shift_reg-ifsc_v1" {  } { { "shift_reg.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/shift_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554503 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_ifsc2 " "Found design unit 2: cfg_ifsc2" {  } { { "shift_reg.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/shift_reg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554503 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396554503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_0_N.vhd 3 1 " "Found 3 design units, including 1 entities, in source file conta_0_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_0_N-ifsc_v1 " "Found design unit 1: conta_0_N-ifsc_v1" {  } { { "conta_0_N.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/conta_0_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554504 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_ifsc " "Found design unit 2: cfg_ifsc" {  } { { "conta_0_N.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/conta_0_N.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554504 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_0_N " "Found entity 1: conta_0_N" {  } { { "conta_0_N.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/conta_0_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396554504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396554504 ""}
{ "Error" "EVRFX_VHDL_CHAR_NOT_IN_TYPE" "'0' std_logic_vector ff_D.vhd(19) " "VHDL error at ff_D.vhd(19): character ''0'' used but not declared for type \"std_logic_vector\"" {  } { { "ff_D.vhd" "" { Text "/home/luiza.k12/eld2/aula_08/ff_D.vhd" 19 0 0 } }  } 0 10316 "VHDL error at %3!s!: character '%1!s!' used but not declared for type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711396554505 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711396554592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 25 16:55:54 2024 " "Processing ended: Mon Mar 25 16:55:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711396554592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711396554592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711396554592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396554592 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396554724 ""}
