0.6
2018.3
Dec  7 2018
00:33:28
D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/synth/func/xsim/testbench_func_synth.v,1638619266,verilog,,D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v,,glbl;led_display_ctrl,,,,,,,,
D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v,1638605004,verilog,,,,testbench,,,,,,,,
