#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002858df0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale 0 0;
v00000000028da040_0 .var "clock", 0 0;
v00000000028d9500_0 .var/i "i", 31 0;
v00000000028dae00_0 .var/i "j", 31 0;
S_0000000002858f70 .scope module, "cpu" "CPU" 2 9, 3 7 0, S_0000000002858df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
v00000000028d9960_0 .net "ALU_data", 15 0, v00000000028bcab0_0;  1 drivers
v00000000028dafe0_0 .var "chip_enable", 0 0;
v00000000028d9fa0_0 .net "clock", 0 0, v00000000028da040_0;  1 drivers
v00000000028d9be0_0 .var "current_state", 1 0;
v00000000028d9000_0 .net "dest", 2 0, L_00000000028d9a00;  1 drivers
v00000000028da9a0_0 .var "execute", 0 0;
v00000000028daea0_0 .net "flags", 3 0, v00000000028bd690_0;  1 drivers
v00000000028d9d20_0 .net "inst", 15 0, v00000000028d6bc0_0;  1 drivers
v00000000028da4a0_0 .var "next_state", 1 0;
v00000000028d9c80_0 .net "opcode", 3 0, L_00000000028d9820;  1 drivers
v00000000028dacc0_0 .var "pc", 2 0;
v00000000028d9460_0 .var "rw", 0 0;
v00000000028daf40_0 .var "rw_RAM", 0 0;
v00000000028d9dc0_0 .net "select1", 2 0, L_00000000028d8ba0;  1 drivers
v00000000028daae0_0 .net "select2", 3 0, L_00000000028d8f60;  1 drivers
v00000000028d98c0_0 .net "source1", 15 0, v00000000028d7ac0_0;  1 drivers
v00000000028d9aa0_0 .net "source2", 15 0, v00000000028d8600_0;  1 drivers
E_0000000002819310 .event posedge, v00000000028d9fa0_0;
E_0000000002818cd0 .event edge, v00000000028d9be0_0;
L_00000000028d9b40 .part L_00000000028d8f60, 1, 3;
S_00000000011be270 .scope module, "alu" "main" 3 91, 4 9 0, S_0000000002858f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "r1"
    .port_info 1 /INPUT 16 "r2"
    .port_info 2 /INPUT 16 "r3"
    .port_info 3 /INPUT 4 "opcode"
    .port_info 4 /INPUT 4 "shift_bits"
    .port_info 5 /OUTPUT 4 "flags"
    .port_info 6 /INPUT 1 "execute"
P_0000000002819710 .param/l "len" 0 4 10, +C4<00000000000000000000000000010000>;
v00000000028d73e0_0 .net "add_out", 15 0, L_00000000028dbe40;  1 drivers
v00000000028d6e40_0 .net "and_out", 15 0, L_0000000002939fb0;  1 drivers
v00000000028d7840_0 .net "execute", 0 0, v00000000028da9a0_0;  1 drivers
v00000000028d6440_0 .net "f_add_out", 3 0, L_00000000028dbc60;  1 drivers
v00000000028d6120_0 .net "f_and_out", 3 0, L_000000000293e730;  1 drivers
v00000000028d7ca0_0 .net "f_ls_out", 3 0, L_000000000293da10;  1 drivers
v00000000028d7160_0 .net "f_mult_out", 3 0, L_0000000002943cd0;  1 drivers
v00000000028d61c0_0 .net "f_or_out", 3 0, L_0000000002943eb0;  1 drivers
v00000000028d7e80_0 .net "f_rr_out", 3 0, L_000000000293c4d0;  1 drivers
v00000000028d6da0_0 .net "f_rs_out", 3 0, L_000000000293db50;  1 drivers
RS_000000000285f188 .resolv tri, L_0000000002943410, L_00000000029439b0;
v00000000028d7f20_0 .net8 "f_sub_out", 3 0, RS_000000000285f188;  2 drivers
v00000000028d84c0_0 .net "f_xor_out", 3 0, L_000000000293c930;  1 drivers
v00000000028d63a0_0 .net "flags", 3 0, v00000000028bd690_0;  alias, 1 drivers
v00000000028d6760_0 .net "ls_out", 15 0, L_000000000293d8d0;  1 drivers
v00000000028d8100_0 .net "mult_out", 15 0, L_0000000002943ff0;  1 drivers
v00000000028d6620_0 .net "opcode", 3 0, L_00000000028d9820;  alias, 1 drivers
v00000000028d8380_0 .net "or_out", 15 0, L_0000000002939a00;  1 drivers
v00000000028d6800_0 .net "r1", 15 0, v00000000028bcab0_0;  alias, 1 drivers
v00000000028d7d40_0 .net "r2", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028d6f80_0 .net "r3", 15 0, v00000000028d8600_0;  alias, 1 drivers
v00000000028d68a0_0 .net "rr_out", 15 0, L_000000000293d150;  1 drivers
v00000000028d6940_0 .net "rs_out", 15 0, L_000000000293cb10;  1 drivers
v00000000028d81a0_0 .net "shift_bits", 3 0, L_00000000028d8f60;  alias, 1 drivers
v00000000028d8240_0 .net "sub_out", 15 0, L_00000000029419d0;  1 drivers
v00000000028d69e0_0 .net "xor_out", 15 0, L_000000000293a020;  1 drivers
S_00000000011be3f0 .scope module, "add" "nbit_adder" 4 25, 5 1 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028195d0 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_00000000028e9b80 .functor XOR 1, L_00000000028db940, L_00000000028db8a0, C4<0>, C4<0>;
L_00000000028ec118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b4a60_0 .net/2s *"_s116", 0 0, L_00000000028ec118;  1 drivers
v00000000028b5280_0 .net *"_s121", 0 0, L_00000000028db760;  1 drivers
v00000000028b50a0_0 .net *"_s125", 0 0, L_00000000028db940;  1 drivers
v00000000028b5aa0_0 .net *"_s127", 0 0, L_00000000028db8a0;  1 drivers
v00000000028b55a0_0 .net *"_s128", 0 0, L_00000000028e9b80;  1 drivers
v00000000028b5b40_0 .net *"_s132", 31 0, L_00000000028db260;  1 drivers
v00000000028b5140_0 .net *"_s135", 0 0, L_00000000028dcd40;  1 drivers
v00000000028b4ce0_0 .net *"_s140", 0 0, L_00000000028db580;  1 drivers
v00000000028b5320_0 .net "carry", 16 0, L_00000000028dd420;  1 drivers
v00000000028b4ba0_0 .net "f", 3 0, L_00000000028dbc60;  alias, 1 drivers
v00000000028b4880_0 .net "in1", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028b5640_0 .net "in2", 15 0, v00000000028d8600_0;  alias, 1 drivers
v00000000028b53c0_0 .net "return1", 15 0, L_00000000028dbe40;  alias, 1 drivers
L_00000000028d9280 .part v00000000028d7ac0_0, 0, 1;
L_00000000028d9e60 .part v00000000028d8600_0, 0, 1;
L_00000000028d9140 .part L_00000000028dd420, 0, 1;
L_00000000028da900 .part v00000000028d7ac0_0, 1, 1;
L_00000000028d8e20 .part v00000000028d8600_0, 1, 1;
L_00000000028d8b00 .part L_00000000028dd420, 1, 1;
L_00000000028d96e0 .part v00000000028d7ac0_0, 2, 1;
L_00000000028d93c0 .part v00000000028d8600_0, 2, 1;
L_00000000028d9780 .part L_00000000028dd420, 2, 1;
L_00000000028d9f00 .part v00000000028d7ac0_0, 3, 1;
L_00000000028da0e0 .part v00000000028d8600_0, 3, 1;
L_00000000028da540 .part L_00000000028dd420, 3, 1;
L_00000000028da180 .part v00000000028d7ac0_0, 4, 1;
L_00000000028db080 .part v00000000028d8600_0, 4, 1;
L_00000000028da220 .part L_00000000028dd420, 4, 1;
L_00000000028da2c0 .part v00000000028d7ac0_0, 5, 1;
L_00000000028d8c40 .part v00000000028d8600_0, 5, 1;
L_00000000028da7c0 .part L_00000000028dd420, 5, 1;
L_00000000028d8d80 .part v00000000028d7ac0_0, 6, 1;
L_00000000028da360 .part v00000000028d8600_0, 6, 1;
L_00000000028da5e0 .part L_00000000028dd420, 6, 1;
L_00000000028da680 .part v00000000028d7ac0_0, 7, 1;
L_00000000028daa40 .part v00000000028d8600_0, 7, 1;
L_00000000028dab80 .part L_00000000028dd420, 7, 1;
L_00000000028dac20 .part v00000000028d7ac0_0, 8, 1;
L_00000000028dad60 .part v00000000028d8600_0, 8, 1;
L_00000000028d8920 .part L_00000000028dd420, 8, 1;
L_00000000028d8ec0 .part v00000000028d7ac0_0, 9, 1;
L_00000000028d8a60 .part v00000000028d8600_0, 9, 1;
L_00000000028d89c0 .part L_00000000028dd420, 9, 1;
L_00000000028d90a0 .part v00000000028d7ac0_0, 10, 1;
L_00000000028dd600 .part v00000000028d8600_0, 10, 1;
L_00000000028dbd00 .part L_00000000028dd420, 10, 1;
L_00000000028dd740 .part v00000000028d7ac0_0, 11, 1;
L_00000000028db620 .part v00000000028d8600_0, 11, 1;
L_00000000028dcde0 .part L_00000000028dd420, 11, 1;
L_00000000028dd380 .part v00000000028d7ac0_0, 12, 1;
L_00000000028dc840 .part v00000000028d8600_0, 12, 1;
L_00000000028dd100 .part L_00000000028dd420, 12, 1;
L_00000000028db9e0 .part v00000000028d7ac0_0, 13, 1;
L_00000000028db4e0 .part v00000000028d8600_0, 13, 1;
L_00000000028dc980 .part L_00000000028dd420, 13, 1;
L_00000000028dbda0 .part v00000000028d7ac0_0, 14, 1;
L_00000000028dc7a0 .part v00000000028d8600_0, 14, 1;
L_00000000028db800 .part L_00000000028dd420, 14, 1;
L_00000000028dc8e0 .part v00000000028d7ac0_0, 15, 1;
L_00000000028dc3e0 .part v00000000028d8600_0, 15, 1;
L_00000000028dba80 .part L_00000000028dd420, 15, 1;
LS_00000000028dbe40_0_0 .concat8 [ 1 1 1 1], L_0000000002850be0, L_0000000002850a90, L_00000000028510b0, L_0000000002851c10;
LS_00000000028dbe40_0_4 .concat8 [ 1 1 1 1], L_00000000028521c0, L_0000000002850f60, L_0000000002851190, L_0000000002851f20;
LS_00000000028dbe40_0_8 .concat8 [ 1 1 1 1], L_0000000002852540, L_000000000086da70, L_00000000028e8d80, L_00000000028e9cd0;
LS_00000000028dbe40_0_12 .concat8 [ 1 1 1 1], L_00000000028e9720, L_00000000028e9790, L_00000000028e9480, L_00000000028e9aa0;
L_00000000028dbe40 .concat8 [ 4 4 4 4], LS_00000000028dbe40_0_0, LS_00000000028dbe40_0_4, LS_00000000028dbe40_0_8, LS_00000000028dbe40_0_12;
LS_00000000028dd420_0_0 .concat8 [ 1 1 1 1], L_00000000028ec118, L_00000000028519e0, L_0000000002851b30, L_0000000002851820;
LS_00000000028dd420_0_4 .concat8 [ 1 1 1 1], L_0000000002851c80, L_0000000002851200, L_0000000002851120, L_00000000028515f0;
LS_00000000028dd420_0_8 .concat8 [ 1 1 1 1], L_0000000002852620, L_000000000086d760, L_00000000028e8b50, L_00000000028e8ca0;
LS_00000000028dd420_0_12 .concat8 [ 1 1 1 1], L_00000000028e8f40, L_00000000028e9330, L_00000000028e8fb0, L_00000000028e95d0;
LS_00000000028dd420_0_16 .concat8 [ 1 0 0 0], L_00000000028e9560;
LS_00000000028dd420_1_0 .concat8 [ 4 4 4 4], LS_00000000028dd420_0_0, LS_00000000028dd420_0_4, LS_00000000028dd420_0_8, LS_00000000028dd420_0_12;
LS_00000000028dd420_1_4 .concat8 [ 1 0 0 0], LS_00000000028dd420_0_16;
L_00000000028dd420 .concat8 [ 16 1 0 0], LS_00000000028dd420_1_0, LS_00000000028dd420_1_4;
L_00000000028db760 .part L_00000000028dd420, 16, 1;
L_00000000028db940 .part L_00000000028dd420, 16, 1;
L_00000000028db8a0 .part L_00000000028dd420, 15, 1;
L_00000000028db260 .concat [ 16 16 0 0], v00000000028d8600_0, v00000000028d7ac0_0;
L_00000000028dcd40 .reduce/nor L_00000000028db260;
L_00000000028dbc60 .concat8 [ 1 1 1 1], L_00000000028db580, L_00000000028db760, L_00000000028dcd40, L_00000000028e9b80;
L_00000000028db580 .part L_00000000028dbe40, 15, 1;
S_000000000086cf20 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_00000000028199d0 .param/l "i" 0 5 15, +C4<00>;
S_000000000086d0a0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_000000000086cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002850940 .functor XOR 1, L_00000000028d9280, L_00000000028d9e60, C4<0>, C4<0>;
L_0000000002850be0 .functor XOR 1, L_0000000002850940, L_00000000028d9140, C4<0>, C4<0>;
L_00000000028517b0 .functor AND 1, L_00000000028d9280, L_00000000028d9e60, C4<1>, C4<1>;
L_0000000002850cc0 .functor AND 1, L_00000000028d9280, L_00000000028d9140, C4<1>, C4<1>;
L_0000000002850d30 .functor OR 1, L_00000000028517b0, L_0000000002850cc0, C4<0>, C4<0>;
L_00000000028509b0 .functor AND 1, L_00000000028d9e60, L_00000000028d9140, C4<1>, C4<1>;
L_00000000028519e0 .functor OR 1, L_0000000002850d30, L_00000000028509b0, C4<0>, C4<0>;
v000000000284f6f0_0 .net *"_s0", 0 0, L_0000000002850940;  1 drivers
v000000000284f0b0_0 .net *"_s10", 0 0, L_00000000028509b0;  1 drivers
v000000000284f830_0 .net *"_s4", 0 0, L_00000000028517b0;  1 drivers
v000000000284f8d0_0 .net *"_s6", 0 0, L_0000000002850cc0;  1 drivers
v000000000284fa10_0 .net *"_s8", 0 0, L_0000000002850d30;  1 drivers
v000000000284eed0_0 .net "a", 0 0, L_00000000028d9280;  1 drivers
v000000000284f150_0 .net "b", 0 0, L_00000000028d9e60;  1 drivers
v0000000002850230_0 .net "cin", 0 0, L_00000000028d9140;  1 drivers
v000000000284fbf0_0 .net "cout", 0 0, L_00000000028519e0;  1 drivers
v000000000284fc90_0 .net "sum", 0 0, L_0000000002850be0;  1 drivers
S_0000000000862190 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002812750 .param/l "i" 0 5 15, +C4<01>;
S_0000000000862310 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_0000000000862190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002850a20 .functor XOR 1, L_00000000028da900, L_00000000028d8e20, C4<0>, C4<0>;
L_0000000002850a90 .functor XOR 1, L_0000000002850a20, L_00000000028d8b00, C4<0>, C4<0>;
L_0000000002850b70 .functor AND 1, L_00000000028da900, L_00000000028d8e20, C4<1>, C4<1>;
L_0000000002850da0 .functor AND 1, L_00000000028da900, L_00000000028d8b00, C4<1>, C4<1>;
L_0000000002851a50 .functor OR 1, L_0000000002850b70, L_0000000002850da0, C4<0>, C4<0>;
L_0000000002851ba0 .functor AND 1, L_00000000028d8e20, L_00000000028d8b00, C4<1>, C4<1>;
L_0000000002851b30 .functor OR 1, L_0000000002851a50, L_0000000002851ba0, C4<0>, C4<0>;
v000000000284ff10_0 .net *"_s0", 0 0, L_0000000002850a20;  1 drivers
v000000000284fd30_0 .net *"_s10", 0 0, L_0000000002851ba0;  1 drivers
v0000000002850410_0 .net *"_s4", 0 0, L_0000000002850b70;  1 drivers
v0000000002850050_0 .net *"_s6", 0 0, L_0000000002850da0;  1 drivers
v0000000002850190_0 .net *"_s8", 0 0, L_0000000002851a50;  1 drivers
v0000000002850370_0 .net "a", 0 0, L_00000000028da900;  1 drivers
v00000000028504b0_0 .net "b", 0 0, L_00000000028d8e20;  1 drivers
v0000000002850550_0 .net "cin", 0 0, L_00000000028d8b00;  1 drivers
v000000000284f010_0 .net "cout", 0 0, L_0000000002851b30;  1 drivers
v000000000284f1f0_0 .net "sum", 0 0, L_0000000002850a90;  1 drivers
S_000000000086a680 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002811b50 .param/l "i" 0 5 15, +C4<010>;
S_000000000086a800 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_000000000086a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002851510 .functor XOR 1, L_00000000028d96e0, L_00000000028d93c0, C4<0>, C4<0>;
L_00000000028510b0 .functor XOR 1, L_0000000002851510, L_00000000028d9780, C4<0>, C4<0>;
L_0000000002850e10 .functor AND 1, L_00000000028d96e0, L_00000000028d93c0, C4<1>, C4<1>;
L_0000000002851f90 .functor AND 1, L_00000000028d96e0, L_00000000028d9780, C4<1>, C4<1>;
L_0000000002852000 .functor OR 1, L_0000000002850e10, L_0000000002851f90, C4<0>, C4<0>;
L_0000000002852150 .functor AND 1, L_00000000028d93c0, L_00000000028d9780, C4<1>, C4<1>;
L_0000000002851820 .functor OR 1, L_0000000002852000, L_0000000002852150, C4<0>, C4<0>;
v000000000284c810_0 .net *"_s0", 0 0, L_0000000002851510;  1 drivers
v000000000284e110_0 .net *"_s10", 0 0, L_0000000002852150;  1 drivers
v000000000284d350_0 .net *"_s4", 0 0, L_0000000002850e10;  1 drivers
v000000000284cc70_0 .net *"_s6", 0 0, L_0000000002851f90;  1 drivers
v000000000284e430_0 .net *"_s8", 0 0, L_0000000002852000;  1 drivers
v000000000284d850_0 .net "a", 0 0, L_00000000028d96e0;  1 drivers
v000000000284dad0_0 .net "b", 0 0, L_00000000028d93c0;  1 drivers
v000000000284d990_0 .net "cin", 0 0, L_00000000028d9780;  1 drivers
v000000000284ecf0_0 .net "cout", 0 0, L_0000000002851820;  1 drivers
v000000000284dd50_0 .net "sum", 0 0, L_00000000028510b0;  1 drivers
S_0000000000873390 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002812990 .param/l "i" 0 5 15, +C4<011>;
S_0000000000873510 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_0000000000873390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002852310 .functor XOR 1, L_00000000028d9f00, L_00000000028da0e0, C4<0>, C4<0>;
L_0000000002851c10 .functor XOR 1, L_0000000002852310, L_00000000028da540, C4<0>, C4<0>;
L_0000000002851270 .functor AND 1, L_00000000028d9f00, L_00000000028da0e0, C4<1>, C4<1>;
L_0000000002851350 .functor AND 1, L_00000000028d9f00, L_00000000028da540, C4<1>, C4<1>;
L_00000000028513c0 .functor OR 1, L_0000000002851270, L_0000000002851350, C4<0>, C4<0>;
L_0000000002851740 .functor AND 1, L_00000000028da0e0, L_00000000028da540, C4<1>, C4<1>;
L_0000000002851c80 .functor OR 1, L_00000000028513c0, L_0000000002851740, C4<0>, C4<0>;
v000000000284d8f0_0 .net *"_s0", 0 0, L_0000000002852310;  1 drivers
v000000000284d0d0_0 .net *"_s10", 0 0, L_0000000002851740;  1 drivers
v000000000284da30_0 .net *"_s4", 0 0, L_0000000002851270;  1 drivers
v000000000284d2b0_0 .net *"_s6", 0 0, L_0000000002851350;  1 drivers
v000000000284e7f0_0 .net *"_s8", 0 0, L_00000000028513c0;  1 drivers
v000000000284e610_0 .net "a", 0 0, L_00000000028d9f00;  1 drivers
v000000000284e1b0_0 .net "b", 0 0, L_00000000028da0e0;  1 drivers
v000000000284de90_0 .net "cin", 0 0, L_00000000028da540;  1 drivers
v000000000284dfd0_0 .net "cout", 0 0, L_0000000002851c80;  1 drivers
v000000000284cf90_0 .net "sum", 0 0, L_0000000002851c10;  1 drivers
S_000000000087fd50 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002812110 .param/l "i" 0 5 15, +C4<0100>;
S_000000000087fed0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_000000000087fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002850e80 .functor XOR 1, L_00000000028da180, L_00000000028db080, C4<0>, C4<0>;
L_00000000028521c0 .functor XOR 1, L_0000000002850e80, L_00000000028da220, C4<0>, C4<0>;
L_0000000002851cf0 .functor AND 1, L_00000000028da180, L_00000000028db080, C4<1>, C4<1>;
L_0000000002850ef0 .functor AND 1, L_00000000028da180, L_00000000028da220, C4<1>, C4<1>;
L_0000000002851040 .functor OR 1, L_0000000002851cf0, L_0000000002850ef0, C4<0>, C4<0>;
L_0000000002851430 .functor AND 1, L_00000000028db080, L_00000000028da220, C4<1>, C4<1>;
L_0000000002851200 .functor OR 1, L_0000000002851040, L_0000000002851430, C4<0>, C4<0>;
v000000000284ddf0_0 .net *"_s0", 0 0, L_0000000002850e80;  1 drivers
v000000000284d030_0 .net *"_s10", 0 0, L_0000000002851430;  1 drivers
v000000000284e930_0 .net *"_s4", 0 0, L_0000000002851cf0;  1 drivers
v000000000284d3f0_0 .net *"_s6", 0 0, L_0000000002850ef0;  1 drivers
v000000000284e6b0_0 .net *"_s8", 0 0, L_0000000002851040;  1 drivers
v000000000284c950_0 .net "a", 0 0, L_00000000028da180;  1 drivers
v000000000284cd10_0 .net "b", 0 0, L_00000000028db080;  1 drivers
v000000000284d710_0 .net "cin", 0 0, L_00000000028da220;  1 drivers
v000000000284df30_0 .net "cout", 0 0, L_0000000002851200;  1 drivers
v000000000284e070_0 .net "sum", 0 0, L_00000000028521c0;  1 drivers
S_000000000087d940 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002813910 .param/l "i" 0 5 15, +C4<0101>;
S_000000000087dac0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_000000000087d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002850b00 .functor XOR 1, L_00000000028da2c0, L_00000000028d8c40, C4<0>, C4<0>;
L_0000000002850f60 .functor XOR 1, L_0000000002850b00, L_00000000028da7c0, C4<0>, C4<0>;
L_0000000002851890 .functor AND 1, L_00000000028da2c0, L_00000000028d8c40, C4<1>, C4<1>;
L_0000000002852230 .functor AND 1, L_00000000028da2c0, L_00000000028da7c0, C4<1>, C4<1>;
L_0000000002851d60 .functor OR 1, L_0000000002851890, L_0000000002852230, C4<0>, C4<0>;
L_0000000002850fd0 .functor AND 1, L_00000000028d8c40, L_00000000028da7c0, C4<1>, C4<1>;
L_0000000002851120 .functor OR 1, L_0000000002851d60, L_0000000002850fd0, C4<0>, C4<0>;
v000000000284cef0_0 .net *"_s0", 0 0, L_0000000002850b00;  1 drivers
v000000000284ec50_0 .net *"_s10", 0 0, L_0000000002850fd0;  1 drivers
v000000000284c8b0_0 .net *"_s4", 0 0, L_0000000002851890;  1 drivers
v000000000284e250_0 .net *"_s6", 0 0, L_0000000002852230;  1 drivers
v000000000284d490_0 .net *"_s8", 0 0, L_0000000002851d60;  1 drivers
v000000000284c9f0_0 .net "a", 0 0, L_00000000028da2c0;  1 drivers
v000000000284db70_0 .net "b", 0 0, L_00000000028d8c40;  1 drivers
v000000000284e4d0_0 .net "cin", 0 0, L_00000000028da7c0;  1 drivers
v000000000284e750_0 .net "cout", 0 0, L_0000000002851120;  1 drivers
v000000000284cdb0_0 .net "sum", 0 0, L_0000000002850f60;  1 drivers
S_0000000000877c60 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002813610 .param/l "i" 0 5 15, +C4<0110>;
S_00000000028b14e0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_0000000000877c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002851dd0 .functor XOR 1, L_00000000028d8d80, L_00000000028da360, C4<0>, C4<0>;
L_0000000002851190 .functor XOR 1, L_0000000002851dd0, L_00000000028da5e0, C4<0>, C4<0>;
L_00000000028514a0 .functor AND 1, L_00000000028d8d80, L_00000000028da360, C4<1>, C4<1>;
L_0000000002851e40 .functor AND 1, L_00000000028d8d80, L_00000000028da5e0, C4<1>, C4<1>;
L_0000000002851eb0 .functor OR 1, L_00000000028514a0, L_0000000002851e40, C4<0>, C4<0>;
L_0000000002851580 .functor AND 1, L_00000000028da360, L_00000000028da5e0, C4<1>, C4<1>;
L_00000000028515f0 .functor OR 1, L_0000000002851eb0, L_0000000002851580, C4<0>, C4<0>;
v000000000284c770_0 .net *"_s0", 0 0, L_0000000002851dd0;  1 drivers
v000000000284d530_0 .net *"_s10", 0 0, L_0000000002851580;  1 drivers
v000000000284dc10_0 .net *"_s4", 0 0, L_00000000028514a0;  1 drivers
v000000000284d5d0_0 .net *"_s6", 0 0, L_0000000002851e40;  1 drivers
v000000000284e2f0_0 .net *"_s8", 0 0, L_0000000002851eb0;  1 drivers
v000000000284ca90_0 .net "a", 0 0, L_00000000028d8d80;  1 drivers
v000000000284d670_0 .net "b", 0 0, L_00000000028da360;  1 drivers
v000000000284cb30_0 .net "cin", 0 0, L_00000000028da5e0;  1 drivers
v000000000284ce50_0 .net "cout", 0 0, L_00000000028515f0;  1 drivers
v000000000284d210_0 .net "sum", 0 0, L_0000000002851190;  1 drivers
S_00000000028b1ae0 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002813690 .param/l "i" 0 5 15, +C4<0111>;
S_00000000028b1960 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028b1ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002851660 .functor XOR 1, L_00000000028da680, L_00000000028daa40, C4<0>, C4<0>;
L_0000000002851f20 .functor XOR 1, L_0000000002851660, L_00000000028dab80, C4<0>, C4<0>;
L_0000000002852070 .functor AND 1, L_00000000028da680, L_00000000028daa40, C4<1>, C4<1>;
L_00000000028520e0 .functor AND 1, L_00000000028da680, L_00000000028dab80, C4<1>, C4<1>;
L_00000000028522a0 .functor OR 1, L_0000000002852070, L_00000000028520e0, C4<0>, C4<0>;
L_0000000002852460 .functor AND 1, L_00000000028daa40, L_00000000028dab80, C4<1>, C4<1>;
L_0000000002852620 .functor OR 1, L_00000000028522a0, L_0000000002852460, C4<0>, C4<0>;
v000000000284e890_0 .net *"_s0", 0 0, L_0000000002851660;  1 drivers
v000000000284ed90_0 .net *"_s10", 0 0, L_0000000002852460;  1 drivers
v000000000284e570_0 .net *"_s4", 0 0, L_0000000002852070;  1 drivers
v000000000284ee30_0 .net *"_s6", 0 0, L_00000000028520e0;  1 drivers
v000000000284cbd0_0 .net *"_s8", 0 0, L_00000000028522a0;  1 drivers
v000000000284e390_0 .net "a", 0 0, L_00000000028da680;  1 drivers
v000000000284d170_0 .net "b", 0 0, L_00000000028daa40;  1 drivers
v000000000284d7b0_0 .net "cin", 0 0, L_00000000028dab80;  1 drivers
v000000000284e9d0_0 .net "cout", 0 0, L_0000000002852620;  1 drivers
v000000000284c6d0_0 .net "sum", 0 0, L_0000000002851f20;  1 drivers
S_00000000028b17e0 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002813850 .param/l "i" 0 5 15, +C4<01000>;
S_00000000028b1c60 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028b17e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002852690 .functor XOR 1, L_00000000028dac20, L_00000000028dad60, C4<0>, C4<0>;
L_0000000002852540 .functor XOR 1, L_0000000002852690, L_00000000028d8920, C4<0>, C4<0>;
L_00000000028523f0 .functor AND 1, L_00000000028dac20, L_00000000028dad60, C4<1>, C4<1>;
L_0000000002852380 .functor AND 1, L_00000000028dac20, L_00000000028d8920, C4<1>, C4<1>;
L_00000000028524d0 .functor OR 1, L_00000000028523f0, L_0000000002852380, C4<0>, C4<0>;
L_00000000028525b0 .functor AND 1, L_00000000028dad60, L_00000000028d8920, C4<1>, C4<1>;
L_000000000086d760 .functor OR 1, L_00000000028524d0, L_00000000028525b0, C4<0>, C4<0>;
v000000000284dcb0_0 .net *"_s0", 0 0, L_0000000002852690;  1 drivers
v000000000284ea70_0 .net *"_s10", 0 0, L_00000000028525b0;  1 drivers
v000000000284eb10_0 .net *"_s4", 0 0, L_00000000028523f0;  1 drivers
v000000000284ebb0_0 .net *"_s6", 0 0, L_0000000002852380;  1 drivers
v0000000002805bf0_0 .net *"_s8", 0 0, L_00000000028524d0;  1 drivers
v00000000028b33e0_0 .net "a", 0 0, L_00000000028dac20;  1 drivers
v00000000028b2080_0 .net "b", 0 0, L_00000000028dad60;  1 drivers
v00000000028b2c60_0 .net "cin", 0 0, L_00000000028d8920;  1 drivers
v00000000028b3b60_0 .net "cout", 0 0, L_000000000086d760;  1 drivers
v00000000028b3480_0 .net "sum", 0 0, L_0000000002852540;  1 drivers
S_00000000028b1660 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002813990 .param/l "i" 0 5 15, +C4<01001>;
S_00000000028b1060 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028b1660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_000000000086da00 .functor XOR 1, L_00000000028d8ec0, L_00000000028d8a60, C4<0>, C4<0>;
L_000000000086da70 .functor XOR 1, L_000000000086da00, L_00000000028d89c0, C4<0>, C4<0>;
L_000000000086d530 .functor AND 1, L_00000000028d8ec0, L_00000000028d8a60, C4<1>, C4<1>;
L_00000000028e8300 .functor AND 1, L_00000000028d8ec0, L_00000000028d89c0, C4<1>, C4<1>;
L_00000000028e8ed0 .functor OR 1, L_000000000086d530, L_00000000028e8300, C4<0>, C4<0>;
L_00000000028e85a0 .functor AND 1, L_00000000028d8a60, L_00000000028d89c0, C4<1>, C4<1>;
L_00000000028e8b50 .functor OR 1, L_00000000028e8ed0, L_00000000028e85a0, C4<0>, C4<0>;
v00000000028b35c0_0 .net *"_s0", 0 0, L_000000000086da00;  1 drivers
v00000000028b2940_0 .net *"_s10", 0 0, L_00000000028e85a0;  1 drivers
v00000000028b3d40_0 .net *"_s4", 0 0, L_000000000086d530;  1 drivers
v00000000028b2d00_0 .net *"_s6", 0 0, L_00000000028e8300;  1 drivers
v00000000028b2da0_0 .net *"_s8", 0 0, L_00000000028e8ed0;  1 drivers
v00000000028b3520_0 .net "a", 0 0, L_00000000028d8ec0;  1 drivers
v00000000028b2e40_0 .net "b", 0 0, L_00000000028d8a60;  1 drivers
v00000000028b2f80_0 .net "cin", 0 0, L_00000000028d89c0;  1 drivers
v00000000028b2120_0 .net "cout", 0 0, L_00000000028e8b50;  1 drivers
v00000000028b2300_0 .net "sum", 0 0, L_000000000086da70;  1 drivers
S_00000000028b1360 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002813890 .param/l "i" 0 5 15, +C4<01010>;
S_00000000028b1de0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028b1360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028e8ae0 .functor XOR 1, L_00000000028d90a0, L_00000000028dd600, C4<0>, C4<0>;
L_00000000028e8d80 .functor XOR 1, L_00000000028e8ae0, L_00000000028dbd00, C4<0>, C4<0>;
L_00000000028e8e60 .functor AND 1, L_00000000028d90a0, L_00000000028dd600, C4<1>, C4<1>;
L_00000000028e9950 .functor AND 1, L_00000000028d90a0, L_00000000028dbd00, C4<1>, C4<1>;
L_00000000028e8370 .functor OR 1, L_00000000028e8e60, L_00000000028e9950, C4<0>, C4<0>;
L_00000000028e83e0 .functor AND 1, L_00000000028dd600, L_00000000028dbd00, C4<1>, C4<1>;
L_00000000028e8ca0 .functor OR 1, L_00000000028e8370, L_00000000028e83e0, C4<0>, C4<0>;
v00000000028b3de0_0 .net *"_s0", 0 0, L_00000000028e8ae0;  1 drivers
v00000000028b2760_0 .net *"_s10", 0 0, L_00000000028e83e0;  1 drivers
v00000000028b3e80_0 .net *"_s4", 0 0, L_00000000028e8e60;  1 drivers
v00000000028b30c0_0 .net *"_s6", 0 0, L_00000000028e9950;  1 drivers
v00000000028b2260_0 .net *"_s8", 0 0, L_00000000028e8370;  1 drivers
v00000000028b3a20_0 .net "a", 0 0, L_00000000028d90a0;  1 drivers
v00000000028b3980_0 .net "b", 0 0, L_00000000028dd600;  1 drivers
v00000000028b2bc0_0 .net "cin", 0 0, L_00000000028dbd00;  1 drivers
v00000000028b29e0_0 .net "cout", 0 0, L_00000000028e8ca0;  1 drivers
v00000000028b3660_0 .net "sum", 0 0, L_00000000028e8d80;  1 drivers
S_00000000028b11e0 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002814050 .param/l "i" 0 5 15, +C4<01011>;
S_00000000028b7e80 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028b11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028e87d0 .functor XOR 1, L_00000000028dd740, L_00000000028db620, C4<0>, C4<0>;
L_00000000028e9cd0 .functor XOR 1, L_00000000028e87d0, L_00000000028dcde0, C4<0>, C4<0>;
L_00000000028e86f0 .functor AND 1, L_00000000028dd740, L_00000000028db620, C4<1>, C4<1>;
L_00000000028e92c0 .functor AND 1, L_00000000028dd740, L_00000000028dcde0, C4<1>, C4<1>;
L_00000000028e9640 .functor OR 1, L_00000000028e86f0, L_00000000028e92c0, C4<0>, C4<0>;
L_00000000028e9bf0 .functor AND 1, L_00000000028db620, L_00000000028dcde0, C4<1>, C4<1>;
L_00000000028e8f40 .functor OR 1, L_00000000028e9640, L_00000000028e9bf0, C4<0>, C4<0>;
v00000000028b2ee0_0 .net *"_s0", 0 0, L_00000000028e87d0;  1 drivers
v00000000028b3ac0_0 .net *"_s10", 0 0, L_00000000028e9bf0;  1 drivers
v00000000028b44c0_0 .net *"_s4", 0 0, L_00000000028e86f0;  1 drivers
v00000000028b47e0_0 .net *"_s6", 0 0, L_00000000028e92c0;  1 drivers
v00000000028b3700_0 .net *"_s8", 0 0, L_00000000028e9640;  1 drivers
v00000000028b37a0_0 .net "a", 0 0, L_00000000028dd740;  1 drivers
v00000000028b3840_0 .net "b", 0 0, L_00000000028db620;  1 drivers
v00000000028b4060_0 .net "cin", 0 0, L_00000000028dcde0;  1 drivers
v00000000028b23a0_0 .net "cout", 0 0, L_00000000028e8f40;  1 drivers
v00000000028b42e0_0 .net "sum", 0 0, L_00000000028e9cd0;  1 drivers
S_00000000028b7d00 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002814ad0 .param/l "i" 0 5 15, +C4<01100>;
S_00000000028b6980 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028b7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028e96b0 .functor XOR 1, L_00000000028dd380, L_00000000028dc840, C4<0>, C4<0>;
L_00000000028e9720 .functor XOR 1, L_00000000028e96b0, L_00000000028dd100, C4<0>, C4<0>;
L_00000000028e8bc0 .functor AND 1, L_00000000028dd380, L_00000000028dc840, C4<1>, C4<1>;
L_00000000028e9410 .functor AND 1, L_00000000028dd380, L_00000000028dd100, C4<1>, C4<1>;
L_00000000028e9250 .functor OR 1, L_00000000028e8bc0, L_00000000028e9410, C4<0>, C4<0>;
L_00000000028e8c30 .functor AND 1, L_00000000028dc840, L_00000000028dd100, C4<1>, C4<1>;
L_00000000028e9330 .functor OR 1, L_00000000028e9250, L_00000000028e8c30, C4<0>, C4<0>;
v00000000028b2580_0 .net *"_s0", 0 0, L_00000000028e96b0;  1 drivers
v00000000028b38e0_0 .net *"_s10", 0 0, L_00000000028e8c30;  1 drivers
v00000000028b3f20_0 .net *"_s4", 0 0, L_00000000028e8bc0;  1 drivers
v00000000028b21c0_0 .net *"_s6", 0 0, L_00000000028e9410;  1 drivers
v00000000028b2a80_0 .net *"_s8", 0 0, L_00000000028e9250;  1 drivers
v00000000028b3c00_0 .net "a", 0 0, L_00000000028dd380;  1 drivers
v00000000028b2440_0 .net "b", 0 0, L_00000000028dc840;  1 drivers
v00000000028b3020_0 .net "cin", 0 0, L_00000000028dd100;  1 drivers
v00000000028b3ca0_0 .net "cout", 0 0, L_00000000028e9330;  1 drivers
v00000000028b24e0_0 .net "sum", 0 0, L_00000000028e9720;  1 drivers
S_00000000028b7700 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002814250 .param/l "i" 0 5 15, +C4<01101>;
S_00000000028b6e00 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028b7700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028e8140 .functor XOR 1, L_00000000028db9e0, L_00000000028db4e0, C4<0>, C4<0>;
L_00000000028e9790 .functor XOR 1, L_00000000028e8140, L_00000000028dc980, C4<0>, C4<0>;
L_00000000028e8d10 .functor AND 1, L_00000000028db9e0, L_00000000028db4e0, C4<1>, C4<1>;
L_00000000028e8610 .functor AND 1, L_00000000028db9e0, L_00000000028dc980, C4<1>, C4<1>;
L_00000000028e9100 .functor OR 1, L_00000000028e8d10, L_00000000028e8610, C4<0>, C4<0>;
L_00000000028e93a0 .functor AND 1, L_00000000028db4e0, L_00000000028dc980, C4<1>, C4<1>;
L_00000000028e8fb0 .functor OR 1, L_00000000028e9100, L_00000000028e93a0, C4<0>, C4<0>;
v00000000028b3fc0_0 .net *"_s0", 0 0, L_00000000028e8140;  1 drivers
v00000000028b4100_0 .net *"_s10", 0 0, L_00000000028e93a0;  1 drivers
v00000000028b41a0_0 .net *"_s4", 0 0, L_00000000028e8d10;  1 drivers
v00000000028b4240_0 .net *"_s6", 0 0, L_00000000028e8610;  1 drivers
v00000000028b2620_0 .net *"_s8", 0 0, L_00000000028e9100;  1 drivers
v00000000028b32a0_0 .net "a", 0 0, L_00000000028db9e0;  1 drivers
v00000000028b4740_0 .net "b", 0 0, L_00000000028db4e0;  1 drivers
v00000000028b2b20_0 .net "cin", 0 0, L_00000000028dc980;  1 drivers
v00000000028b4380_0 .net "cout", 0 0, L_00000000028e8fb0;  1 drivers
v00000000028b4420_0 .net "sum", 0 0, L_00000000028e9790;  1 drivers
S_00000000028b6200 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002814610 .param/l "i" 0 5 15, +C4<01110>;
S_00000000028b6f80 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028b6200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028e81b0 .functor XOR 1, L_00000000028dbda0, L_00000000028dc7a0, C4<0>, C4<0>;
L_00000000028e9480 .functor XOR 1, L_00000000028e81b0, L_00000000028db800, C4<0>, C4<0>;
L_00000000028e8df0 .functor AND 1, L_00000000028dbda0, L_00000000028dc7a0, C4<1>, C4<1>;
L_00000000028e9020 .functor AND 1, L_00000000028dbda0, L_00000000028db800, C4<1>, C4<1>;
L_00000000028e9090 .functor OR 1, L_00000000028e8df0, L_00000000028e9020, C4<0>, C4<0>;
L_00000000028e9170 .functor AND 1, L_00000000028dc7a0, L_00000000028db800, C4<1>, C4<1>;
L_00000000028e95d0 .functor OR 1, L_00000000028e9090, L_00000000028e9170, C4<0>, C4<0>;
v00000000028b26c0_0 .net *"_s0", 0 0, L_00000000028e81b0;  1 drivers
v00000000028b3160_0 .net *"_s10", 0 0, L_00000000028e9170;  1 drivers
v00000000028b4560_0 .net *"_s4", 0 0, L_00000000028e8df0;  1 drivers
v00000000028b3200_0 .net *"_s6", 0 0, L_00000000028e9020;  1 drivers
v00000000028b4600_0 .net *"_s8", 0 0, L_00000000028e9090;  1 drivers
v00000000028b3340_0 .net "a", 0 0, L_00000000028dbda0;  1 drivers
v00000000028b46a0_0 .net "b", 0 0, L_00000000028dc7a0;  1 drivers
v00000000028b2800_0 .net "cin", 0 0, L_00000000028db800;  1 drivers
v00000000028b28a0_0 .net "cout", 0 0, L_00000000028e95d0;  1 drivers
v00000000028b4ec0_0 .net "sum", 0 0, L_00000000028e9480;  1 drivers
S_00000000028b7580 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_00000000011be3f0;
 .timescale 0 0;
P_0000000002814910 .param/l "i" 0 5 15, +C4<01111>;
S_00000000028b7400 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028b7580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028e99c0 .functor XOR 1, L_00000000028dc8e0, L_00000000028dc3e0, C4<0>, C4<0>;
L_00000000028e9aa0 .functor XOR 1, L_00000000028e99c0, L_00000000028dba80, C4<0>, C4<0>;
L_00000000028e8220 .functor AND 1, L_00000000028dc8e0, L_00000000028dc3e0, C4<1>, C4<1>;
L_00000000028e91e0 .functor AND 1, L_00000000028dc8e0, L_00000000028dba80, C4<1>, C4<1>;
L_00000000028e8530 .functor OR 1, L_00000000028e8220, L_00000000028e91e0, C4<0>, C4<0>;
L_00000000028e94f0 .functor AND 1, L_00000000028dc3e0, L_00000000028dba80, C4<1>, C4<1>;
L_00000000028e9560 .functor OR 1, L_00000000028e8530, L_00000000028e94f0, C4<0>, C4<0>;
v00000000028b4f60_0 .net *"_s0", 0 0, L_00000000028e99c0;  1 drivers
v00000000028b5500_0 .net *"_s10", 0 0, L_00000000028e94f0;  1 drivers
v00000000028b5f00_0 .net *"_s4", 0 0, L_00000000028e8220;  1 drivers
v00000000028b4c40_0 .net *"_s6", 0 0, L_00000000028e91e0;  1 drivers
v00000000028b5960_0 .net *"_s8", 0 0, L_00000000028e8530;  1 drivers
v00000000028b51e0_0 .net "a", 0 0, L_00000000028dc8e0;  1 drivers
v00000000028b5be0_0 .net "b", 0 0, L_00000000028dc3e0;  1 drivers
v00000000028b5000_0 .net "cin", 0 0, L_00000000028dba80;  1 drivers
v00000000028b5a00_0 .net "cout", 0 0, L_00000000028e9560;  1 drivers
v00000000028b56e0_0 .net "sum", 0 0, L_00000000028e9aa0;  1 drivers
S_00000000028b6380 .scope module, "andd" "nbit_and" 4 29, 5 67 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_0000000002813d50 .param/l "size" 0 5 68, +C4<00000000000000000000000000010000>;
L_0000000002939fb0 .functor AND 16, v00000000028d7ac0_0, v00000000028d8600_0, C4<1111111111111111>, C4<1111111111111111>;
L_00000000028ec3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b5460_0 .net/2u *"_s12", 0 0, L_00000000028ec3a0;  1 drivers
v00000000028b5780_0 .net *"_s18", 0 0, L_000000000293d010;  1 drivers
v00000000028b5c80_0 .net *"_s5", 0 0, L_000000000293c390;  1 drivers
L_00000000028ec358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b5d20_0 .net/2u *"_s8", 0 0, L_00000000028ec358;  1 drivers
v00000000028b4d80_0 .net "f", 3 0, L_000000000293e730;  alias, 1 drivers
v00000000028b5820_0 .net "in1", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028b4e20_0 .net "in2", 15 0, v00000000028d8600_0;  alias, 1 drivers
v00000000028b5e60_0 .net "return1", 15 0, L_0000000002939fb0;  alias, 1 drivers
L_000000000293c390 .part L_0000000002939fb0, 15, 1;
L_000000000293e730 .concat8 [ 1 1 1 1], L_000000000293c390, L_00000000028ec358, L_000000000293d010, L_00000000028ec3a0;
L_000000000293d010 .reduce/nor L_0000000002939fb0;
S_00000000028b6080 .scope module, "ls" "nbit_left_shift" 4 31, 5 96 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_0000000002814090 .param/l "size" 0 5 97, +C4<00000000000000000000000000010000>;
v00000000028b58c0_0 .net *"_s10", 31 0, L_000000000293e410;  1 drivers
L_00000000028ec4c0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028b5dc0_0 .net *"_s13", 27 0, L_00000000028ec4c0;  1 drivers
v00000000028b4920_0 .net *"_s14", 31 0, L_000000000293d1f0;  1 drivers
v00000000028b4b00_0 .net *"_s17", 0 0, L_000000000293dd30;  1 drivers
L_00000000028ec508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b49c0_0 .net/2u *"_s20", 0 0, L_00000000028ec508;  1 drivers
v00000000028bcb50_0 .net *"_s26", 0 0, L_000000000293c890;  1 drivers
v00000000028bd050_0 .net *"_s5", 0 0, L_000000000293d470;  1 drivers
L_00000000028ec478 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000000028bdff0_0 .net/2u *"_s8", 31 0, L_00000000028ec478;  1 drivers
v00000000028bc510_0 .net "f", 3 0, L_000000000293da10;  alias, 1 drivers
v00000000028bdaf0_0 .net "in1", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028be6d0_0 .net "return1", 15 0, L_000000000293d8d0;  alias, 1 drivers
v00000000028bd4b0_0 .net "shiftb", 3 0, L_00000000028d8f60;  alias, 1 drivers
L_000000000293d8d0 .shift/l 16, v00000000028d7ac0_0, L_00000000028d8f60;
L_000000000293d470 .part L_000000000293d8d0, 15, 1;
L_000000000293e410 .concat [ 4 28 0 0], L_00000000028d8f60, L_00000000028ec4c0;
L_000000000293d1f0 .arith/sub 32, L_00000000028ec478, L_000000000293e410;
L_000000000293dd30 .part/v v00000000028d7ac0_0, L_000000000293d1f0, 1;
L_000000000293da10 .concat8 [ 1 1 1 1], L_000000000293d470, L_000000000293dd30, L_000000000293c890, L_00000000028ec508;
L_000000000293c890 .reduce/nor L_000000000293d8d0;
S_00000000028b7880 .scope module, "mult" "nbit_multiplier" 4 27, 5 42 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_0000000002814310 .param/l "size" 0 5 43, +C4<00000000000000000000000000010000>;
v00000000028be310_0 .net *"_s0", 0 0, L_0000000002943a50;  1 drivers
L_00000000028ec280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028bca10_0 .net *"_s12", 0 0, L_00000000028ec280;  1 drivers
v00000000028bc6f0_0 .net *"_s14", 16 0, L_0000000002943b90;  1 drivers
v00000000028bcf10_0 .net *"_s5", 16 0, L_0000000002943d70;  1 drivers
L_00000000028ec238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028be3b0_0 .net *"_s8", 0 0, L_00000000028ec238;  1 drivers
v00000000028bcbf0_0 .net *"_s9", 16 0, L_0000000002943af0;  1 drivers
v00000000028bcd30_0 .net "f", 3 0, L_0000000002943cd0;  alias, 1 drivers
v00000000028bd5f0_0 .net "in1", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028bc1f0_0 .net "in2", 15 0, v00000000028d8600_0;  alias, 1 drivers
v00000000028bc790_0 .net "return1", 15 0, L_0000000002943ff0;  alias, 1 drivers
L_0000000002943cd0 .part/pv L_0000000002943a50, 0, 1, 4;
L_0000000002943a50 .part L_0000000002943b90, 16, 1;
L_0000000002943ff0 .part L_0000000002943b90, 0, 16;
L_0000000002943d70 .concat [ 16 1 0 0], v00000000028d7ac0_0, L_00000000028ec238;
L_0000000002943af0 .concat [ 16 1 0 0], v00000000028d8600_0, L_00000000028ec280;
L_0000000002943b90 .arith/mult 17, L_0000000002943d70, L_0000000002943af0;
S_00000000028b7b80 .scope module, "mx" "mux" 4 36, 5 152 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 16 "e"
    .port_info 5 /INPUT 16 "f"
    .port_info 6 /INPUT 16 "g"
    .port_info 7 /INPUT 16 "h"
    .port_info 8 /INPUT 16 "i"
    .port_info 9 /INPUT 4 "sel"
    .port_info 10 /OUTPUT 16 "return1"
    .port_info 11 /INPUT 1 "execute"
v00000000028bc3d0_0 .net "a", 15 0, L_00000000028dbe40;  alias, 1 drivers
v00000000028bd190_0 .net "b", 15 0, L_00000000029419d0;  alias, 1 drivers
v00000000028bc830_0 .net "c", 15 0, L_0000000002943ff0;  alias, 1 drivers
v00000000028bd910_0 .net "d", 15 0, L_0000000002939a00;  alias, 1 drivers
v00000000028bd9b0_0 .net "e", 15 0, L_0000000002939fb0;  alias, 1 drivers
v00000000028bc8d0_0 .net "execute", 0 0, v00000000028da9a0_0;  alias, 1 drivers
v00000000028bd7d0_0 .net "f", 15 0, L_000000000293a020;  alias, 1 drivers
v00000000028bd730_0 .net "g", 15 0, L_000000000293d8d0;  alias, 1 drivers
v00000000028bdd70_0 .net "h", 15 0, L_000000000293cb10;  alias, 1 drivers
v00000000028bc970_0 .net "i", 15 0, L_000000000293d150;  alias, 1 drivers
v00000000028bcab0_0 .var "return1", 15 0;
v00000000028bdb90_0 .net "sel", 3 0, L_00000000028d9820;  alias, 1 drivers
E_0000000002814390 .event posedge, v00000000028bc8d0_0;
S_00000000028b6500 .scope module, "mxf" "fourbit_mux" 4 37, 5 175 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a2"
    .port_info 1 /INPUT 4 "b2"
    .port_info 2 /INPUT 4 "c2"
    .port_info 3 /INPUT 4 "d2"
    .port_info 4 /INPUT 4 "e2"
    .port_info 5 /INPUT 4 "f2"
    .port_info 6 /INPUT 4 "g2"
    .port_info 7 /INPUT 4 "h2"
    .port_info 8 /INPUT 4 "i2"
    .port_info 9 /INPUT 4 "sel2"
    .port_info 10 /OUTPUT 4 "return1"
v00000000028be090_0 .net "a2", 3 0, L_00000000028dbc60;  alias, 1 drivers
v00000000028be4f0_0 .net8 "b2", 3 0, RS_000000000285f188;  alias, 2 drivers
v00000000028bcc90_0 .net "c2", 3 0, L_0000000002943cd0;  alias, 1 drivers
v00000000028bd870_0 .net "d2", 3 0, L_0000000002943eb0;  alias, 1 drivers
v00000000028bdc30_0 .net "e2", 3 0, L_000000000293e730;  alias, 1 drivers
v00000000028bcfb0_0 .net "f2", 3 0, L_000000000293c930;  alias, 1 drivers
v00000000028bcdd0_0 .net "g2", 3 0, L_000000000293da10;  alias, 1 drivers
v00000000028bc150_0 .net "h2", 3 0, L_000000000293db50;  alias, 1 drivers
v00000000028bc650_0 .net "i2", 3 0, L_000000000293c4d0;  alias, 1 drivers
v00000000028bd690_0 .var "return1", 3 0;
v00000000028bce70_0 .net "sel2", 3 0, L_00000000028d9820;  alias, 1 drivers
E_00000000028140d0/0 .event edge, v00000000028bdb90_0, v00000000028b4ba0_0, v00000000028be4f0_0, v00000000028bcd30_0;
E_00000000028140d0/1 .event edge, v00000000028bd870_0, v00000000028b4d80_0, v00000000028bcfb0_0, v00000000028bc510_0;
E_00000000028140d0/2 .event edge, v00000000028bc150_0, v00000000028bc650_0;
E_00000000028140d0 .event/or E_00000000028140d0/0, E_00000000028140d0/1, E_00000000028140d0/2;
S_00000000028b6b00 .scope module, "orr" "nbit_or" 4 28, 5 53 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028143d0 .param/l "size" 0 5 54, +C4<00000000000000000000000000010000>;
L_0000000002939a00 .functor OR 16, v00000000028d7ac0_0, v00000000028d8600_0, C4<0000000000000000>, C4<0000000000000000>;
L_00000000028ec310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028bd0f0_0 .net/2u *"_s12", 0 0, L_00000000028ec310;  1 drivers
v00000000028bd230_0 .net *"_s18", 0 0, L_0000000002943f50;  1 drivers
v00000000028bde10_0 .net *"_s5", 0 0, L_0000000002943e10;  1 drivers
L_00000000028ec2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028bdcd0_0 .net/2u *"_s8", 0 0, L_00000000028ec2c8;  1 drivers
v00000000028bd550_0 .net "f", 3 0, L_0000000002943eb0;  alias, 1 drivers
v00000000028bdeb0_0 .net "in1", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028bd2d0_0 .net "in2", 15 0, v00000000028d8600_0;  alias, 1 drivers
v00000000028be590_0 .net "return1", 15 0, L_0000000002939a00;  alias, 1 drivers
L_0000000002943e10 .part L_0000000002939a00, 15, 1;
L_0000000002943eb0 .concat8 [ 1 1 1 1], L_0000000002943e10, L_00000000028ec2c8, L_0000000002943f50, L_00000000028ec310;
L_0000000002943f50 .reduce/nor L_0000000002939a00;
S_00000000028b6680 .scope module, "rr" "nbit_right_rotate" 4 33, 5 129 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_0000000002814410 .param/l "size" 0 5 130, +C4<00000000000000000000000000010000>;
v00000000028bd370_0 .net *"_s0", 31 0, L_000000000293c570;  1 drivers
v00000000028bd410_0 .net *"_s12", 31 0, L_000000000293e050;  1 drivers
L_00000000028ec628 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028be630_0 .net *"_s15", 27 0, L_00000000028ec628;  1 drivers
L_00000000028ec670 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000028bda50_0 .net/2u *"_s16", 31 0, L_00000000028ec670;  1 drivers
v00000000028bdf50_0 .net *"_s18", 31 0, L_000000000293d0b0;  1 drivers
v00000000028be130_0 .net *"_s21", 0 0, L_000000000293d5b0;  1 drivers
L_00000000028ec6b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028be1d0_0 .net/2u *"_s24", 0 0, L_00000000028ec6b8;  1 drivers
v00000000028be270_0 .net *"_s30", 0 0, L_000000000293cf70;  1 drivers
v00000000028bc5b0_0 .net *"_s9", 0 0, L_000000000293d970;  1 drivers
v00000000028be450_0 .net "f", 3 0, L_000000000293c4d0;  alias, 1 drivers
v00000000028be770_0 .net "in1", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028be810_0 .net "return1", 15 0, L_000000000293d150;  alias, 1 drivers
v00000000028bc0b0_0 .net "shiftb", 3 0, L_00000000028d8f60;  alias, 1 drivers
v00000000028bc290_0 .net "tmp", 31 0, L_000000000293ddd0;  1 drivers
L_000000000293c570 .concat [ 16 16 0 0], v00000000028d7ac0_0, v00000000028d7ac0_0;
L_000000000293ddd0 .shift/r 32, L_000000000293c570, L_00000000028d8f60;
L_000000000293d150 .part L_000000000293ddd0, 0, 16;
L_000000000293d970 .part L_000000000293d150, 15, 1;
L_000000000293e050 .concat [ 4 28 0 0], L_00000000028d8f60, L_00000000028ec628;
L_000000000293d0b0 .arith/sub 32, L_000000000293e050, L_00000000028ec670;
L_000000000293d5b0 .part/v v00000000028d7ac0_0, L_000000000293d0b0, 1;
L_000000000293c4d0 .concat8 [ 1 1 1 1], L_000000000293d970, L_000000000293d5b0, L_000000000293cf70, L_00000000028ec6b8;
L_000000000293cf70 .reduce/nor L_000000000293d150;
S_00000000028b6800 .scope module, "rs" "nbit_right_shift" 4 32, 5 112 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /OUTPUT 16 "return1"
    .port_info 2 /OUTPUT 4 "f"
    .port_info 3 /INPUT 4 "shiftb"
P_0000000002814490 .param/l "size" 0 5 113, +C4<00000000000000000000000000010000>;
L_00000000028ec550 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028bc330_0 .net *"_s11", 27 0, L_00000000028ec550;  1 drivers
L_00000000028ec598 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000028bc470_0 .net/2u *"_s12", 31 0, L_00000000028ec598;  1 drivers
v00000000028bf170_0 .net *"_s14", 31 0, L_000000000293dfb0;  1 drivers
v00000000028bee50_0 .net *"_s17", 0 0, L_000000000293e370;  1 drivers
L_00000000028ec5e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028c0e30_0 .net/2u *"_s20", 0 0, L_00000000028ec5e0;  1 drivers
v00000000028bfdf0_0 .net *"_s26", 0 0, L_000000000293c430;  1 drivers
v00000000028be9f0_0 .net *"_s5", 0 0, L_000000000293d830;  1 drivers
v00000000028bfa30_0 .net *"_s8", 31 0, L_000000000293e910;  1 drivers
v00000000028c0570_0 .net "f", 3 0, L_000000000293db50;  alias, 1 drivers
v00000000028bf490_0 .net "in1", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028c0610_0 .net "return1", 15 0, L_000000000293cb10;  alias, 1 drivers
v00000000028c0b10_0 .net "shiftb", 3 0, L_00000000028d8f60;  alias, 1 drivers
L_000000000293cb10 .shift/r 16, v00000000028d7ac0_0, L_00000000028d8f60;
L_000000000293d830 .part L_000000000293cb10, 15, 1;
L_000000000293e910 .concat [ 4 28 0 0], L_00000000028d8f60, L_00000000028ec550;
L_000000000293dfb0 .arith/sub 32, L_000000000293e910, L_00000000028ec598;
L_000000000293e370 .part/v v00000000028d7ac0_0, L_000000000293dfb0, 1;
L_000000000293db50 .concat8 [ 1 1 1 1], L_000000000293d830, L_000000000293e370, L_000000000293c430, L_00000000028ec5e0;
L_000000000293c430 .reduce/nor L_000000000293cb10;
S_00000000028b6c80 .scope module, "sub" "nbit_subtractor" 4 26, 5 24 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_00000000028144d0 .param/l "size" 0 5 25, +C4<00000000000000000000000000010000>;
L_00000000028e9800 .functor NOT 16, v00000000028d8600_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000028d8060_0 .net8 "f", 3 0, RS_000000000285f188;  alias, 2 drivers
v00000000028d6580_0 .net "in1", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028d7480_0 .net "in2", 15 0, v00000000028d8600_0;  alias, 1 drivers
v00000000028d87e0_0 .net "in2_inverse", 15 0, L_00000000028e9800;  1 drivers
v00000000028d7520_0 .net "in2_negative", 15 0, L_00000000028de000;  1 drivers
v00000000028d8880_0 .net "return1", 15 0, L_00000000029419d0;  alias, 1 drivers
S_00000000028b7100 .scope module, "add" "nbit_adder" 5 35, 5 1 0, S_00000000028b6c80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_0000000002814510 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_0000000002936900 .functor XOR 1, L_0000000002942a10, L_00000000029425b0, C4<0>, C4<0>;
L_00000000028ec160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028cc500_0 .net/2s *"_s116", 0 0, L_00000000028ec160;  1 drivers
v00000000028cd040_0 .net *"_s121", 0 0, L_0000000002942bf0;  1 drivers
v00000000028cbd80_0 .net *"_s125", 0 0, L_0000000002942a10;  1 drivers
v00000000028cc8c0_0 .net *"_s127", 0 0, L_00000000029425b0;  1 drivers
v00000000028cab60_0 .net *"_s128", 0 0, L_0000000002936900;  1 drivers
v00000000028cc5a0_0 .net *"_s132", 31 0, L_0000000002942ab0;  1 drivers
v00000000028ccd20_0 .net *"_s135", 0 0, L_00000000029414d0;  1 drivers
v00000000028cc780_0 .net *"_s140", 0 0, L_0000000002943190;  1 drivers
v00000000028cae80_0 .net "carry", 16 0, L_0000000002942830;  1 drivers
v00000000028cb740_0 .net8 "f", 3 0, RS_000000000285f188;  alias, 2 drivers
v00000000028cb380_0 .net "in1", 15 0, L_00000000028e9800;  alias, 1 drivers
L_00000000028ec1a8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000028ca980_0 .net "in2", 15 0, L_00000000028ec1a8;  1 drivers
v00000000028cb1a0_0 .net "return1", 15 0, L_00000000028de000;  alias, 1 drivers
L_00000000028dd2e0 .part L_00000000028e9800, 0, 1;
L_00000000028dbee0 .part L_00000000028ec1a8, 0, 1;
L_00000000028db6c0 .part L_0000000002942830, 0, 1;
L_00000000028dcb60 .part L_00000000028e9800, 1, 1;
L_00000000028dbf80 .part L_00000000028ec1a8, 1, 1;
L_00000000028dbb20 .part L_0000000002942830, 1, 1;
L_00000000028dc480 .part L_00000000028e9800, 2, 1;
L_00000000028db3a0 .part L_00000000028ec1a8, 2, 1;
L_00000000028db300 .part L_0000000002942830, 2, 1;
L_00000000028dc520 .part L_00000000028e9800, 3, 1;
L_00000000028db440 .part L_00000000028ec1a8, 3, 1;
L_00000000028dc200 .part L_0000000002942830, 3, 1;
L_00000000028dce80 .part L_00000000028e9800, 4, 1;
L_00000000028dc020 .part L_00000000028ec1a8, 4, 1;
L_00000000028dbbc0 .part L_0000000002942830, 4, 1;
L_00000000028dcca0 .part L_00000000028e9800, 5, 1;
L_00000000028db120 .part L_00000000028ec1a8, 5, 1;
L_00000000028dd1a0 .part L_0000000002942830, 5, 1;
L_00000000028dcac0 .part L_00000000028e9800, 6, 1;
L_00000000028dcc00 .part L_00000000028ec1a8, 6, 1;
L_00000000028dc0c0 .part L_0000000002942830, 6, 1;
L_00000000028dcf20 .part L_00000000028e9800, 7, 1;
L_00000000028dd880 .part L_00000000028ec1a8, 7, 1;
L_00000000028dc5c0 .part L_0000000002942830, 7, 1;
L_00000000028dd7e0 .part L_00000000028e9800, 8, 1;
L_00000000028dc160 .part L_00000000028ec1a8, 8, 1;
L_00000000028dc2a0 .part L_0000000002942830, 8, 1;
L_00000000028dcfc0 .part L_00000000028e9800, 9, 1;
L_00000000028dd060 .part L_00000000028ec1a8, 9, 1;
L_00000000028dd240 .part L_0000000002942830, 9, 1;
L_00000000028dc340 .part L_00000000028e9800, 10, 1;
L_00000000028dd4c0 .part L_00000000028ec1a8, 10, 1;
L_00000000028dd560 .part L_0000000002942830, 10, 1;
L_00000000028dd6a0 .part L_00000000028e9800, 11, 1;
L_00000000028dc660 .part L_00000000028ec1a8, 11, 1;
L_00000000028dc700 .part L_0000000002942830, 11, 1;
L_00000000028db1c0 .part L_00000000028e9800, 12, 1;
L_00000000028dd9c0 .part L_00000000028ec1a8, 12, 1;
L_00000000028ddba0 .part L_0000000002942830, 12, 1;
L_00000000028dda60 .part L_00000000028e9800, 13, 1;
L_00000000028dd920 .part L_00000000028ec1a8, 13, 1;
L_00000000028ddb00 .part L_0000000002942830, 13, 1;
L_00000000028ddc40 .part L_00000000028e9800, 14, 1;
L_00000000028ddce0 .part L_00000000028ec1a8, 14, 1;
L_00000000028ddd80 .part L_0000000002942830, 14, 1;
L_00000000028dde20 .part L_00000000028e9800, 15, 1;
L_00000000028ddec0 .part L_00000000028ec1a8, 15, 1;
L_00000000028ddf60 .part L_0000000002942830, 15, 1;
LS_00000000028de000_0_0 .concat8 [ 1 1 1 1], L_00000000028e8680, L_00000000028e9c60, L_00000000028e8a70, L_00000000028e9db0;
LS_00000000028de000_0_4 .concat8 [ 1 1 1 1], L_00000000029344f0, L_0000000002934330, L_00000000029358a0, L_0000000002934bf0;
LS_00000000028de000_0_8 .concat8 [ 1 1 1 1], L_0000000002934f70, L_0000000002934db0, L_0000000002935830, L_0000000002935050;
LS_00000000028de000_0_12 .concat8 [ 1 1 1 1], L_0000000002935c90, L_0000000002935de0, L_00000000029365f0, L_00000000029366d0;
L_00000000028de000 .concat8 [ 4 4 4 4], LS_00000000028de000_0_0, LS_00000000028de000_0_4, LS_00000000028de000_0_8, LS_00000000028de000_0_12;
LS_0000000002942830_0_0 .concat8 [ 1 1 1 1], L_00000000028ec160, L_00000000028e9a30, L_00000000028e8990, L_00000000028ea050;
LS_0000000002942830_0_4 .concat8 [ 1 1 1 1], L_0000000002934800, L_0000000002935910, L_00000000029343a0, L_0000000002935130;
LS_0000000002942830_0_8 .concat8 [ 1 1 1 1], L_0000000002934790, L_0000000002934d40, L_0000000002934950, L_0000000002934fe0;
LS_0000000002942830_0_12 .concat8 [ 1 1 1 1], L_0000000002935bb0, L_0000000002936010, L_0000000002936890, L_0000000002936740;
LS_0000000002942830_0_16 .concat8 [ 1 0 0 0], L_0000000002937690;
LS_0000000002942830_1_0 .concat8 [ 4 4 4 4], LS_0000000002942830_0_0, LS_0000000002942830_0_4, LS_0000000002942830_0_8, LS_0000000002942830_0_12;
LS_0000000002942830_1_4 .concat8 [ 1 0 0 0], LS_0000000002942830_0_16;
L_0000000002942830 .concat8 [ 16 1 0 0], LS_0000000002942830_1_0, LS_0000000002942830_1_4;
L_0000000002942bf0 .part L_0000000002942830, 16, 1;
L_0000000002942a10 .part L_0000000002942830, 16, 1;
L_00000000029425b0 .part L_0000000002942830, 15, 1;
L_0000000002942ab0 .concat [ 16 16 0 0], L_00000000028ec1a8, L_00000000028e9800;
L_00000000029414d0 .reduce/nor L_0000000002942ab0;
L_0000000002943410 .concat8 [ 1 1 1 1], L_0000000002943190, L_0000000002942bf0, L_00000000029414d0, L_0000000002936900;
L_0000000002943190 .part L_00000000028de000, 15, 1;
S_00000000028b7280 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002814750 .param/l "i" 0 5 15, +C4<00>;
S_00000000028b7a00 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028b7280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028e84c0 .functor XOR 1, L_00000000028dd2e0, L_00000000028dbee0, C4<0>, C4<0>;
L_00000000028e8680 .functor XOR 1, L_00000000028e84c0, L_00000000028db6c0, C4<0>, C4<0>;
L_00000000028e9870 .functor AND 1, L_00000000028dd2e0, L_00000000028dbee0, C4<1>, C4<1>;
L_00000000028e8840 .functor AND 1, L_00000000028dd2e0, L_00000000028db6c0, C4<1>, C4<1>;
L_00000000028e8760 .functor OR 1, L_00000000028e9870, L_00000000028e8840, C4<0>, C4<0>;
L_00000000028e98e0 .functor AND 1, L_00000000028dbee0, L_00000000028db6c0, C4<1>, C4<1>;
L_00000000028e9a30 .functor OR 1, L_00000000028e8760, L_00000000028e98e0, C4<0>, C4<0>;
v00000000028bf0d0_0 .net *"_s0", 0 0, L_00000000028e84c0;  1 drivers
v00000000028c0ed0_0 .net *"_s10", 0 0, L_00000000028e98e0;  1 drivers
v00000000028bea90_0 .net *"_s4", 0 0, L_00000000028e9870;  1 drivers
v00000000028c0250_0 .net *"_s6", 0 0, L_00000000028e8840;  1 drivers
v00000000028bf530_0 .net *"_s8", 0 0, L_00000000028e8760;  1 drivers
v00000000028beb30_0 .net "a", 0 0, L_00000000028dd2e0;  1 drivers
v00000000028bfc10_0 .net "b", 0 0, L_00000000028dbee0;  1 drivers
v00000000028c06b0_0 .net "cin", 0 0, L_00000000028db6c0;  1 drivers
v00000000028c0890_0 .net "cout", 0 0, L_00000000028e9a30;  1 drivers
v00000000028beef0_0 .net "sum", 0 0, L_00000000028e8680;  1 drivers
S_00000000028c5130 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_00000000028153d0 .param/l "i" 0 5 15, +C4<01>;
S_00000000028c4830 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c5130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028e9b10 .functor XOR 1, L_00000000028dcb60, L_00000000028dbf80, C4<0>, C4<0>;
L_00000000028e9c60 .functor XOR 1, L_00000000028e9b10, L_00000000028dbb20, C4<0>, C4<0>;
L_00000000028e88b0 .functor AND 1, L_00000000028dcb60, L_00000000028dbf80, C4<1>, C4<1>;
L_00000000028e8290 .functor AND 1, L_00000000028dcb60, L_00000000028dbb20, C4<1>, C4<1>;
L_00000000028e8450 .functor OR 1, L_00000000028e88b0, L_00000000028e8290, C4<0>, C4<0>;
L_00000000028e8920 .functor AND 1, L_00000000028dbf80, L_00000000028dbb20, C4<1>, C4<1>;
L_00000000028e8990 .functor OR 1, L_00000000028e8450, L_00000000028e8920, C4<0>, C4<0>;
v00000000028c0cf0_0 .net *"_s0", 0 0, L_00000000028e9b10;  1 drivers
v00000000028c1010_0 .net *"_s10", 0 0, L_00000000028e8920;  1 drivers
v00000000028bf210_0 .net *"_s4", 0 0, L_00000000028e88b0;  1 drivers
v00000000028be8b0_0 .net *"_s6", 0 0, L_00000000028e8290;  1 drivers
v00000000028c0930_0 .net *"_s8", 0 0, L_00000000028e8450;  1 drivers
v00000000028bf5d0_0 .net "a", 0 0, L_00000000028dcb60;  1 drivers
v00000000028bebd0_0 .net "b", 0 0, L_00000000028dbf80;  1 drivers
v00000000028bef90_0 .net "cin", 0 0, L_00000000028dbb20;  1 drivers
v00000000028c0f70_0 .net "cout", 0 0, L_00000000028e8990;  1 drivers
v00000000028be950_0 .net "sum", 0 0, L_00000000028e9c60;  1 drivers
S_00000000028c49b0 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002814d10 .param/l "i" 0 5 15, +C4<010>;
S_00000000028c4fb0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c49b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028e8a00 .functor XOR 1, L_00000000028dc480, L_00000000028db3a0, C4<0>, C4<0>;
L_00000000028e8a70 .functor XOR 1, L_00000000028e8a00, L_00000000028db300, C4<0>, C4<0>;
L_00000000028e9e90 .functor AND 1, L_00000000028dc480, L_00000000028db3a0, C4<1>, C4<1>;
L_00000000028e9f00 .functor AND 1, L_00000000028dc480, L_00000000028db300, C4<1>, C4<1>;
L_00000000028e9f70 .functor OR 1, L_00000000028e9e90, L_00000000028e9f00, C4<0>, C4<0>;
L_00000000028e9fe0 .functor AND 1, L_00000000028db3a0, L_00000000028db300, C4<1>, C4<1>;
L_00000000028ea050 .functor OR 1, L_00000000028e9f70, L_00000000028e9fe0, C4<0>, C4<0>;
v00000000028c09d0_0 .net *"_s0", 0 0, L_00000000028e8a00;  1 drivers
v00000000028c0d90_0 .net *"_s10", 0 0, L_00000000028e9fe0;  1 drivers
v00000000028c0070_0 .net *"_s4", 0 0, L_00000000028e9e90;  1 drivers
v00000000028bec70_0 .net *"_s6", 0 0, L_00000000028e9f00;  1 drivers
v00000000028bed10_0 .net *"_s8", 0 0, L_00000000028e9f70;  1 drivers
v00000000028bedb0_0 .net "a", 0 0, L_00000000028dc480;  1 drivers
v00000000028c0110_0 .net "b", 0 0, L_00000000028db3a0;  1 drivers
v00000000028bf030_0 .net "cin", 0 0, L_00000000028db300;  1 drivers
v00000000028bf2b0_0 .net "cout", 0 0, L_00000000028ea050;  1 drivers
v00000000028bf350_0 .net "sum", 0 0, L_00000000028e8a70;  1 drivers
S_00000000028c5d30 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002815110 .param/l "i" 0 5 15, +C4<011>;
S_00000000028c58b0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c5d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000028e9d40 .functor XOR 1, L_00000000028dc520, L_00000000028db440, C4<0>, C4<0>;
L_00000000028e9db0 .functor XOR 1, L_00000000028e9d40, L_00000000028dc200, C4<0>, C4<0>;
L_00000000028e9e20 .functor AND 1, L_00000000028dc520, L_00000000028db440, C4<1>, C4<1>;
L_0000000002935750 .functor AND 1, L_00000000028dc520, L_00000000028dc200, C4<1>, C4<1>;
L_0000000002934c60 .functor OR 1, L_00000000028e9e20, L_0000000002935750, C4<0>, C4<0>;
L_00000000029351a0 .functor AND 1, L_00000000028db440, L_00000000028dc200, C4<1>, C4<1>;
L_0000000002934800 .functor OR 1, L_0000000002934c60, L_00000000029351a0, C4<0>, C4<0>;
v00000000028bffd0_0 .net *"_s0", 0 0, L_00000000028e9d40;  1 drivers
v00000000028c01b0_0 .net *"_s10", 0 0, L_00000000029351a0;  1 drivers
v00000000028bfcb0_0 .net *"_s4", 0 0, L_00000000028e9e20;  1 drivers
v00000000028bf3f0_0 .net *"_s6", 0 0, L_0000000002935750;  1 drivers
v00000000028bff30_0 .net *"_s8", 0 0, L_0000000002934c60;  1 drivers
v00000000028bfd50_0 .net "a", 0 0, L_00000000028dc520;  1 drivers
v00000000028bf670_0 .net "b", 0 0, L_00000000028db440;  1 drivers
v00000000028bf710_0 .net "cin", 0 0, L_00000000028dc200;  1 drivers
v00000000028c0390_0 .net "cout", 0 0, L_0000000002934800;  1 drivers
v00000000028bf7b0_0 .net "sum", 0 0, L_00000000028e9db0;  1 drivers
S_00000000028c4b30 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002814f10 .param/l "i" 0 5 15, +C4<0100>;
S_00000000028c5eb0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c4b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029345d0 .functor XOR 1, L_00000000028dce80, L_00000000028dc020, C4<0>, C4<0>;
L_00000000029344f0 .functor XOR 1, L_00000000029345d0, L_00000000028dbbc0, C4<0>, C4<0>;
L_00000000029349c0 .functor AND 1, L_00000000028dce80, L_00000000028dc020, C4<1>, C4<1>;
L_00000000029359f0 .functor AND 1, L_00000000028dce80, L_00000000028dbbc0, C4<1>, C4<1>;
L_0000000002934640 .functor OR 1, L_00000000029349c0, L_00000000029359f0, C4<0>, C4<0>;
L_0000000002935440 .functor AND 1, L_00000000028dc020, L_00000000028dbbc0, C4<1>, C4<1>;
L_0000000002935910 .functor OR 1, L_0000000002934640, L_0000000002935440, C4<0>, C4<0>;
v00000000028c0a70_0 .net *"_s0", 0 0, L_00000000029345d0;  1 drivers
v00000000028bfad0_0 .net *"_s10", 0 0, L_0000000002935440;  1 drivers
v00000000028c02f0_0 .net *"_s4", 0 0, L_00000000029349c0;  1 drivers
v00000000028bf850_0 .net *"_s6", 0 0, L_00000000029359f0;  1 drivers
v00000000028bf8f0_0 .net *"_s8", 0 0, L_0000000002934640;  1 drivers
v00000000028bf990_0 .net "a", 0 0, L_00000000028dce80;  1 drivers
v00000000028bfb70_0 .net "b", 0 0, L_00000000028dc020;  1 drivers
v00000000028c0bb0_0 .net "cin", 0 0, L_00000000028dbbc0;  1 drivers
v00000000028bfe90_0 .net "cout", 0 0, L_0000000002935910;  1 drivers
v00000000028c0430_0 .net "sum", 0 0, L_00000000029344f0;  1 drivers
S_00000000028c5430 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002814d90 .param/l "i" 0 5 15, +C4<0101>;
S_00000000028c5730 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002934410 .functor XOR 1, L_00000000028dcca0, L_00000000028db120, C4<0>, C4<0>;
L_0000000002934330 .functor XOR 1, L_0000000002934410, L_00000000028dd1a0, C4<0>, C4<0>;
L_00000000029346b0 .functor AND 1, L_00000000028dcca0, L_00000000028db120, C4<1>, C4<1>;
L_00000000029352f0 .functor AND 1, L_00000000028dcca0, L_00000000028dd1a0, C4<1>, C4<1>;
L_0000000002934b80 .functor OR 1, L_00000000029346b0, L_00000000029352f0, C4<0>, C4<0>;
L_00000000029354b0 .functor AND 1, L_00000000028db120, L_00000000028dd1a0, C4<1>, C4<1>;
L_00000000029343a0 .functor OR 1, L_0000000002934b80, L_00000000029354b0, C4<0>, C4<0>;
v00000000028c04d0_0 .net *"_s0", 0 0, L_0000000002934410;  1 drivers
v00000000028c0750_0 .net *"_s10", 0 0, L_00000000029354b0;  1 drivers
v00000000028c07f0_0 .net *"_s4", 0 0, L_00000000029346b0;  1 drivers
v00000000028c0c50_0 .net *"_s6", 0 0, L_00000000029352f0;  1 drivers
v00000000028c1c90_0 .net *"_s8", 0 0, L_0000000002934b80;  1 drivers
v00000000028c2cd0_0 .net "a", 0 0, L_00000000028dcca0;  1 drivers
v00000000028c1d30_0 .net "b", 0 0, L_00000000028db120;  1 drivers
v00000000028c36d0_0 .net "cin", 0 0, L_00000000028dd1a0;  1 drivers
v00000000028c1290_0 .net "cout", 0 0, L_00000000029343a0;  1 drivers
v00000000028c1470_0 .net "sum", 0 0, L_0000000002934330;  1 drivers
S_00000000028c4cb0 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002814b50 .param/l "i" 0 5 15, +C4<0110>;
S_00000000028c52b0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002934560 .functor XOR 1, L_00000000028dcac0, L_00000000028dcc00, C4<0>, C4<0>;
L_00000000029358a0 .functor XOR 1, L_0000000002934560, L_00000000028dc0c0, C4<0>, C4<0>;
L_0000000002934a30 .functor AND 1, L_00000000028dcac0, L_00000000028dcc00, C4<1>, C4<1>;
L_0000000002934aa0 .functor AND 1, L_00000000028dcac0, L_00000000028dc0c0, C4<1>, C4<1>;
L_0000000002934720 .functor OR 1, L_0000000002934a30, L_0000000002934aa0, C4<0>, C4<0>;
L_0000000002934480 .functor AND 1, L_00000000028dcc00, L_00000000028dc0c0, C4<1>, C4<1>;
L_0000000002935130 .functor OR 1, L_0000000002934720, L_0000000002934480, C4<0>, C4<0>;
v00000000028c2690_0 .net *"_s0", 0 0, L_0000000002934560;  1 drivers
v00000000028c1ab0_0 .net *"_s10", 0 0, L_0000000002934480;  1 drivers
v00000000028c2b90_0 .net *"_s4", 0 0, L_0000000002934a30;  1 drivers
v00000000028c2c30_0 .net *"_s6", 0 0, L_0000000002934aa0;  1 drivers
v00000000028c24b0_0 .net *"_s8", 0 0, L_0000000002934720;  1 drivers
v00000000028c1e70_0 .net "a", 0 0, L_00000000028dcac0;  1 drivers
v00000000028c10b0_0 .net "b", 0 0, L_00000000028dcc00;  1 drivers
v00000000028c29b0_0 .net "cin", 0 0, L_00000000028dc0c0;  1 drivers
v00000000028c3270_0 .net "cout", 0 0, L_0000000002935130;  1 drivers
v00000000028c1dd0_0 .net "sum", 0 0, L_00000000029358a0;  1 drivers
S_00000000028c4e30 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_00000000028150d0 .param/l "i" 0 5 15, +C4<0111>;
S_00000000028c55b0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c4e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002934b10 .functor XOR 1, L_00000000028dcf20, L_00000000028dd880, C4<0>, C4<0>;
L_0000000002934bf0 .functor XOR 1, L_0000000002934b10, L_00000000028dc5c0, C4<0>, C4<0>;
L_0000000002934cd0 .functor AND 1, L_00000000028dcf20, L_00000000028dd880, C4<1>, C4<1>;
L_0000000002935670 .functor AND 1, L_00000000028dcf20, L_00000000028dc5c0, C4<1>, C4<1>;
L_0000000002935980 .functor OR 1, L_0000000002934cd0, L_0000000002935670, C4<0>, C4<0>;
L_0000000002935520 .functor AND 1, L_00000000028dd880, L_00000000028dc5c0, C4<1>, C4<1>;
L_0000000002934790 .functor OR 1, L_0000000002935980, L_0000000002935520, C4<0>, C4<0>;
v00000000028c20f0_0 .net *"_s0", 0 0, L_0000000002934b10;  1 drivers
v00000000028c1f10_0 .net *"_s10", 0 0, L_0000000002935520;  1 drivers
v00000000028c1510_0 .net *"_s4", 0 0, L_0000000002934cd0;  1 drivers
v00000000028c1fb0_0 .net *"_s6", 0 0, L_0000000002935670;  1 drivers
v00000000028c2f50_0 .net *"_s8", 0 0, L_0000000002935980;  1 drivers
v00000000028c3630_0 .net "a", 0 0, L_00000000028dcf20;  1 drivers
v00000000028c2550_0 .net "b", 0 0, L_00000000028dd880;  1 drivers
v00000000028c2e10_0 .net "cin", 0 0, L_00000000028dc5c0;  1 drivers
v00000000028c15b0_0 .net "cout", 0 0, L_0000000002934790;  1 drivers
v00000000028c1b50_0 .net "sum", 0 0, L_0000000002934bf0;  1 drivers
S_00000000028c5a30 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002815290 .param/l "i" 0 5 15, +C4<01000>;
S_00000000028c5bb0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c5a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002934e20 .functor XOR 1, L_00000000028dd7e0, L_00000000028dc160, C4<0>, C4<0>;
L_0000000002934f70 .functor XOR 1, L_0000000002934e20, L_00000000028dc2a0, C4<0>, C4<0>;
L_00000000029342c0 .functor AND 1, L_00000000028dd7e0, L_00000000028dc160, C4<1>, C4<1>;
L_0000000002934870 .functor AND 1, L_00000000028dd7e0, L_00000000028dc2a0, C4<1>, C4<1>;
L_0000000002935590 .functor OR 1, L_00000000029342c0, L_0000000002934870, C4<0>, C4<0>;
L_0000000002935a60 .functor AND 1, L_00000000028dc160, L_00000000028dc2a0, C4<1>, C4<1>;
L_0000000002934d40 .functor OR 1, L_0000000002935590, L_0000000002935a60, C4<0>, C4<0>;
v00000000028c2050_0 .net *"_s0", 0 0, L_0000000002934e20;  1 drivers
v00000000028c2ff0_0 .net *"_s10", 0 0, L_0000000002935a60;  1 drivers
v00000000028c2d70_0 .net *"_s4", 0 0, L_00000000029342c0;  1 drivers
v00000000028c2730_0 .net *"_s6", 0 0, L_0000000002934870;  1 drivers
v00000000028c3810_0 .net *"_s8", 0 0, L_0000000002935590;  1 drivers
v00000000028c22d0_0 .net "a", 0 0, L_00000000028dd7e0;  1 drivers
v00000000028c3770_0 .net "b", 0 0, L_00000000028dc160;  1 drivers
v00000000028c1bf0_0 .net "cin", 0 0, L_00000000028dc2a0;  1 drivers
v00000000028c25f0_0 .net "cout", 0 0, L_0000000002934d40;  1 drivers
v00000000028c2410_0 .net "sum", 0 0, L_0000000002934f70;  1 drivers
S_00000000028c40b0 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002814b90 .param/l "i" 0 5 15, +C4<01001>;
S_00000000028c4230 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029348e0 .functor XOR 1, L_00000000028dcfc0, L_00000000028dd060, C4<0>, C4<0>;
L_0000000002934db0 .functor XOR 1, L_00000000029348e0, L_00000000028dd240, C4<0>, C4<0>;
L_0000000002935600 .functor AND 1, L_00000000028dcfc0, L_00000000028dd060, C4<1>, C4<1>;
L_00000000029357c0 .functor AND 1, L_00000000028dcfc0, L_00000000028dd240, C4<1>, C4<1>;
L_00000000029356e0 .functor OR 1, L_0000000002935600, L_00000000029357c0, C4<0>, C4<0>;
L_0000000002934170 .functor AND 1, L_00000000028dd060, L_00000000028dd240, C4<1>, C4<1>;
L_0000000002934950 .functor OR 1, L_00000000029356e0, L_0000000002934170, C4<0>, C4<0>;
v00000000028c3450_0 .net *"_s0", 0 0, L_00000000029348e0;  1 drivers
v00000000028c11f0_0 .net *"_s10", 0 0, L_0000000002934170;  1 drivers
v00000000028c2190_0 .net *"_s4", 0 0, L_0000000002935600;  1 drivers
v00000000028c2230_0 .net *"_s6", 0 0, L_00000000029357c0;  1 drivers
v00000000028c16f0_0 .net *"_s8", 0 0, L_00000000029356e0;  1 drivers
v00000000028c18d0_0 .net "a", 0 0, L_00000000028dcfc0;  1 drivers
v00000000028c2370_0 .net "b", 0 0, L_00000000028dd060;  1 drivers
v00000000028c2eb0_0 .net "cin", 0 0, L_00000000028dd240;  1 drivers
v00000000028c3590_0 .net "cout", 0 0, L_0000000002934950;  1 drivers
v00000000028c27d0_0 .net "sum", 0 0, L_0000000002934db0;  1 drivers
S_00000000028c43b0 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002814e90 .param/l "i" 0 5 15, +C4<01010>;
S_00000000028c4530 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029341e0 .functor XOR 1, L_00000000028dc340, L_00000000028dd4c0, C4<0>, C4<0>;
L_0000000002935830 .functor XOR 1, L_00000000029341e0, L_00000000028dd560, C4<0>, C4<0>;
L_0000000002935ad0 .functor AND 1, L_00000000028dc340, L_00000000028dd4c0, C4<1>, C4<1>;
L_0000000002935b40 .functor AND 1, L_00000000028dc340, L_00000000028dd560, C4<1>, C4<1>;
L_0000000002934e90 .functor OR 1, L_0000000002935ad0, L_0000000002935b40, C4<0>, C4<0>;
L_0000000002934f00 .functor AND 1, L_00000000028dd4c0, L_00000000028dd560, C4<1>, C4<1>;
L_0000000002934fe0 .functor OR 1, L_0000000002934e90, L_0000000002934f00, C4<0>, C4<0>;
v00000000028c1150_0 .net *"_s0", 0 0, L_00000000029341e0;  1 drivers
v00000000028c1a10_0 .net *"_s10", 0 0, L_0000000002934f00;  1 drivers
v00000000028c33b0_0 .net *"_s4", 0 0, L_0000000002935ad0;  1 drivers
v00000000028c2a50_0 .net *"_s6", 0 0, L_0000000002935b40;  1 drivers
v00000000028c1330_0 .net *"_s8", 0 0, L_0000000002934e90;  1 drivers
v00000000028c3090_0 .net "a", 0 0, L_00000000028dc340;  1 drivers
v00000000028c2870_0 .net "b", 0 0, L_00000000028dd4c0;  1 drivers
v00000000028c3310_0 .net "cin", 0 0, L_00000000028dd560;  1 drivers
v00000000028c2910_0 .net "cout", 0 0, L_0000000002934fe0;  1 drivers
v00000000028c2af0_0 .net "sum", 0 0, L_0000000002935830;  1 drivers
S_00000000028c46b0 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002814ed0 .param/l "i" 0 5 15, +C4<01011>;
S_00000000028c60c0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c46b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002935360 .functor XOR 1, L_00000000028dd6a0, L_00000000028dc660, C4<0>, C4<0>;
L_0000000002935050 .functor XOR 1, L_0000000002935360, L_00000000028dc700, C4<0>, C4<0>;
L_00000000029350c0 .functor AND 1, L_00000000028dd6a0, L_00000000028dc660, C4<1>, C4<1>;
L_0000000002935210 .functor AND 1, L_00000000028dd6a0, L_00000000028dc700, C4<1>, C4<1>;
L_0000000002935280 .functor OR 1, L_00000000029350c0, L_0000000002935210, C4<0>, C4<0>;
L_00000000029353d0 .functor AND 1, L_00000000028dc660, L_00000000028dc700, C4<1>, C4<1>;
L_0000000002935bb0 .functor OR 1, L_0000000002935280, L_00000000029353d0, C4<0>, C4<0>;
v00000000028c34f0_0 .net *"_s0", 0 0, L_0000000002935360;  1 drivers
v00000000028c3130_0 .net *"_s10", 0 0, L_00000000029353d0;  1 drivers
v00000000028c31d0_0 .net *"_s4", 0 0, L_00000000029350c0;  1 drivers
v00000000028c13d0_0 .net *"_s6", 0 0, L_0000000002935210;  1 drivers
v00000000028c1650_0 .net *"_s8", 0 0, L_0000000002935280;  1 drivers
v00000000028c1790_0 .net "a", 0 0, L_00000000028dd6a0;  1 drivers
v00000000028c1830_0 .net "b", 0 0, L_00000000028dc660;  1 drivers
v00000000028c1970_0 .net "cin", 0 0, L_00000000028dc700;  1 drivers
v00000000028c39f0_0 .net "cout", 0 0, L_0000000002935bb0;  1 drivers
v00000000028c3bd0_0 .net "sum", 0 0, L_0000000002935050;  1 drivers
S_00000000028c6b40 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002814f50 .param/l "i" 0 5 15, +C4<01100>;
S_00000000028c69c0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002935c20 .functor XOR 1, L_00000000028db1c0, L_00000000028dd9c0, C4<0>, C4<0>;
L_0000000002935c90 .functor XOR 1, L_0000000002935c20, L_00000000028ddba0, C4<0>, C4<0>;
L_0000000002935d00 .functor AND 1, L_00000000028db1c0, L_00000000028dd9c0, C4<1>, C4<1>;
L_0000000002934250 .functor AND 1, L_00000000028db1c0, L_00000000028ddba0, C4<1>, C4<1>;
L_0000000002935e50 .functor OR 1, L_0000000002935d00, L_0000000002934250, C4<0>, C4<0>;
L_0000000002935d70 .functor AND 1, L_00000000028dd9c0, L_00000000028ddba0, C4<1>, C4<1>;
L_0000000002936010 .functor OR 1, L_0000000002935e50, L_0000000002935d70, C4<0>, C4<0>;
v00000000028c3f90_0 .net *"_s0", 0 0, L_0000000002935c20;  1 drivers
v00000000028c3a90_0 .net *"_s10", 0 0, L_0000000002935d70;  1 drivers
v00000000028c3b30_0 .net *"_s4", 0 0, L_0000000002935d00;  1 drivers
v00000000028c3c70_0 .net *"_s6", 0 0, L_0000000002934250;  1 drivers
v00000000028c3ef0_0 .net *"_s8", 0 0, L_0000000002935e50;  1 drivers
v00000000028c38b0_0 .net "a", 0 0, L_00000000028db1c0;  1 drivers
v00000000028c3950_0 .net "b", 0 0, L_00000000028dd9c0;  1 drivers
v00000000028c3d10_0 .net "cin", 0 0, L_00000000028ddba0;  1 drivers
v00000000028c3db0_0 .net "cout", 0 0, L_0000000002936010;  1 drivers
v00000000028c3e50_0 .net "sum", 0 0, L_0000000002935c90;  1 drivers
S_00000000028c6cc0 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002815810 .param/l "i" 0 5 15, +C4<01101>;
S_00000000028c6e40 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002936080 .functor XOR 1, L_00000000028dda60, L_00000000028dd920, C4<0>, C4<0>;
L_0000000002935de0 .functor XOR 1, L_0000000002936080, L_00000000028ddb00, C4<0>, C4<0>;
L_0000000002935ec0 .functor AND 1, L_00000000028dda60, L_00000000028dd920, C4<1>, C4<1>;
L_0000000002935f30 .functor AND 1, L_00000000028dda60, L_00000000028ddb00, C4<1>, C4<1>;
L_0000000002935fa0 .functor OR 1, L_0000000002935ec0, L_0000000002935f30, C4<0>, C4<0>;
L_00000000029375b0 .functor AND 1, L_00000000028dd920, L_00000000028ddb00, C4<1>, C4<1>;
L_0000000002936890 .functor OR 1, L_0000000002935fa0, L_00000000029375b0, C4<0>, C4<0>;
v00000000028cbc40_0 .net *"_s0", 0 0, L_0000000002936080;  1 drivers
v00000000028cca00_0 .net *"_s10", 0 0, L_00000000029375b0;  1 drivers
v00000000028cb880_0 .net *"_s4", 0 0, L_0000000002935ec0;  1 drivers
v00000000028cb560_0 .net *"_s6", 0 0, L_0000000002935f30;  1 drivers
v00000000028cc3c0_0 .net *"_s8", 0 0, L_0000000002935fa0;  1 drivers
v00000000028cbec0_0 .net "a", 0 0, L_00000000028dda60;  1 drivers
v00000000028ccf00_0 .net "b", 0 0, L_00000000028dd920;  1 drivers
v00000000028cc640_0 .net "cin", 0 0, L_00000000028ddb00;  1 drivers
v00000000028cb920_0 .net "cout", 0 0, L_0000000002936890;  1 drivers
v00000000028ccfa0_0 .net "sum", 0 0, L_0000000002935de0;  1 drivers
S_00000000028c6fc0 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002815910 .param/l "i" 0 5 15, +C4<01110>;
S_00000000028c6840 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c6fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002936f20 .functor XOR 1, L_00000000028ddc40, L_00000000028ddce0, C4<0>, C4<0>;
L_00000000029365f0 .functor XOR 1, L_0000000002936f20, L_00000000028ddd80, C4<0>, C4<0>;
L_00000000029367b0 .functor AND 1, L_00000000028ddc40, L_00000000028ddce0, C4<1>, C4<1>;
L_0000000002937540 .functor AND 1, L_00000000028ddc40, L_00000000028ddd80, C4<1>, C4<1>;
L_0000000002937cb0 .functor OR 1, L_00000000029367b0, L_0000000002937540, C4<0>, C4<0>;
L_0000000002936660 .functor AND 1, L_00000000028ddce0, L_00000000028ddd80, C4<1>, C4<1>;
L_0000000002936740 .functor OR 1, L_0000000002937cb0, L_0000000002936660, C4<0>, C4<0>;
v00000000028cc460_0 .net *"_s0", 0 0, L_0000000002936f20;  1 drivers
v00000000028cbce0_0 .net *"_s10", 0 0, L_0000000002936660;  1 drivers
v00000000028cb2e0_0 .net *"_s4", 0 0, L_00000000029367b0;  1 drivers
v00000000028cce60_0 .net *"_s6", 0 0, L_0000000002937540;  1 drivers
v00000000028cb6a0_0 .net *"_s8", 0 0, L_0000000002937cb0;  1 drivers
v00000000028cb9c0_0 .net "a", 0 0, L_00000000028ddc40;  1 drivers
v00000000028cba60_0 .net "b", 0 0, L_00000000028ddce0;  1 drivers
v00000000028cb7e0_0 .net "cin", 0 0, L_00000000028ddd80;  1 drivers
v00000000028cc000_0 .net "cout", 0 0, L_0000000002936740;  1 drivers
v00000000028cb4c0_0 .net "sum", 0 0, L_00000000029365f0;  1 drivers
S_00000000028c7140 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_00000000028b7100;
 .timescale 0 0;
P_0000000002815950 .param/l "i" 0 5 15, +C4<01111>;
S_00000000028c63c0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c7140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029373f0 .functor XOR 1, L_00000000028dde20, L_00000000028ddec0, C4<0>, C4<0>;
L_00000000029366d0 .functor XOR 1, L_00000000029373f0, L_00000000028ddf60, C4<0>, C4<0>;
L_0000000002936510 .functor AND 1, L_00000000028dde20, L_00000000028ddec0, C4<1>, C4<1>;
L_00000000029369e0 .functor AND 1, L_00000000028dde20, L_00000000028ddf60, C4<1>, C4<1>;
L_00000000029371c0 .functor OR 1, L_0000000002936510, L_00000000029369e0, C4<0>, C4<0>;
L_0000000002936820 .functor AND 1, L_00000000028ddec0, L_00000000028ddf60, C4<1>, C4<1>;
L_0000000002937690 .functor OR 1, L_00000000029371c0, L_0000000002936820, C4<0>, C4<0>;
v00000000028ccbe0_0 .net *"_s0", 0 0, L_00000000029373f0;  1 drivers
v00000000028cc1e0_0 .net *"_s10", 0 0, L_0000000002936820;  1 drivers
v00000000028caf20_0 .net *"_s4", 0 0, L_0000000002936510;  1 drivers
v00000000028cc6e0_0 .net *"_s6", 0 0, L_00000000029369e0;  1 drivers
v00000000028ccc80_0 .net *"_s8", 0 0, L_00000000029371c0;  1 drivers
v00000000028cc280_0 .net "a", 0 0, L_00000000028dde20;  1 drivers
v00000000028cafc0_0 .net "b", 0 0, L_00000000028ddec0;  1 drivers
v00000000028cb100_0 .net "cin", 0 0, L_00000000028ddf60;  1 drivers
v00000000028cb060_0 .net "cout", 0 0, L_0000000002937690;  1 drivers
v00000000028cbb00_0 .net "sum", 0 0, L_00000000029366d0;  1 drivers
S_00000000028c7740 .scope module, "add2" "nbit_adder" 5 36, 5 1 0, S_00000000028b6c80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_0000000002814f90 .param/l "size" 0 5 2, +C4<00000000000000000000000000010000>;
L_000000000293a090 .functor XOR 1, L_0000000002941c50, L_0000000002941cf0, C4<0>, C4<0>;
L_00000000028ec1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028ca2a0_0 .net/2s *"_s116", 0 0, L_00000000028ec1f0;  1 drivers
v00000000028d77a0_0 .net *"_s121", 0 0, L_0000000002941f70;  1 drivers
v00000000028d7fc0_0 .net *"_s125", 0 0, L_0000000002941c50;  1 drivers
v00000000028d86a0_0 .net *"_s127", 0 0, L_0000000002941cf0;  1 drivers
v00000000028d6260_0 .net *"_s128", 0 0, L_000000000293a090;  1 drivers
v00000000028d7b60_0 .net *"_s132", 31 0, L_0000000002942010;  1 drivers
v00000000028d64e0_0 .net *"_s135", 0 0, L_0000000002944090;  1 drivers
v00000000028d7980_0 .net *"_s140", 0 0, L_0000000002943c30;  1 drivers
v00000000028d66c0_0 .net "carry", 16 0, L_0000000002941a70;  1 drivers
v00000000028d7c00_0 .net8 "f", 3 0, RS_000000000285f188;  alias, 2 drivers
v00000000028d8420_0 .net "in1", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028d6d00_0 .net "in2", 15 0, L_00000000028de000;  alias, 1 drivers
v00000000028d8740_0 .net "return1", 15 0, L_00000000029419d0;  alias, 1 drivers
L_0000000002941e30 .part v00000000028d7ac0_0, 0, 1;
L_0000000002943910 .part L_00000000028de000, 0, 1;
L_00000000029420b0 .part L_0000000002941a70, 0, 1;
L_0000000002941930 .part v00000000028d7ac0_0, 1, 1;
L_0000000002943230 .part L_00000000028de000, 1, 1;
L_0000000002942510 .part L_0000000002941a70, 1, 1;
L_0000000002942330 .part v00000000028d7ac0_0, 2, 1;
L_00000000029421f0 .part L_00000000028de000, 2, 1;
L_0000000002942290 .part L_0000000002941a70, 2, 1;
L_0000000002942b50 .part v00000000028d7ac0_0, 3, 1;
L_0000000002941ed0 .part L_00000000028de000, 3, 1;
L_0000000002941b10 .part L_0000000002941a70, 3, 1;
L_0000000002942d30 .part v00000000028d7ac0_0, 4, 1;
L_00000000029411b0 .part L_00000000028de000, 4, 1;
L_00000000029432d0 .part L_0000000002941a70, 4, 1;
L_0000000002942c90 .part v00000000028d7ac0_0, 5, 1;
L_0000000002942dd0 .part L_00000000028de000, 5, 1;
L_0000000002942f10 .part L_0000000002941a70, 5, 1;
L_0000000002942150 .part v00000000028d7ac0_0, 6, 1;
L_0000000002943550 .part L_00000000028de000, 6, 1;
L_00000000029423d0 .part L_0000000002941a70, 6, 1;
L_0000000002942470 .part v00000000028d7ac0_0, 7, 1;
L_0000000002942650 .part L_00000000028de000, 7, 1;
L_00000000029426f0 .part L_0000000002941a70, 7, 1;
L_00000000029434b0 .part v00000000028d7ac0_0, 8, 1;
L_0000000002941250 .part L_00000000028de000, 8, 1;
L_0000000002942e70 .part L_0000000002941a70, 8, 1;
L_0000000002943050 .part v00000000028d7ac0_0, 9, 1;
L_0000000002942fb0 .part L_00000000028de000, 9, 1;
L_0000000002943370 .part L_0000000002941a70, 9, 1;
L_0000000002941d90 .part v00000000028d7ac0_0, 10, 1;
L_0000000002943690 .part L_00000000028de000, 10, 1;
L_00000000029430f0 .part L_0000000002941a70, 10, 1;
L_00000000029412f0 .part v00000000028d7ac0_0, 11, 1;
L_00000000029435f0 .part L_00000000028de000, 11, 1;
L_0000000002943730 .part L_0000000002941a70, 11, 1;
L_0000000002941430 .part v00000000028d7ac0_0, 12, 1;
L_00000000029437d0 .part L_00000000028de000, 12, 1;
L_0000000002943870 .part L_0000000002941a70, 12, 1;
L_0000000002941390 .part v00000000028d7ac0_0, 13, 1;
L_0000000002941bb0 .part L_00000000028de000, 13, 1;
L_0000000002942790 .part L_0000000002941a70, 13, 1;
L_0000000002941570 .part v00000000028d7ac0_0, 14, 1;
L_0000000002941610 .part L_00000000028de000, 14, 1;
L_00000000029416b0 .part L_0000000002941a70, 14, 1;
L_0000000002941750 .part v00000000028d7ac0_0, 15, 1;
L_0000000002942970 .part L_00000000028de000, 15, 1;
L_00000000029417f0 .part L_0000000002941a70, 15, 1;
LS_00000000029419d0_0_0 .concat8 [ 1 1 1 1], L_0000000002936970, L_0000000002937bd0, L_0000000002936c80, L_0000000002936190;
LS_00000000029419d0_0_4 .concat8 [ 1 1 1 1], L_0000000002937070, L_0000000002937930, L_0000000002936200, L_00000000029395a0;
LS_00000000029419d0_0_8 .concat8 [ 1 1 1 1], L_0000000002938730, L_00000000029397d0, L_0000000002938a40, L_00000000029391b0;
LS_00000000029419d0_0_12 .concat8 [ 1 1 1 1], L_0000000002939530, L_0000000002939290, L_0000000002939370, L_0000000002938490;
L_00000000029419d0 .concat8 [ 4 4 4 4], LS_00000000029419d0_0_0, LS_00000000029419d0_0_4, LS_00000000029419d0_0_8, LS_00000000029419d0_0_12;
LS_0000000002941a70_0_0 .concat8 [ 1 1 1 1], L_00000000028ec1f0, L_0000000002936a50, L_0000000002936c10, L_0000000002937700;
LS_0000000002941a70_0_4 .concat8 [ 1 1 1 1], L_0000000002937770, L_00000000029363c0, L_0000000002937c40, L_0000000002938dc0;
LS_0000000002941a70_0_8 .concat8 [ 1 1 1 1], L_0000000002938420, L_00000000029385e0, L_00000000029390d0, L_00000000029394c0;
LS_0000000002941a70_0_12 .concat8 [ 1 1 1 1], L_00000000029380a0, L_0000000002938d50, L_0000000002938c00, L_00000000029383b0;
LS_0000000002941a70_0_16 .concat8 [ 1 0 0 0], L_0000000002939c30;
LS_0000000002941a70_1_0 .concat8 [ 4 4 4 4], LS_0000000002941a70_0_0, LS_0000000002941a70_0_4, LS_0000000002941a70_0_8, LS_0000000002941a70_0_12;
LS_0000000002941a70_1_4 .concat8 [ 1 0 0 0], LS_0000000002941a70_0_16;
L_0000000002941a70 .concat8 [ 16 1 0 0], LS_0000000002941a70_1_0, LS_0000000002941a70_1_4;
L_0000000002941f70 .part L_0000000002941a70, 16, 1;
L_0000000002941c50 .part L_0000000002941a70, 16, 1;
L_0000000002941cf0 .part L_0000000002941a70, 15, 1;
L_0000000002942010 .concat [ 16 16 0 0], L_00000000028de000, v00000000028d7ac0_0;
L_0000000002944090 .reduce/nor L_0000000002942010;
L_00000000029439b0 .concat8 [ 1 1 1 1], L_0000000002943c30, L_0000000002941f70, L_0000000002944090, L_000000000293a090;
L_0000000002943c30 .part L_00000000029419d0, 15, 1;
S_00000000028c6540 .scope generate, "genblk1[0]" "genblk1[0]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002814fd0 .param/l "i" 0 5 15, +C4<00>;
S_00000000028c72c0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002936ac0 .functor XOR 1, L_0000000002941e30, L_0000000002943910, C4<0>, C4<0>;
L_0000000002936970 .functor XOR 1, L_0000000002936ac0, L_00000000029420b0, C4<0>, C4<0>;
L_00000000029379a0 .functor AND 1, L_0000000002941e30, L_0000000002943910, C4<1>, C4<1>;
L_00000000029370e0 .functor AND 1, L_0000000002941e30, L_00000000029420b0, C4<1>, C4<1>;
L_0000000002937b60 .functor OR 1, L_00000000029379a0, L_00000000029370e0, C4<0>, C4<0>;
L_00000000029372a0 .functor AND 1, L_0000000002943910, L_00000000029420b0, C4<1>, C4<1>;
L_0000000002936a50 .functor OR 1, L_0000000002937b60, L_00000000029372a0, C4<0>, C4<0>;
v00000000028ccdc0_0 .net *"_s0", 0 0, L_0000000002936ac0;  1 drivers
v00000000028cb600_0 .net *"_s10", 0 0, L_00000000029372a0;  1 drivers
v00000000028cbba0_0 .net *"_s4", 0 0, L_00000000029379a0;  1 drivers
v00000000028cbe20_0 .net *"_s6", 0 0, L_00000000029370e0;  1 drivers
v00000000028ccaa0_0 .net *"_s8", 0 0, L_0000000002937b60;  1 drivers
v00000000028ca8e0_0 .net "a", 0 0, L_0000000002941e30;  1 drivers
v00000000028caa20_0 .net "b", 0 0, L_0000000002943910;  1 drivers
v00000000028cc820_0 .net "cin", 0 0, L_00000000029420b0;  1 drivers
v00000000028cc320_0 .net "cout", 0 0, L_0000000002936a50;  1 drivers
v00000000028cc140_0 .net "sum", 0 0, L_0000000002936970;  1 drivers
S_00000000028c7440 .scope generate, "genblk1[1]" "genblk1[1]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_00000000028151d0 .param/l "i" 0 5 15, +C4<01>;
S_00000000028c78c0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c7440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002936b30 .functor XOR 1, L_0000000002941930, L_0000000002943230, C4<0>, C4<0>;
L_0000000002937bd0 .functor XOR 1, L_0000000002936b30, L_0000000002942510, C4<0>, C4<0>;
L_0000000002936ba0 .functor AND 1, L_0000000002941930, L_0000000002943230, C4<1>, C4<1>;
L_0000000002937460 .functor AND 1, L_0000000002941930, L_0000000002942510, C4<1>, C4<1>;
L_0000000002937230 .functor OR 1, L_0000000002936ba0, L_0000000002937460, C4<0>, C4<0>;
L_0000000002937620 .functor AND 1, L_0000000002943230, L_0000000002942510, C4<1>, C4<1>;
L_0000000002936c10 .functor OR 1, L_0000000002937230, L_0000000002937620, C4<0>, C4<0>;
v00000000028cb240_0 .net *"_s0", 0 0, L_0000000002936b30;  1 drivers
v00000000028caac0_0 .net *"_s10", 0 0, L_0000000002937620;  1 drivers
v00000000028cbf60_0 .net *"_s4", 0 0, L_0000000002936ba0;  1 drivers
v00000000028cc960_0 .net *"_s6", 0 0, L_0000000002937460;  1 drivers
v00000000028cad40_0 .net *"_s8", 0 0, L_0000000002937230;  1 drivers
v00000000028ccb40_0 .net "a", 0 0, L_0000000002941930;  1 drivers
v00000000028cc0a0_0 .net "b", 0 0, L_0000000002943230;  1 drivers
v00000000028cac00_0 .net "cin", 0 0, L_0000000002942510;  1 drivers
v00000000028caca0_0 .net "cout", 0 0, L_0000000002936c10;  1 drivers
v00000000028cade0_0 .net "sum", 0 0, L_0000000002937bd0;  1 drivers
S_00000000028c75c0 .scope generate, "genblk1[2]" "genblk1[2]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002815310 .param/l "i" 0 5 15, +C4<010>;
S_00000000028c7a40 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c75c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002936f90 .functor XOR 1, L_0000000002942330, L_00000000029421f0, C4<0>, C4<0>;
L_0000000002936c80 .functor XOR 1, L_0000000002936f90, L_0000000002942290, C4<0>, C4<0>;
L_0000000002936580 .functor AND 1, L_0000000002942330, L_00000000029421f0, C4<1>, C4<1>;
L_0000000002936cf0 .functor AND 1, L_0000000002942330, L_0000000002942290, C4<1>, C4<1>;
L_0000000002936d60 .functor OR 1, L_0000000002936580, L_0000000002936cf0, C4<0>, C4<0>;
L_0000000002936dd0 .functor AND 1, L_00000000029421f0, L_0000000002942290, C4<1>, C4<1>;
L_0000000002937700 .functor OR 1, L_0000000002936d60, L_0000000002936dd0, C4<0>, C4<0>;
v00000000028cb420_0 .net *"_s0", 0 0, L_0000000002936f90;  1 drivers
v00000000028ce440_0 .net *"_s10", 0 0, L_0000000002936dd0;  1 drivers
v00000000028cdae0_0 .net *"_s4", 0 0, L_0000000002936580;  1 drivers
v00000000028cf660_0 .net *"_s6", 0 0, L_0000000002936cf0;  1 drivers
v00000000028cdea0_0 .net *"_s8", 0 0, L_0000000002936d60;  1 drivers
v00000000028ce080_0 .net "a", 0 0, L_0000000002942330;  1 drivers
v00000000028ce260_0 .net "b", 0 0, L_00000000029421f0;  1 drivers
v00000000028cdfe0_0 .net "cin", 0 0, L_0000000002942290;  1 drivers
v00000000028ce800_0 .net "cout", 0 0, L_0000000002937700;  1 drivers
v00000000028cdcc0_0 .net "sum", 0 0, L_0000000002936c80;  1 drivers
S_00000000028c7bc0 .scope generate, "genblk1[3]" "genblk1[3]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002815350 .param/l "i" 0 5 15, +C4<011>;
S_00000000028c66c0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c7bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029374d0 .functor XOR 1, L_0000000002942b50, L_0000000002941ed0, C4<0>, C4<0>;
L_0000000002936190 .functor XOR 1, L_00000000029374d0, L_0000000002941b10, C4<0>, C4<0>;
L_0000000002936e40 .functor AND 1, L_0000000002942b50, L_0000000002941ed0, C4<1>, C4<1>;
L_0000000002937310 .functor AND 1, L_0000000002942b50, L_0000000002941b10, C4<1>, C4<1>;
L_0000000002937380 .functor OR 1, L_0000000002936e40, L_0000000002937310, C4<0>, C4<0>;
L_0000000002936eb0 .functor AND 1, L_0000000002941ed0, L_0000000002941b10, C4<1>, C4<1>;
L_0000000002937770 .functor OR 1, L_0000000002937380, L_0000000002936eb0, C4<0>, C4<0>;
v00000000028cf3e0_0 .net *"_s0", 0 0, L_00000000029374d0;  1 drivers
v00000000028ce9e0_0 .net *"_s10", 0 0, L_0000000002936eb0;  1 drivers
v00000000028cd720_0 .net *"_s4", 0 0, L_0000000002936e40;  1 drivers
v00000000028ceee0_0 .net *"_s6", 0 0, L_0000000002937310;  1 drivers
v00000000028cf480_0 .net *"_s8", 0 0, L_0000000002937380;  1 drivers
v00000000028cea80_0 .net "a", 0 0, L_0000000002942b50;  1 drivers
v00000000028cd7c0_0 .net "b", 0 0, L_0000000002941ed0;  1 drivers
v00000000028cd900_0 .net "cin", 0 0, L_0000000002941b10;  1 drivers
v00000000028cd860_0 .net "cout", 0 0, L_0000000002937770;  1 drivers
v00000000028ce120_0 .net "sum", 0 0, L_0000000002936190;  1 drivers
S_00000000028c7d40 .scope generate, "genblk1[4]" "genblk1[4]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002815390 .param/l "i" 0 5 15, +C4<0100>;
S_00000000028c7ec0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c7d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002936430 .functor XOR 1, L_0000000002942d30, L_00000000029411b0, C4<0>, C4<0>;
L_0000000002937070 .functor XOR 1, L_0000000002936430, L_00000000029432d0, C4<0>, C4<0>;
L_0000000002937150 .functor AND 1, L_0000000002942d30, L_00000000029411b0, C4<1>, C4<1>;
L_00000000029377e0 .functor AND 1, L_0000000002942d30, L_00000000029432d0, C4<1>, C4<1>;
L_0000000002937850 .functor OR 1, L_0000000002937150, L_00000000029377e0, C4<0>, C4<0>;
L_00000000029378c0 .functor AND 1, L_00000000029411b0, L_00000000029432d0, C4<1>, C4<1>;
L_00000000029363c0 .functor OR 1, L_0000000002937850, L_00000000029378c0, C4<0>, C4<0>;
v00000000028cf700_0 .net *"_s0", 0 0, L_0000000002936430;  1 drivers
v00000000028ceda0_0 .net *"_s10", 0 0, L_00000000029378c0;  1 drivers
v00000000028cf520_0 .net *"_s4", 0 0, L_0000000002937150;  1 drivers
v00000000028ce940_0 .net *"_s6", 0 0, L_00000000029377e0;  1 drivers
v00000000028cd680_0 .net *"_s8", 0 0, L_0000000002937850;  1 drivers
v00000000028cd9a0_0 .net "a", 0 0, L_0000000002942d30;  1 drivers
v00000000028ceb20_0 .net "b", 0 0, L_00000000029411b0;  1 drivers
v00000000028cd180_0 .net "cin", 0 0, L_00000000029432d0;  1 drivers
v00000000028cf5c0_0 .net "cout", 0 0, L_00000000029363c0;  1 drivers
v00000000028cee40_0 .net "sum", 0 0, L_0000000002937070;  1 drivers
S_00000000028c6240 .scope generate, "genblk1[5]" "genblk1[5]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002815490 .param/l "i" 0 5 15, +C4<0101>;
S_00000000028d3a70 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028c6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002937000 .functor XOR 1, L_0000000002942c90, L_0000000002942dd0, C4<0>, C4<0>;
L_0000000002937930 .functor XOR 1, L_0000000002937000, L_0000000002942f10, C4<0>, C4<0>;
L_0000000002937a10 .functor AND 1, L_0000000002942c90, L_0000000002942dd0, C4<1>, C4<1>;
L_0000000002937a80 .functor AND 1, L_0000000002942c90, L_0000000002942f10, C4<1>, C4<1>;
L_0000000002937af0 .functor OR 1, L_0000000002937a10, L_0000000002937a80, C4<0>, C4<0>;
L_00000000029364a0 .functor AND 1, L_0000000002942dd0, L_0000000002942f10, C4<1>, C4<1>;
L_0000000002937c40 .functor OR 1, L_0000000002937af0, L_00000000029364a0, C4<0>, C4<0>;
v00000000028ce3a0_0 .net *"_s0", 0 0, L_0000000002937000;  1 drivers
v00000000028cf7a0_0 .net *"_s10", 0 0, L_00000000029364a0;  1 drivers
v00000000028cdd60_0 .net *"_s4", 0 0, L_0000000002937a10;  1 drivers
v00000000028ce1c0_0 .net *"_s6", 0 0, L_0000000002937a80;  1 drivers
v00000000028cf340_0 .net *"_s8", 0 0, L_0000000002937af0;  1 drivers
v00000000028cf200_0 .net "a", 0 0, L_0000000002942c90;  1 drivers
v00000000028cef80_0 .net "b", 0 0, L_0000000002942dd0;  1 drivers
v00000000028cf840_0 .net "cin", 0 0, L_0000000002942f10;  1 drivers
v00000000028cd0e0_0 .net "cout", 0 0, L_0000000002937c40;  1 drivers
v00000000028cdb80_0 .net "sum", 0 0, L_0000000002937930;  1 drivers
S_00000000028d29f0 .scope generate, "genblk1[6]" "genblk1[6]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002815610 .param/l "i" 0 5 15, +C4<0110>;
S_00000000028d3bf0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028d29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002937d20 .functor XOR 1, L_0000000002942150, L_0000000002943550, C4<0>, C4<0>;
L_0000000002936200 .functor XOR 1, L_0000000002937d20, L_00000000029423d0, C4<0>, C4<0>;
L_0000000002936270 .functor AND 1, L_0000000002942150, L_0000000002943550, C4<1>, C4<1>;
L_00000000029362e0 .functor AND 1, L_0000000002942150, L_00000000029423d0, C4<1>, C4<1>;
L_0000000002936350 .functor OR 1, L_0000000002936270, L_00000000029362e0, C4<0>, C4<0>;
L_0000000002938650 .functor AND 1, L_0000000002943550, L_00000000029423d0, C4<1>, C4<1>;
L_0000000002938dc0 .functor OR 1, L_0000000002936350, L_0000000002938650, C4<0>, C4<0>;
v00000000028cec60_0 .net *"_s0", 0 0, L_0000000002937d20;  1 drivers
v00000000028cde00_0 .net *"_s10", 0 0, L_0000000002938650;  1 drivers
v00000000028cf2a0_0 .net *"_s4", 0 0, L_0000000002936270;  1 drivers
v00000000028ce300_0 .net *"_s6", 0 0, L_00000000029362e0;  1 drivers
v00000000028cf020_0 .net *"_s8", 0 0, L_0000000002936350;  1 drivers
v00000000028cebc0_0 .net "a", 0 0, L_0000000002942150;  1 drivers
v00000000028ce4e0_0 .net "b", 0 0, L_0000000002943550;  1 drivers
v00000000028ce6c0_0 .net "cin", 0 0, L_00000000029423d0;  1 drivers
v00000000028cd220_0 .net "cout", 0 0, L_0000000002938dc0;  1 drivers
v00000000028ce580_0 .net "sum", 0 0, L_0000000002936200;  1 drivers
S_00000000028d2ff0 .scope generate, "genblk1[7]" "genblk1[7]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002815790 .param/l "i" 0 5 15, +C4<0111>;
S_00000000028d3d70 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028d2ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029386c0 .functor XOR 1, L_0000000002942470, L_0000000002942650, C4<0>, C4<0>;
L_00000000029395a0 .functor XOR 1, L_00000000029386c0, L_00000000029426f0, C4<0>, C4<0>;
L_00000000029396f0 .functor AND 1, L_0000000002942470, L_0000000002942650, C4<1>, C4<1>;
L_0000000002937e70 .functor AND 1, L_0000000002942470, L_00000000029426f0, C4<1>, C4<1>;
L_00000000029387a0 .functor OR 1, L_00000000029396f0, L_0000000002937e70, C4<0>, C4<0>;
L_0000000002938180 .functor AND 1, L_0000000002942650, L_00000000029426f0, C4<1>, C4<1>;
L_0000000002938420 .functor OR 1, L_00000000029387a0, L_0000000002938180, C4<0>, C4<0>;
v00000000028cd2c0_0 .net *"_s0", 0 0, L_00000000029386c0;  1 drivers
v00000000028ced00_0 .net *"_s10", 0 0, L_0000000002938180;  1 drivers
v00000000028ce620_0 .net *"_s4", 0 0, L_00000000029396f0;  1 drivers
v00000000028cdc20_0 .net *"_s6", 0 0, L_0000000002937e70;  1 drivers
v00000000028cd360_0 .net *"_s8", 0 0, L_00000000029387a0;  1 drivers
v00000000028cdf40_0 .net "a", 0 0, L_0000000002942470;  1 drivers
v00000000028cd400_0 .net "b", 0 0, L_0000000002942650;  1 drivers
v00000000028ce760_0 .net "cin", 0 0, L_00000000029426f0;  1 drivers
v00000000028ce8a0_0 .net "cout", 0 0, L_0000000002938420;  1 drivers
v00000000028cf0c0_0 .net "sum", 0 0, L_00000000029395a0;  1 drivers
S_00000000028d3ef0 .scope generate, "genblk1[8]" "genblk1[8]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002816050 .param/l "i" 0 5 15, +C4<01000>;
S_00000000028d20f0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028d3ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002938e30 .functor XOR 1, L_00000000029434b0, L_0000000002941250, C4<0>, C4<0>;
L_0000000002938730 .functor XOR 1, L_0000000002938e30, L_0000000002942e70, C4<0>, C4<0>;
L_0000000002938b90 .functor AND 1, L_00000000029434b0, L_0000000002941250, C4<1>, C4<1>;
L_0000000002938ab0 .functor AND 1, L_00000000029434b0, L_0000000002942e70, C4<1>, C4<1>;
L_00000000029388f0 .functor OR 1, L_0000000002938b90, L_0000000002938ab0, C4<0>, C4<0>;
L_0000000002939220 .functor AND 1, L_0000000002941250, L_0000000002942e70, C4<1>, C4<1>;
L_00000000029385e0 .functor OR 1, L_00000000029388f0, L_0000000002939220, C4<0>, C4<0>;
v00000000028cda40_0 .net *"_s0", 0 0, L_0000000002938e30;  1 drivers
v00000000028cf160_0 .net *"_s10", 0 0, L_0000000002939220;  1 drivers
v00000000028cd4a0_0 .net *"_s4", 0 0, L_0000000002938b90;  1 drivers
v00000000028cd540_0 .net *"_s6", 0 0, L_0000000002938ab0;  1 drivers
v00000000028cd5e0_0 .net *"_s8", 0 0, L_00000000029388f0;  1 drivers
v00000000028cfde0_0 .net "a", 0 0, L_00000000029434b0;  1 drivers
v00000000028cf8e0_0 .net "b", 0 0, L_0000000002941250;  1 drivers
v00000000028cfac0_0 .net "cin", 0 0, L_0000000002942e70;  1 drivers
v00000000028cf980_0 .net "cout", 0 0, L_00000000029385e0;  1 drivers
v00000000028cfb60_0 .net "sum", 0 0, L_0000000002938730;  1 drivers
S_00000000028d2270 .scope generate, "genblk1[9]" "genblk1[9]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002816550 .param/l "i" 0 5 15, +C4<01001>;
S_00000000028d2b70 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028d2270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029381f0 .functor XOR 1, L_0000000002943050, L_0000000002942fb0, C4<0>, C4<0>;
L_00000000029397d0 .functor XOR 1, L_00000000029381f0, L_0000000002943370, C4<0>, C4<0>;
L_0000000002937ee0 .functor AND 1, L_0000000002943050, L_0000000002942fb0, C4<1>, C4<1>;
L_0000000002938570 .functor AND 1, L_0000000002943050, L_0000000002943370, C4<1>, C4<1>;
L_0000000002938b20 .functor OR 1, L_0000000002937ee0, L_0000000002938570, C4<0>, C4<0>;
L_0000000002938960 .functor AND 1, L_0000000002942fb0, L_0000000002943370, C4<1>, C4<1>;
L_00000000029390d0 .functor OR 1, L_0000000002938b20, L_0000000002938960, C4<0>, C4<0>;
v00000000028cff20_0 .net *"_s0", 0 0, L_00000000029381f0;  1 drivers
v00000000028cfa20_0 .net *"_s10", 0 0, L_0000000002938960;  1 drivers
v00000000028cfc00_0 .net *"_s4", 0 0, L_0000000002937ee0;  1 drivers
v00000000028cfca0_0 .net *"_s6", 0 0, L_0000000002938570;  1 drivers
v00000000028cfd40_0 .net *"_s8", 0 0, L_0000000002938b20;  1 drivers
v00000000028cffc0_0 .net "a", 0 0, L_0000000002943050;  1 drivers
v00000000028cfe80_0 .net "b", 0 0, L_0000000002942fb0;  1 drivers
v00000000028c8900_0 .net "cin", 0 0, L_0000000002943370;  1 drivers
v00000000028c9a80_0 .net "cout", 0 0, L_00000000029390d0;  1 drivers
v00000000028c9bc0_0 .net "sum", 0 0, L_00000000029397d0;  1 drivers
S_00000000028d3470 .scope generate, "genblk1[10]" "genblk1[10]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002816350 .param/l "i" 0 5 15, +C4<01010>;
S_00000000028d23f0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028d3470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002938ce0 .functor XOR 1, L_0000000002941d90, L_0000000002943690, C4<0>, C4<0>;
L_0000000002938a40 .functor XOR 1, L_0000000002938ce0, L_00000000029430f0, C4<0>, C4<0>;
L_0000000002937fc0 .functor AND 1, L_0000000002941d90, L_0000000002943690, C4<1>, C4<1>;
L_0000000002939140 .functor AND 1, L_0000000002941d90, L_00000000029430f0, C4<1>, C4<1>;
L_0000000002938f10 .functor OR 1, L_0000000002937fc0, L_0000000002939140, C4<0>, C4<0>;
L_0000000002939610 .functor AND 1, L_0000000002943690, L_00000000029430f0, C4<1>, C4<1>;
L_00000000029394c0 .functor OR 1, L_0000000002938f10, L_0000000002939610, C4<0>, C4<0>;
v00000000028ca340_0 .net *"_s0", 0 0, L_0000000002938ce0;  1 drivers
v00000000028c8cc0_0 .net *"_s10", 0 0, L_0000000002939610;  1 drivers
v00000000028c93a0_0 .net *"_s4", 0 0, L_0000000002937fc0;  1 drivers
v00000000028ca5c0_0 .net *"_s6", 0 0, L_0000000002939140;  1 drivers
v00000000028c8d60_0 .net *"_s8", 0 0, L_0000000002938f10;  1 drivers
v00000000028c8b80_0 .net "a", 0 0, L_0000000002941d90;  1 drivers
v00000000028c85e0_0 .net "b", 0 0, L_0000000002943690;  1 drivers
v00000000028ca3e0_0 .net "cin", 0 0, L_00000000029430f0;  1 drivers
v00000000028c94e0_0 .net "cout", 0 0, L_00000000029394c0;  1 drivers
v00000000028c8540_0 .net "sum", 0 0, L_0000000002938a40;  1 drivers
S_00000000028d2cf0 .scope generate, "genblk1[11]" "genblk1[11]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_00000000028165d0 .param/l "i" 0 5 15, +C4<01011>;
S_00000000028d2e70 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028d2cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002938810 .functor XOR 1, L_00000000029412f0, L_00000000029435f0, C4<0>, C4<0>;
L_00000000029391b0 .functor XOR 1, L_0000000002938810, L_0000000002943730, C4<0>, C4<0>;
L_0000000002939680 .functor AND 1, L_00000000029412f0, L_00000000029435f0, C4<1>, C4<1>;
L_0000000002939760 .functor AND 1, L_00000000029412f0, L_0000000002943730, C4<1>, C4<1>;
L_0000000002939840 .functor OR 1, L_0000000002939680, L_0000000002939760, C4<0>, C4<0>;
L_0000000002938030 .functor AND 1, L_00000000029435f0, L_0000000002943730, C4<1>, C4<1>;
L_00000000029380a0 .functor OR 1, L_0000000002939840, L_0000000002938030, C4<0>, C4<0>;
v00000000028c84a0_0 .net *"_s0", 0 0, L_0000000002938810;  1 drivers
v00000000028ca840_0 .net *"_s10", 0 0, L_0000000002938030;  1 drivers
v00000000028c9e40_0 .net *"_s4", 0 0, L_0000000002939680;  1 drivers
v00000000028ca480_0 .net *"_s6", 0 0, L_0000000002939760;  1 drivers
v00000000028c9ee0_0 .net *"_s8", 0 0, L_0000000002939840;  1 drivers
v00000000028c8ae0_0 .net "a", 0 0, L_00000000029412f0;  1 drivers
v00000000028c8fe0_0 .net "b", 0 0, L_00000000029435f0;  1 drivers
v00000000028c8e00_0 .net "cin", 0 0, L_0000000002943730;  1 drivers
v00000000028ca020_0 .net "cout", 0 0, L_00000000029380a0;  1 drivers
v00000000028c8680_0 .net "sum", 0 0, L_00000000029391b0;  1 drivers
S_00000000028d2570 .scope generate, "genblk1[12]" "genblk1[12]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002816250 .param/l "i" 0 5 15, +C4<01100>;
S_00000000028d3170 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028d2570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029398b0 .functor XOR 1, L_0000000002941430, L_00000000029437d0, C4<0>, C4<0>;
L_0000000002939530 .functor XOR 1, L_00000000029398b0, L_0000000002943870, C4<0>, C4<0>;
L_0000000002939060 .functor AND 1, L_0000000002941430, L_00000000029437d0, C4<1>, C4<1>;
L_0000000002938ea0 .functor AND 1, L_0000000002941430, L_0000000002943870, C4<1>, C4<1>;
L_0000000002939920 .functor OR 1, L_0000000002939060, L_0000000002938ea0, C4<0>, C4<0>;
L_0000000002938880 .functor AND 1, L_00000000029437d0, L_0000000002943870, C4<1>, C4<1>;
L_0000000002938d50 .functor OR 1, L_0000000002939920, L_0000000002938880, C4<0>, C4<0>;
v00000000028c9440_0 .net *"_s0", 0 0, L_00000000029398b0;  1 drivers
v00000000028c8ea0_0 .net *"_s10", 0 0, L_0000000002938880;  1 drivers
v00000000028ca660_0 .net *"_s4", 0 0, L_0000000002939060;  1 drivers
v00000000028c8220_0 .net *"_s6", 0 0, L_0000000002938ea0;  1 drivers
v00000000028c9580_0 .net *"_s8", 0 0, L_0000000002939920;  1 drivers
v00000000028c89a0_0 .net "a", 0 0, L_0000000002941430;  1 drivers
v00000000028ca520_0 .net "b", 0 0, L_00000000029437d0;  1 drivers
v00000000028c8720_0 .net "cin", 0 0, L_0000000002943870;  1 drivers
v00000000028c82c0_0 .net "cout", 0 0, L_0000000002938d50;  1 drivers
v00000000028c9620_0 .net "sum", 0 0, L_0000000002939530;  1 drivers
S_00000000028d32f0 .scope generate, "genblk1[13]" "genblk1[13]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002815ed0 .param/l "i" 0 5 15, +C4<01101>;
S_00000000028d26f0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028d32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002937d90 .functor XOR 1, L_0000000002941390, L_0000000002941bb0, C4<0>, C4<0>;
L_0000000002939290 .functor XOR 1, L_0000000002937d90, L_0000000002942790, C4<0>, C4<0>;
L_0000000002937e00 .functor AND 1, L_0000000002941390, L_0000000002941bb0, C4<1>, C4<1>;
L_0000000002938340 .functor AND 1, L_0000000002941390, L_0000000002942790, C4<1>, C4<1>;
L_0000000002939300 .functor OR 1, L_0000000002937e00, L_0000000002938340, C4<0>, C4<0>;
L_00000000029389d0 .functor AND 1, L_0000000002941bb0, L_0000000002942790, C4<1>, C4<1>;
L_0000000002938c00 .functor OR 1, L_0000000002939300, L_00000000029389d0, C4<0>, C4<0>;
v00000000028c96c0_0 .net *"_s0", 0 0, L_0000000002937d90;  1 drivers
v00000000028c9080_0 .net *"_s10", 0 0, L_00000000029389d0;  1 drivers
v00000000028c9760_0 .net *"_s4", 0 0, L_0000000002937e00;  1 drivers
v00000000028c8360_0 .net *"_s6", 0 0, L_0000000002938340;  1 drivers
v00000000028c9940_0 .net *"_s8", 0 0, L_0000000002939300;  1 drivers
v00000000028c9f80_0 .net "a", 0 0, L_0000000002941390;  1 drivers
v00000000028ca700_0 .net "b", 0 0, L_0000000002941bb0;  1 drivers
v00000000028c8f40_0 .net "cin", 0 0, L_0000000002942790;  1 drivers
v00000000028c8a40_0 .net "cout", 0 0, L_0000000002938c00;  1 drivers
v00000000028c9800_0 .net "sum", 0 0, L_0000000002939290;  1 drivers
S_00000000028d2870 .scope generate, "genblk1[14]" "genblk1[14]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002816610 .param/l "i" 0 5 15, +C4<01110>;
S_00000000028d35f0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028d2870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_0000000002938c70 .functor XOR 1, L_0000000002941570, L_0000000002941610, C4<0>, C4<0>;
L_0000000002939370 .functor XOR 1, L_0000000002938c70, L_00000000029416b0, C4<0>, C4<0>;
L_0000000002937f50 .functor AND 1, L_0000000002941570, L_0000000002941610, C4<1>, C4<1>;
L_0000000002938260 .functor AND 1, L_0000000002941570, L_00000000029416b0, C4<1>, C4<1>;
L_0000000002938f80 .functor OR 1, L_0000000002937f50, L_0000000002938260, C4<0>, C4<0>;
L_0000000002938ff0 .functor AND 1, L_0000000002941610, L_00000000029416b0, C4<1>, C4<1>;
L_00000000029383b0 .functor OR 1, L_0000000002938f80, L_0000000002938ff0, C4<0>, C4<0>;
v00000000028c9b20_0 .net *"_s0", 0 0, L_0000000002938c70;  1 drivers
v00000000028c8c20_0 .net *"_s10", 0 0, L_0000000002938ff0;  1 drivers
v00000000028c87c0_0 .net *"_s4", 0 0, L_0000000002937f50;  1 drivers
v00000000028c9120_0 .net *"_s6", 0 0, L_0000000002938260;  1 drivers
v00000000028ca7a0_0 .net *"_s8", 0 0, L_0000000002938f80;  1 drivers
v00000000028c9da0_0 .net "a", 0 0, L_0000000002941570;  1 drivers
v00000000028ca0c0_0 .net "b", 0 0, L_0000000002941610;  1 drivers
v00000000028c80e0_0 .net "cin", 0 0, L_00000000029416b0;  1 drivers
v00000000028c9c60_0 .net "cout", 0 0, L_00000000029383b0;  1 drivers
v00000000028c8860_0 .net "sum", 0 0, L_0000000002939370;  1 drivers
S_00000000028d3770 .scope generate, "genblk1[15]" "genblk1[15]" 5 15, 5 15 0, S_00000000028c7740;
 .timescale 0 0;
P_0000000002815f10 .param/l "i" 0 5 15, +C4<01111>;
S_00000000028d38f0 .scope module, "fa" "full_adder" 5 17, 5 198 0, S_00000000028d3770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "sum"
L_00000000029393e0 .functor XOR 1, L_0000000002941750, L_0000000002942970, C4<0>, C4<0>;
L_0000000002938490 .functor XOR 1, L_00000000029393e0, L_00000000029417f0, C4<0>, C4<0>;
L_0000000002938500 .functor AND 1, L_0000000002941750, L_0000000002942970, C4<1>, C4<1>;
L_0000000002939450 .functor AND 1, L_0000000002941750, L_00000000029417f0, C4<1>, C4<1>;
L_00000000029382d0 .functor OR 1, L_0000000002938500, L_0000000002939450, C4<0>, C4<0>;
L_0000000002938110 .functor AND 1, L_0000000002942970, L_00000000029417f0, C4<1>, C4<1>;
L_0000000002939c30 .functor OR 1, L_00000000029382d0, L_0000000002938110, C4<0>, C4<0>;
v00000000028c9d00_0 .net *"_s0", 0 0, L_00000000029393e0;  1 drivers
v00000000028c98a0_0 .net *"_s10", 0 0, L_0000000002938110;  1 drivers
v00000000028c8400_0 .net *"_s4", 0 0, L_0000000002938500;  1 drivers
v00000000028c91c0_0 .net *"_s6", 0 0, L_0000000002939450;  1 drivers
v00000000028c9260_0 .net *"_s8", 0 0, L_00000000029382d0;  1 drivers
v00000000028c99e0_0 .net "a", 0 0, L_0000000002941750;  1 drivers
v00000000028c9300_0 .net "b", 0 0, L_0000000002942970;  1 drivers
v00000000028c8180_0 .net "cin", 0 0, L_00000000029417f0;  1 drivers
v00000000028ca160_0 .net "cout", 0 0, L_0000000002939c30;  1 drivers
v00000000028ca200_0 .net "sum", 0 0, L_0000000002938490;  1 drivers
S_00000000028df320 .scope module, "xorr" "nbit_xor" 4 30, 5 82 0, S_00000000011be270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "return1"
    .port_info 3 /OUTPUT 4 "f"
P_0000000002816a90 .param/l "size" 0 5 83, +C4<00000000000000000000000000010000>;
L_000000000293a020 .functor XOR 16, v00000000028d7ac0_0, v00000000028d8600_0, C4<0000000000000000>, C4<0000000000000000>;
L_00000000028ec430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028d75c0_0 .net/2u *"_s12", 0 0, L_00000000028ec430;  1 drivers
v00000000028d7660_0 .net *"_s18", 0 0, L_000000000293c7f0;  1 drivers
v00000000028d7700_0 .net *"_s5", 0 0, L_000000000293c750;  1 drivers
L_00000000028ec3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028d6b20_0 .net/2u *"_s8", 0 0, L_00000000028ec3e8;  1 drivers
v00000000028d6300_0 .net "f", 3 0, L_000000000293c930;  alias, 1 drivers
v00000000028d6ee0_0 .net "in1", 15 0, v00000000028d7ac0_0;  alias, 1 drivers
v00000000028d82e0_0 .net "in2", 15 0, v00000000028d8600_0;  alias, 1 drivers
v00000000028d70c0_0 .net "return1", 15 0, L_000000000293a020;  alias, 1 drivers
L_000000000293c750 .part L_000000000293a020, 15, 1;
L_000000000293c930 .concat8 [ 1 1 1 1], L_000000000293c750, L_00000000028ec3e8, L_000000000293c7f0, L_00000000028ec430;
L_000000000293c7f0 .reduce/nor L_000000000293a020;
S_00000000028df1a0 .scope module, "ram" "RAM" 3 81, 6 1 0, S_0000000002858f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rw"
    .port_info 1 /INPUT 1 "chip_enable"
    .port_info 2 /INPUT 3 "enable"
    .port_info 3 /INPUT 3 "select1"
    .port_info 4 /INPUT 3 "select2"
    .port_info 5 /INPUT 16 "dataIn"
    .port_info 6 /OUTPUT 16 "source1"
    .port_info 7 /OUTPUT 16 "source2"
v00000000028d6a80_0 .net "chip_enable", 0 0, v00000000028dafe0_0;  1 drivers
v00000000028d7340_0 .net "dataIn", 15 0, v00000000028bcab0_0;  alias, 1 drivers
v00000000028d78e0_0 .net "enable", 2 0, L_00000000028d9a00;  alias, 1 drivers
v00000000028d7de0 .array "mem", 7 0, 15 0;
v00000000028d8560_0 .net "rw", 0 0, v00000000028daf40_0;  1 drivers
v00000000028d7020_0 .net "select1", 2 0, L_00000000028d8ba0;  alias, 1 drivers
v00000000028d7a20_0 .net "select2", 2 0, L_00000000028d9b40;  1 drivers
v00000000028d7ac0_0 .var "source1", 15 0;
v00000000028d8600_0 .var "source2", 15 0;
v00000000028d7de0_0 .array/port v00000000028d7de0, 0;
E_0000000002819450/0 .event edge, v00000000028d6a80_0, v00000000028d8560_0, v00000000028d7020_0, v00000000028d7de0_0;
v00000000028d7de0_1 .array/port v00000000028d7de0, 1;
v00000000028d7de0_2 .array/port v00000000028d7de0, 2;
v00000000028d7de0_3 .array/port v00000000028d7de0, 3;
v00000000028d7de0_4 .array/port v00000000028d7de0, 4;
E_0000000002819450/1 .event edge, v00000000028d7de0_1, v00000000028d7de0_2, v00000000028d7de0_3, v00000000028d7de0_4;
v00000000028d7de0_5 .array/port v00000000028d7de0, 5;
v00000000028d7de0_6 .array/port v00000000028d7de0, 6;
v00000000028d7de0_7 .array/port v00000000028d7de0, 7;
E_0000000002819450/2 .event edge, v00000000028d7de0_5, v00000000028d7de0_6, v00000000028d7de0_7, v00000000028d7a20_0;
E_0000000002819450/3 .event edge, v00000000028bcab0_0, v00000000028d78e0_0;
E_0000000002819450 .event/or E_0000000002819450/0, E_0000000002819450/1, E_0000000002819450/2, E_0000000002819450/3;
S_00000000028de8a0 .scope module, "rom" "ROM" 3 66, 7 5 0, S_0000000002858f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "oeb"
    .port_info 1 /OUTPUT 16 "inst"
    .port_info 2 /INPUT 3 "pc"
P_000000000087dc40 .param/l "Awidth" 0 7 6, +C4<00000000000000000000000000000100>;
P_000000000087dc78 .param/l "Dwidth" 0 7 6, +C4<00000000000000000000000000010000>;
P_000000000087dcb0 .param/l "Length" 1 7 14, +C4<000000000000000000000000000000010000>;
v00000000028d6bc0_0 .var "inst", 15 0;
v00000000028d6c60 .array "mem", 15 0, 15 0;
v00000000028d7200_0 .net "oeb", 0 0, v00000000028d9460_0;  1 drivers
v00000000028d72a0_0 .net "pc", 2 0, v00000000028dacc0_0;  1 drivers
v00000000028d8ce0_0 .var "rw", 0 0;
E_0000000002816690 .event posedge, v00000000028d7200_0;
S_00000000028deba0 .scope module, "split" "splitter" 3 72, 8 5 0, S_0000000002858f70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst"
    .port_info 1 /OUTPUT 2 "cond"
    .port_info 2 /OUTPUT 4 "opcd"
    .port_info 3 /OUTPUT 3 "dest"
    .port_info 4 /OUTPUT 3 "source"
    .port_info 5 /OUTPUT 4 "source2"
v00000000028d91e0_0 .net "cond", 1 0, L_00000000028d95a0;  1 drivers
v00000000028da720_0 .net "dest", 2 0, L_00000000028d9a00;  alias, 1 drivers
v00000000028d9320_0 .net "inst", 15 0, v00000000028d6bc0_0;  alias, 1 drivers
v00000000028d9640_0 .net "opcd", 3 0, L_00000000028d9820;  alias, 1 drivers
v00000000028da860_0 .net "source", 2 0, L_00000000028d8ba0;  alias, 1 drivers
v00000000028da400_0 .net "source2", 3 0, L_00000000028d8f60;  alias, 1 drivers
L_00000000028d95a0 .part v00000000028d6bc0_0, 14, 2;
L_00000000028d9820 .part v00000000028d6bc0_0, 10, 4;
L_00000000028d9a00 .part v00000000028d6bc0_0, 7, 3;
L_00000000028d8ba0 .part v00000000028d6bc0_0, 4, 3;
L_00000000028d8f60 .part v00000000028d6bc0_0, 0, 4;
    .scope S_00000000028de8a0;
T_0 ;
    %wait E_0000000002816690;
    %load/vec4 v00000000028d7200_0;
    %store/vec4 v00000000028d8ce0_0, 0, 1;
    %load/vec4 v00000000028d8ce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000000028d72a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000028d6c60, 4;
    %store/vec4 v00000000028d6bc0_0, 0, 16;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000028df1a0;
T_1 ;
    %wait E_0000000002819450;
    %load/vec4 v00000000028d6a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000028d8560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000028d7020_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000028d7de0, 4;
    %store/vec4 v00000000028d7ac0_0, 0, 16;
    %load/vec4 v00000000028d7a20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000028d7de0, 4;
    %store/vec4 v00000000028d8600_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000028d7340_0;
    %load/vec4 v00000000028d78e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000000028d7de0, 4, 0;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000000028d7ac0_0, 0, 16;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000000028d8600_0, 0, 16;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000028b7b80;
T_2 ;
    %wait E_0000000002814390;
    %load/vec4 v00000000028bdb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v00000000028bc3d0_0;
    %store/vec4 v00000000028bcab0_0, 0, 16;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v00000000028bd190_0;
    %store/vec4 v00000000028bcab0_0, 0, 16;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v00000000028bc830_0;
    %store/vec4 v00000000028bcab0_0, 0, 16;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v00000000028bd910_0;
    %store/vec4 v00000000028bcab0_0, 0, 16;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v00000000028bd9b0_0;
    %store/vec4 v00000000028bcab0_0, 0, 16;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v00000000028bd7d0_0;
    %store/vec4 v00000000028bcab0_0, 0, 16;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v00000000028bd730_0;
    %store/vec4 v00000000028bcab0_0, 0, 16;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v00000000028bdd70_0;
    %store/vec4 v00000000028bcab0_0, 0, 16;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v00000000028bc970_0;
    %store/vec4 v00000000028bcab0_0, 0, 16;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000028b6500;
T_3 ;
    %wait E_00000000028140d0;
    %load/vec4 v00000000028bce70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v00000000028be090_0;
    %store/vec4 v00000000028bd690_0, 0, 4;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v00000000028be4f0_0;
    %store/vec4 v00000000028bd690_0, 0, 4;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v00000000028bcc90_0;
    %store/vec4 v00000000028bd690_0, 0, 4;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v00000000028bd870_0;
    %store/vec4 v00000000028bd690_0, 0, 4;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v00000000028bdc30_0;
    %store/vec4 v00000000028bd690_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v00000000028bcfb0_0;
    %store/vec4 v00000000028bd690_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v00000000028bcdd0_0;
    %store/vec4 v00000000028bd690_0, 0, 4;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v00000000028bc150_0;
    %store/vec4 v00000000028bd690_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v00000000028bc650_0;
    %store/vec4 v00000000028bd690_0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000002858f70;
T_4 ;
    %wait E_0000000002818cd0;
    %load/vec4 v00000000028d9be0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028da4a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d9460_0, 0, 1;
    %load/vec4 v00000000028dacc0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000000028dacc0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dafe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028daf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028da9a0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028d9be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000000028d9be0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000000028da4a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dafe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d9460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028daf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028da9a0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000028d9be0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000000028da4a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dafe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028da9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d9460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028daf40_0, 0, 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002858f70;
T_5 ;
    %wait E_0000000002819310;
    %load/vec4 v00000000028da4a0_0;
    %store/vec4 v00000000028d9be0_0, 0, 2;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002858df0;
T_6 ;
    %vpi_call 2 14 "$dumpfile", "CPU_test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002858df0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028da040_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028d9be0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028dacc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028daf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dafe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d9460_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000028bcab0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028da9a0_0, 0, 1;
    %vpi_call 2 29 "$readmemb", "program_instructions.txt", v00000000028d6c60 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028d9500_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000028d9500_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call 2 34 "$display", "rom-data[%d] = %h", v00000000028d9500_0, &A<v00000000028d6c60, v00000000028d9500_0 > {0 0 0};
    %load/vec4 v00000000028d9500_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028d9500_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 39 "$readmemh", "initial_ram_data.txt", v00000000028d7de0 {0 0 0};
    %vpi_call 2 41 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028dae00_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000000028dae00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_call 2 46 "$display", "ram-data[%d] = %h", v00000000028dae00_0, &A<v00000000028d7de0, v00000000028dae00_0 > {0 0 0};
    %load/vec4 v00000000028dae00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028dae00_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 51 "$display", "\012" {0 0 0};
    %delay 300, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000002858df0;
T_7 ;
    %load/vec4 v00000000028da040_0;
    %inv;
    %store/vec4 v00000000028da040_0, 0, 1;
    %delay 5, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002858df0;
T_8 ;
    %vpi_call 2 71 "$monitor", "clock =%b, state = %d, opcode = %b, sel1 = %d, sel2 = %d, dest = %d, source1 = %h, source2 = %h, ALU_data = %h", v00000000028da040_0, v00000000028d9be0_0, v00000000028d9c80_0, v00000000028d9dc0_0, &PV<v00000000028daae0_0, 1, 3>, v00000000028d9000_0, v00000000028d98c0_0, v00000000028d9aa0_0, v00000000028d9960_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./\ALU\ALU_main.v";
    "./ALU/ALU.v";
    "./\Memory\Register Bank\RAM.v";
    "./\Memory\ROM\ROM.v";
    "./\Memory\splitter\splitter.v";
