Source Block: hdl/library/axi_ad7175/axi_ad7175.v@150:160@HdlIdDef

  // internal registers

  reg     [31:0]  up_rdata = 'd0;
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;

Diff Content:
+ 155   wire			  adc_valid_s;
+ 155   reg			  adc_valid_d1;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9234/axi_ad9234.v@135:145
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;
  wire            up_clk;

  // internal signals


Clone Blocks 2:
hdl/library/axi_ad9467/axi_ad9467.v@138:148

  // internal registers

  reg             up_wack = 'd0;
  reg     [31:0]  up_rdata = 'd0;
  reg             up_rack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_clk;

Clone Blocks 3:
hdl/library/axi_ad9361/axi_ad9361.v@256:266
  reg             up_rack = 'd0;
  reg     [31:0]  up_rdata = 'd0;

  // internal clocks and resets

  wire            rst;
  wire            up_clk;
  wire            up_rstn;
  wire            delay_rst;

  // internal signals

Clone Blocks 4:
hdl/library/axi_ad7175/axi_ad7175.v@149:159
  input           s_axi_rready;

  // internal registers

  reg     [31:0]  up_rdata = 'd0;
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;

Clone Blocks 5:
hdl/library/axi_ad9250/axi_ad9250.v@135:145
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;
  wire            up_clk;

  // internal signals


Clone Blocks 6:
hdl/library/axi_ad9652/axi_ad9652.v@156:166
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;
  wire            up_clk;

  // internal signals


Clone Blocks 7:
hdl/library/axi_ad9671/axi_ad9671.v@144:154
  reg                                   up_rack = 'd0;
  reg                                   up_wack = 'd0;

  // internal clocks & resets

  wire                                  adc_rst;
  wire                                  up_rstn;
  wire                                  up_clk;

  // internal signals


Clone Blocks 8:
hdl/library/axi_ad9625/axi_ad9625.v@132:142
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;
  wire            up_clk;

  // internal signals


Clone Blocks 9:
hdl/library/axi_ad9680/axi_ad9680.v@135:145
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;
  wire            up_clk;

  // internal signals


Clone Blocks 10:
hdl/library/axi_ad9625/axi_ad9625.v@128:138

  // internal registers

  reg     [ 31:0] up_rdata = 'd0;
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;

Clone Blocks 11:
hdl/library/axi_ad9265/axi_ad9265.v@146:156
  reg             up_wack = 'd0;
  reg             up_rack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;
  wire            up_clk;

  // internal signals


Clone Blocks 12:
hdl/library/axi_ad9643/axi_ad9643.v@156:166
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_rstn;
  wire            up_clk;

  // internal signals


Clone Blocks 13:
hdl/library/axi_ad9625/axi_ad9625.v@127:137
  input           s_axi_rready;

  // internal registers

  reg     [ 31:0] up_rdata = 'd0;
  reg             up_rack = 'd0;
  reg             up_wack = 'd0;

  // internal clocks & resets

  wire            adc_rst;

Clone Blocks 14:
hdl/library/axi_ad9361/axi_ad9361.v@252:262

  // internal registers

  reg             up_wack = 'd0;
  reg             up_rack = 'd0;
  reg     [31:0]  up_rdata = 'd0;

  // internal clocks and resets

  wire            rst;
  wire            up_clk;

Clone Blocks 15:
hdl/library/axi_ad9467/axi_ad9467.v@137:147
  input           s_axi_rready;

  // internal registers

  reg             up_wack = 'd0;
  reg     [31:0]  up_rdata = 'd0;
  reg             up_rack = 'd0;

  // internal clocks & resets

  wire            adc_rst;

Clone Blocks 16:
hdl/library/axi_ad9467/axi_ad9467.v@142:152
  reg     [31:0]  up_rdata = 'd0;
  reg             up_rack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_clk;
  wire            up_rstn;

  // internal signals


