Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Sep 23 15:48:26 2020
| Host         : EPSON435E7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.515        0.000                      0                   41        0.169        0.000                      0                   41        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.515        0.000                      0                   41        0.169        0.000                      0                   41        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 top_uart/Baud_rate_gen/reg_contador_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Baud_rate_gen/reg_contador_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.839ns (27.985%)  route 2.159ns (72.015%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.613     5.134    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  top_uart/Baud_rate_gen/reg_contador_reg[4]/Q
                         net (fo=4, routed)           0.746     6.299    top_uart/Baud_rate_gen/reg_contador_reg[4]
    SLICE_X63Y69         LUT6 (Prop_lut6_I2_O)        0.296     6.595 f  top_uart/Baud_rate_gen/reg_contador[7]_i_3/O
                         net (fo=2, routed)           0.584     7.179    top_uart/Baud_rate_gen/reg_contador[7]_i_3_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.303 r  top_uart/Baud_rate_gen/reg_contador[7]_i_1/O
                         net (fo=8, routed)           0.828     8.132    top_uart/Baud_rate_gen/reg_contador[7]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[5]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429    14.647    top_uart/Baud_rate_gen/reg_contador_reg[5]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 top_uart/Baud_rate_gen/reg_contador_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Baud_rate_gen/reg_contador_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.839ns (27.985%)  route 2.159ns (72.015%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.613     5.134    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  top_uart/Baud_rate_gen/reg_contador_reg[4]/Q
                         net (fo=4, routed)           0.746     6.299    top_uart/Baud_rate_gen/reg_contador_reg[4]
    SLICE_X63Y69         LUT6 (Prop_lut6_I2_O)        0.296     6.595 f  top_uart/Baud_rate_gen/reg_contador[7]_i_3/O
                         net (fo=2, routed)           0.584     7.179    top_uart/Baud_rate_gen/reg_contador[7]_i_3_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.303 r  top_uart/Baud_rate_gen/reg_contador[7]_i_1/O
                         net (fo=8, routed)           0.828     8.132    top_uart/Baud_rate_gen/reg_contador[7]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[6]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429    14.647    top_uart/Baud_rate_gen/reg_contador_reg[6]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 top_uart/Baud_rate_gen/reg_contador_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Baud_rate_gen/reg_contador_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.839ns (27.985%)  route 2.159ns (72.015%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.613     5.134    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  top_uart/Baud_rate_gen/reg_contador_reg[4]/Q
                         net (fo=4, routed)           0.746     6.299    top_uart/Baud_rate_gen/reg_contador_reg[4]
    SLICE_X63Y69         LUT6 (Prop_lut6_I2_O)        0.296     6.595 f  top_uart/Baud_rate_gen/reg_contador[7]_i_3/O
                         net (fo=2, routed)           0.584     7.179    top_uart/Baud_rate_gen/reg_contador[7]_i_3_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.303 r  top_uart/Baud_rate_gen/reg_contador[7]_i_1/O
                         net (fo=8, routed)           0.828     8.132    top_uart/Baud_rate_gen/reg_contador[7]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[7]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429    14.647    top_uart/Baud_rate_gen/reg_contador_reg[7]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 top_uart/Tx/state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/state_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.704ns (22.172%)  route 2.471ns (77.828%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.143    top_uart/Tx/CLK
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  top_uart/Tx/state_reg_reg[2]/Q
                         net (fo=11, routed)          1.068     6.666    top_uart/Tx/state_reg[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.790 r  top_uart/Tx/state_reg[3]_i_2/O
                         net (fo=2, routed)           0.816     7.607    top_uart/Tx/state_reg[3]_i_2_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.731 r  top_uart/Tx/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.587     8.318    top_uart/Tx/state_reg[3]_i_1_n_0
    SLICE_X65Y62         FDSE                                         r  top_uart/Tx/state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.846    top_uart/Tx/CLK
    SLICE_X65Y62         FDSE                                         r  top_uart/Tx/state_reg_reg[0]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X65Y62         FDSE (Setup_fdse_C_CE)      -0.205    14.903    top_uart/Tx/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 top_uart/Tx/state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/state_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.704ns (22.172%)  route 2.471ns (77.828%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.143    top_uart/Tx/CLK
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  top_uart/Tx/state_reg_reg[2]/Q
                         net (fo=11, routed)          1.068     6.666    top_uart/Tx/state_reg[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.790 r  top_uart/Tx/state_reg[3]_i_2/O
                         net (fo=2, routed)           0.816     7.607    top_uart/Tx/state_reg[3]_i_2_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.731 r  top_uart/Tx/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.587     8.318    top_uart/Tx/state_reg[3]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.846    top_uart/Tx/CLK
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[1]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X65Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.903    top_uart/Tx/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 top_uart/Tx/state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/state_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.704ns (22.172%)  route 2.471ns (77.828%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.143    top_uart/Tx/CLK
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  top_uart/Tx/state_reg_reg[2]/Q
                         net (fo=11, routed)          1.068     6.666    top_uart/Tx/state_reg[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.790 r  top_uart/Tx/state_reg[3]_i_2/O
                         net (fo=2, routed)           0.816     7.607    top_uart/Tx/state_reg[3]_i_2_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.731 r  top_uart/Tx/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.587     8.318    top_uart/Tx/state_reg[3]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.846    top_uart/Tx/CLK
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[2]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X65Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.903    top_uart/Tx/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 top_uart/Tx/state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/state_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.704ns (22.172%)  route 2.471ns (77.828%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.143    top_uart/Tx/CLK
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  top_uart/Tx/state_reg_reg[2]/Q
                         net (fo=11, routed)          1.068     6.666    top_uart/Tx/state_reg[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.790 r  top_uart/Tx/state_reg[3]_i_2/O
                         net (fo=2, routed)           0.816     7.607    top_uart/Tx/state_reg[3]_i_2_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.731 r  top_uart/Tx/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.587     8.318    top_uart/Tx/state_reg[3]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.846    top_uart/Tx/CLK
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[3]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X65Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.903    top_uart/Tx/state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 top_uart/Baud_rate_gen/reg_contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Baud_rate_gen/reg_contador_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.724%)  route 2.143ns (75.276%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.614     5.135    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  top_uart/Baud_rate_gen/reg_contador_reg[5]/Q
                         net (fo=3, routed)           0.878     6.469    top_uart/Baud_rate_gen/reg_contador_reg[5]
    SLICE_X63Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.593 f  top_uart/Baud_rate_gen/reg_contador[7]_i_3/O
                         net (fo=2, routed)           0.584     7.177    top_uart/Baud_rate_gen/reg_contador[7]_i_3_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.301 r  top_uart/Baud_rate_gen/reg_contador[7]_i_1/O
                         net (fo=8, routed)           0.681     7.982    top_uart/Baud_rate_gen/reg_contador[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[0]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y70         FDRE (Setup_fdre_C_R)       -0.429    14.647    top_uart/Baud_rate_gen/reg_contador_reg[0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 top_uart/Baud_rate_gen/reg_contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Baud_rate_gen/reg_contador_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.724%)  route 2.143ns (75.276%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.614     5.135    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  top_uart/Baud_rate_gen/reg_contador_reg[5]/Q
                         net (fo=3, routed)           0.878     6.469    top_uart/Baud_rate_gen/reg_contador_reg[5]
    SLICE_X63Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.593 f  top_uart/Baud_rate_gen/reg_contador[7]_i_3/O
                         net (fo=2, routed)           0.584     7.177    top_uart/Baud_rate_gen/reg_contador[7]_i_3_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.301 r  top_uart/Baud_rate_gen/reg_contador[7]_i_1/O
                         net (fo=8, routed)           0.681     7.982    top_uart/Baud_rate_gen/reg_contador[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[1]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y70         FDRE (Setup_fdre_C_R)       -0.429    14.647    top_uart/Baud_rate_gen/reg_contador_reg[1]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 top_uart/Baud_rate_gen/reg_contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Baud_rate_gen/reg_contador_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.704ns (24.724%)  route 2.143ns (75.276%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.614     5.135    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  top_uart/Baud_rate_gen/reg_contador_reg[5]/Q
                         net (fo=3, routed)           0.878     6.469    top_uart/Baud_rate_gen/reg_contador_reg[5]
    SLICE_X63Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.593 f  top_uart/Baud_rate_gen/reg_contador[7]_i_3/O
                         net (fo=2, routed)           0.584     7.177    top_uart/Baud_rate_gen/reg_contador[7]_i_3_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.301 r  top_uart/Baud_rate_gen/reg_contador[7]_i_1/O
                         net (fo=8, routed)           0.681     7.982    top_uart/Baud_rate_gen/reg_contador[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.839    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[2]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y70         FDRE (Setup_fdre_C_R)       -0.429    14.647    top_uart/Baud_rate_gen/reg_contador_reg[2]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  6.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_uart/Tx/state_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/s_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.406%)  route 0.124ns (39.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    top_uart/Tx/CLK
    SLICE_X65Y62         FDSE                                         r  top_uart/Tx/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDSE (Prop_fdse_C_Q)         0.141     1.614 f  top_uart/Tx/state_reg_reg[0]/Q
                         net (fo=8, routed)           0.124     1.738    top_uart/Tx/state_reg[0]
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.048     1.786 r  top_uart/Tx/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    top_uart/Tx/s_next[1]
    SLICE_X64Y62         FDRE                                         r  top_uart/Tx/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.987    top_uart/Tx/CLK
    SLICE_X64Y62         FDRE                                         r  top_uart/Tx/s_reg_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.131     1.617    top_uart/Tx/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 top_uart/Tx/state_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/s_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.644%)  route 0.128ns (40.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    top_uart/Tx/CLK
    SLICE_X65Y62         FDSE                                         r  top_uart/Tx/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDSE (Prop_fdse_C_Q)         0.141     1.614 f  top_uart/Tx/state_reg_reg[0]/Q
                         net (fo=8, routed)           0.128     1.742    top_uart/Tx/state_reg[0]
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.048     1.790 r  top_uart/Tx/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.790    top_uart/Tx/s_reg[3]_i_2_n_0
    SLICE_X64Y62         FDRE                                         r  top_uart/Tx/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.987    top_uart/Tx/CLK
    SLICE_X64Y62         FDRE                                         r  top_uart/Tx/s_reg_reg[3]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.131     1.617    top_uart/Tx/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 top_uart/Tx/state_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/s_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.023%)  route 0.124ns (39.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    top_uart/Tx/CLK
    SLICE_X65Y62         FDSE                                         r  top_uart/Tx/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDSE (Prop_fdse_C_Q)         0.141     1.614 f  top_uart/Tx/state_reg_reg[0]/Q
                         net (fo=8, routed)           0.124     1.738    top_uart/Tx/state_reg[0]
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  top_uart/Tx/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    top_uart/Tx/s_next[0]
    SLICE_X64Y62         FDRE                                         r  top_uart/Tx/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.987    top_uart/Tx/CLK
    SLICE_X64Y62         FDRE                                         r  top_uart/Tx/s_reg_reg[0]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.120     1.606    top_uart/Tx/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 top_uart/Tx/state_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/s_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.258%)  route 0.128ns (40.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    top_uart/Tx/CLK
    SLICE_X65Y62         FDSE                                         r  top_uart/Tx/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDSE (Prop_fdse_C_Q)         0.141     1.614 f  top_uart/Tx/state_reg_reg[0]/Q
                         net (fo=8, routed)           0.128     1.742    top_uart/Tx/state_reg[0]
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.787 r  top_uart/Tx/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    top_uart/Tx/s_next[2]
    SLICE_X64Y62         FDRE                                         r  top_uart/Tx/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.987    top_uart/Tx/CLK
    SLICE_X64Y62         FDRE                                         r  top_uart/Tx/s_reg_reg[2]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.121     1.607    top_uart/Tx/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 top_uart/Tx/state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.575%)  route 0.168ns (54.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    top_uart/Tx/CLK
    SLICE_X65Y62         FDRE                                         r  top_uart/Tx/state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  top_uart/Tx/state_reg_reg[3]/Q
                         net (fo=7, routed)           0.168     1.783    top_uart/Tx/state_reg[3]
    SLICE_X65Y62         FDSE                                         r  top_uart/Tx/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.987    top_uart/Tx/CLK
    SLICE_X65Y62         FDSE                                         r  top_uart/Tx/state_reg_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X65Y62         FDSE (Hold_fdse_C_D)         0.070     1.543    top_uart/Tx/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_uart/Baud_rate_gen/reg_contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Baud_rate_gen/reg_contador_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.467    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  top_uart/Baud_rate_gen/reg_contador_reg[1]/Q
                         net (fo=7, routed)           0.170     1.778    top_uart/Baud_rate_gen/reg_contador_reg[1]
    SLICE_X63Y70         LUT5 (Prop_lut5_I2_O)        0.043     1.821 r  top_uart/Baud_rate_gen/reg_contador[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    top_uart/Baud_rate_gen/p_0_in[4]
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     1.980    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[4]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.107     1.574    top_uart/Baud_rate_gen/reg_contador_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 top_uart/Tx/n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/n_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.474    top_uart/Tx/CLK
    SLICE_X64Y61         FDRE                                         r  top_uart/Tx/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  top_uart/Tx/n_reg_reg[1]/Q
                         net (fo=4, routed)           0.175     1.813    top_uart/Tx/n_reg_reg_n_0_[1]
    SLICE_X64Y61         LUT4 (Prop_lut4_I2_O)        0.043     1.856 r  top_uart/Tx/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    top_uart/Tx/n_next[2]
    SLICE_X64Y61         FDRE                                         r  top_uart/Tx/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     1.989    top_uart/Tx/CLK
    SLICE_X64Y61         FDRE                                         r  top_uart/Tx/n_reg_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.131     1.605    top_uart/Tx/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_uart/Baud_rate_gen/reg_contador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Baud_rate_gen/reg_contador_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  top_uart/Baud_rate_gen/reg_contador_reg[5]/Q
                         net (fo=3, routed)           0.166     1.776    top_uart/Baud_rate_gen/reg_contador_reg[5]
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  top_uart/Baud_rate_gen/reg_contador[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    top_uart/Baud_rate_gen/p_0_in[5]
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.981    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y69         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.092     1.560    top_uart/Baud_rate_gen/reg_contador_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_uart/Tx/n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Tx/n_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.474    top_uart/Tx/CLK
    SLICE_X64Y61         FDRE                                         r  top_uart/Tx/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  top_uart/Tx/n_reg_reg[1]/Q
                         net (fo=4, routed)           0.175     1.813    top_uart/Tx/n_reg_reg_n_0_[1]
    SLICE_X64Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.858 r  top_uart/Tx/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    top_uart/Tx/n_reg[1]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  top_uart/Tx/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     1.989    top_uart/Tx/CLK
    SLICE_X64Y61         FDRE                                         r  top_uart/Tx/n_reg_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.120     1.594    top_uart/Tx/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_uart/Baud_rate_gen/reg_contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_uart/Baud_rate_gen/reg_contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.467    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  top_uart/Baud_rate_gen/reg_contador_reg[1]/Q
                         net (fo=7, routed)           0.170     1.778    top_uart/Baud_rate_gen/reg_contador_reg[1]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.823 r  top_uart/Baud_rate_gen/reg_contador[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    top_uart/Baud_rate_gen/p_0_in[3]
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     1.980    top_uart/Baud_rate_gen/CLK
    SLICE_X63Y70         FDRE                                         r  top_uart/Baud_rate_gen/reg_contador_reg[3]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.092     1.559    top_uart/Baud_rate_gen/reg_contador_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63   top_uart/Baud_rate_gen/baud_rate_tick_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y69   top_uart/Baud_rate_gen/reg_contador_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y69   top_uart/Baud_rate_gen/reg_contador_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y69   top_uart/Baud_rate_gen/reg_contador_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   top_uart/Baud_rate_gen/baud_rate_tick_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   top_uart/Tx/n_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   top_uart/Tx/n_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   top_uart/Tx/n_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   top_uart/Tx/n_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   top_uart/Tx/s_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   top_uart/Tx/s_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   top_uart/Tx/s_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   top_uart/Tx/s_reg_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y62   top_uart/Tx/state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   top_uart/Baud_rate_gen/reg_contador_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   top_uart/Baud_rate_gen/reg_contador_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   top_uart/Baud_rate_gen/reg_contador_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   top_uart/Baud_rate_gen/baud_rate_tick_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   top_uart/Baud_rate_gen/reg_contador_reg[0]/C



