/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ble */
.set ble_bless_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ble_bless_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ble_bless_isr__INTC_MASK, 0x1000
.set ble_bless_isr__INTC_NUMBER, 12
.set ble_bless_isr__INTC_PRIOR_MASK, 0xC0
.set ble_bless_isr__INTC_PRIOR_NUM, 3
.set ble_bless_isr__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ble_bless_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ble_bless_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set ble_cy_m0s8_ble__ADC_BUMP1, CYREG_BLE_BLERD_ADC_BUMP1
.set ble_cy_m0s8_ble__ADC_BUMP2, CYREG_BLE_BLERD_ADC_BUMP2
.set ble_cy_m0s8_ble__ADV_CH_TX_POWER, CYREG_BLE_BLELL_ADV_CH_TX_POWER
.set ble_cy_m0s8_ble__ADV_CONFIG, CYREG_BLE_BLELL_ADV_CONFIG
.set ble_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT, CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
.set ble_cy_m0s8_ble__ADV_INTR, CYREG_BLE_BLELL_ADV_INTR
.set ble_cy_m0s8_ble__ADV_NEXT_INSTANT, CYREG_BLE_BLELL_ADV_NEXT_INSTANT
.set ble_cy_m0s8_ble__ADV_PARAMS, CYREG_BLE_BLELL_ADV_PARAMS
.set ble_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO, CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
.set ble_cy_m0s8_ble__ADV_TX_DATA_FIFO, CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
.set ble_cy_m0s8_ble__AGC, CYREG_BLE_BLERD_AGC
.set ble_cy_m0s8_ble__BALUN, CYREG_BLE_BLERD_BALUN
.set ble_cy_m0s8_ble__BB_BUMP1, CYREG_BLE_BLERD_BB_BUMP1
.set ble_cy_m0s8_ble__BB_BUMP2, CYREG_BLE_BLERD_BB_BUMP2
.set ble_cy_m0s8_ble__BB_XO, CYREG_BLE_BLERD_BB_XO
.set ble_cy_m0s8_ble__BB_XO_CAPTRIM, CYREG_BLE_BLERD_BB_XO_CAPTRIM
.set ble_cy_m0s8_ble__CE_CNFG_STS_REGISTER, CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
.set ble_cy_m0s8_ble__CE_LENGTH, CYREG_BLE_BLELL_CE_LENGTH
.set ble_cy_m0s8_ble__CFG_1_FCAL, CYREG_BLE_BLERD_CFG_1_FCAL
.set ble_cy_m0s8_ble__CFG_2_FCAL, CYREG_BLE_BLERD_CFG_2_FCAL
.set ble_cy_m0s8_ble__CFG_3_FCAL, CYREG_BLE_BLERD_CFG_3_FCAL
.set ble_cy_m0s8_ble__CFG_4_FCAL, CYREG_BLE_BLERD_CFG_4_FCAL
.set ble_cy_m0s8_ble__CFG_5_FCAL, CYREG_BLE_BLERD_CFG_5_FCAL
.set ble_cy_m0s8_ble__CFG_6_FCAL, CYREG_BLE_BLERD_CFG_6_FCAL
.set ble_cy_m0s8_ble__CFG1, CYREG_BLE_BLERD_CFG1
.set ble_cy_m0s8_ble__CFG2, CYREG_BLE_BLERD_CFG2
.set ble_cy_m0s8_ble__CFGCTRL, CYREG_BLE_BLERD_CFGCTRL
.set ble_cy_m0s8_ble__CLOCK_CONFIG, CYREG_BLE_BLELL_CLOCK_CONFIG
.set ble_cy_m0s8_ble__COMMAND_REGISTER, CYREG_BLE_BLELL_COMMAND_REGISTER
.set ble_cy_m0s8_ble__CONN_CE_COUNTER, CYREG_BLE_BLELL_CONN_CE_COUNTER
.set ble_cy_m0s8_ble__CONN_CE_INSTANT, CYREG_BLE_BLELL_CONN_CE_INSTANT
.set ble_cy_m0s8_ble__CONN_CH_TX_POWER, CYREG_BLE_BLELL_CONN_CH_TX_POWER
.set ble_cy_m0s8_ble__CONN_CONFIG, CYREG_BLE_BLELL_CONN_CONFIG
.set ble_cy_m0s8_ble__CONN_INDEX, CYREG_BLE_BLELL_CONN_INDEX
.set ble_cy_m0s8_ble__CONN_INTERVAL, CYREG_BLE_BLELL_CONN_INTERVAL
.set ble_cy_m0s8_ble__CONN_INTR, CYREG_BLE_BLELL_CONN_INTR
.set ble_cy_m0s8_ble__CONN_INTR_MASK, CYREG_BLE_BLELL_CONN_INTR_MASK
.set ble_cy_m0s8_ble__CONN_PARAM1, CYREG_BLE_BLELL_CONN_PARAM1
.set ble_cy_m0s8_ble__CONN_PARAM2, CYREG_BLE_BLELL_CONN_PARAM2
.set ble_cy_m0s8_ble__CONN_REQ_WORD0, CYREG_BLE_BLELL_CONN_REQ_WORD0
.set ble_cy_m0s8_ble__CONN_REQ_WORD1, CYREG_BLE_BLELL_CONN_REQ_WORD1
.set ble_cy_m0s8_ble__CONN_REQ_WORD10, CYREG_BLE_BLELL_CONN_REQ_WORD10
.set ble_cy_m0s8_ble__CONN_REQ_WORD11, CYREG_BLE_BLELL_CONN_REQ_WORD11
.set ble_cy_m0s8_ble__CONN_REQ_WORD2, CYREG_BLE_BLELL_CONN_REQ_WORD2
.set ble_cy_m0s8_ble__CONN_REQ_WORD3, CYREG_BLE_BLELL_CONN_REQ_WORD3
.set ble_cy_m0s8_ble__CONN_REQ_WORD4, CYREG_BLE_BLELL_CONN_REQ_WORD4
.set ble_cy_m0s8_ble__CONN_REQ_WORD5, CYREG_BLE_BLELL_CONN_REQ_WORD5
.set ble_cy_m0s8_ble__CONN_REQ_WORD6, CYREG_BLE_BLELL_CONN_REQ_WORD6
.set ble_cy_m0s8_ble__CONN_REQ_WORD7, CYREG_BLE_BLELL_CONN_REQ_WORD7
.set ble_cy_m0s8_ble__CONN_REQ_WORD8, CYREG_BLE_BLELL_CONN_REQ_WORD8
.set ble_cy_m0s8_ble__CONN_REQ_WORD9, CYREG_BLE_BLELL_CONN_REQ_WORD9
.set ble_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR, CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
.set ble_cy_m0s8_ble__CONN_STATUS, CYREG_BLE_BLELL_CONN_STATUS
.set ble_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR, CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
.set ble_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL, CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
.set ble_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY, CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
.set ble_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL, CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
.set ble_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO, CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
.set ble_cy_m0s8_ble__CTR1, CYREG_BLE_BLERD_CTR1
.set ble_cy_m0s8_ble__DATA_CHANNELS_H0, CYREG_BLE_BLELL_DATA_CHANNELS_H0
.set ble_cy_m0s8_ble__DATA_CHANNELS_H1, CYREG_BLE_BLELL_DATA_CHANNELS_H1
.set ble_cy_m0s8_ble__DATA_CHANNELS_L0, CYREG_BLE_BLELL_DATA_CHANNELS_L0
.set ble_cy_m0s8_ble__DATA_CHANNELS_L1, CYREG_BLE_BLELL_DATA_CHANNELS_L1
.set ble_cy_m0s8_ble__DATA_CHANNELS_M0, CYREG_BLE_BLELL_DATA_CHANNELS_M0
.set ble_cy_m0s8_ble__DATA_CHANNELS_M1, CYREG_BLE_BLELL_DATA_CHANNELS_M1
.set ble_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS, CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
.set ble_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS, CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
.set ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
.set ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
.set ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
.set ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
.set ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
.set ble_cy_m0s8_ble__DATA0, CYREG_BLE_BLELL_DATA0
.set ble_cy_m0s8_ble__DATA1, CYREG_BLE_BLELL_DATA1
.set ble_cy_m0s8_ble__DATA10, CYREG_BLE_BLELL_DATA10
.set ble_cy_m0s8_ble__DATA11, CYREG_BLE_BLELL_DATA11
.set ble_cy_m0s8_ble__DATA12, CYREG_BLE_BLELL_DATA12
.set ble_cy_m0s8_ble__DATA13, CYREG_BLE_BLELL_DATA13
.set ble_cy_m0s8_ble__DATA2, CYREG_BLE_BLELL_DATA2
.set ble_cy_m0s8_ble__DATA3, CYREG_BLE_BLELL_DATA3
.set ble_cy_m0s8_ble__DATA4, CYREG_BLE_BLELL_DATA4
.set ble_cy_m0s8_ble__DATA5, CYREG_BLE_BLELL_DATA5
.set ble_cy_m0s8_ble__DATA6, CYREG_BLE_BLELL_DATA6
.set ble_cy_m0s8_ble__DATA7, CYREG_BLE_BLELL_DATA7
.set ble_cy_m0s8_ble__DATA8, CYREG_BLE_BLELL_DATA8
.set ble_cy_m0s8_ble__DATA9, CYREG_BLE_BLELL_DATA9
.set ble_cy_m0s8_ble__DBG_1, CYREG_BLE_BLERD_DBG_1
.set ble_cy_m0s8_ble__DBG_2, CYREG_BLE_BLERD_DBG_2
.set ble_cy_m0s8_ble__DBG_3, CYREG_BLE_BLERD_DBG_3
.set ble_cy_m0s8_ble__DBG_BB, CYREG_BLE_BLERD_DBG_BB
.set ble_cy_m0s8_ble__DBUS, CYREG_BLE_BLERD_DBUS
.set ble_cy_m0s8_ble__DC, CYREG_BLE_BLERD_DC
.set ble_cy_m0s8_ble__DCCAL, CYREG_BLE_BLERD_DCCAL
.set ble_cy_m0s8_ble__DEV_PUB_ADDR_H, CYREG_BLE_BLELL_DEV_PUB_ADDR_H
.set ble_cy_m0s8_ble__DEV_PUB_ADDR_L, CYREG_BLE_BLELL_DEV_PUB_ADDR_L
.set ble_cy_m0s8_ble__DEV_PUB_ADDR_M, CYREG_BLE_BLELL_DEV_PUB_ADDR_M
.set ble_cy_m0s8_ble__DEVICE_RAND_ADDR_H, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
.set ble_cy_m0s8_ble__DEVICE_RAND_ADDR_L, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
.set ble_cy_m0s8_ble__DEVICE_RAND_ADDR_M, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
.set ble_cy_m0s8_ble__DIAG1, CYREG_BLE_BLERD_DIAG1
.set ble_cy_m0s8_ble__DPLL_CONFIG, CYREG_BLE_BLELL_DPLL_CONFIG
.set ble_cy_m0s8_ble__DSM1, CYREG_BLE_BLERD_DSM1
.set ble_cy_m0s8_ble__DSM2, CYREG_BLE_BLERD_DSM2
.set ble_cy_m0s8_ble__DSM3, CYREG_BLE_BLERD_DSM3
.set ble_cy_m0s8_ble__DSM4, CYREG_BLE_BLERD_DSM4
.set ble_cy_m0s8_ble__DSM5, CYREG_BLE_BLERD_DSM5
.set ble_cy_m0s8_ble__DSM6, CYREG_BLE_BLERD_DSM6
.set ble_cy_m0s8_ble__DTM_RX_PKT_COUNT, CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
.set ble_cy_m0s8_ble__ENC_CONFIG, CYREG_BLE_BLELL_ENC_CONFIG
.set ble_cy_m0s8_ble__ENC_INTR, CYREG_BLE_BLELL_ENC_INTR
.set ble_cy_m0s8_ble__ENC_INTR_EN, CYREG_BLE_BLELL_ENC_INTR_EN
.set ble_cy_m0s8_ble__ENC_KEY0, CYREG_BLE_BLELL_ENC_KEY0
.set ble_cy_m0s8_ble__ENC_KEY1, CYREG_BLE_BLELL_ENC_KEY1
.set ble_cy_m0s8_ble__ENC_KEY2, CYREG_BLE_BLELL_ENC_KEY2
.set ble_cy_m0s8_ble__ENC_KEY3, CYREG_BLE_BLELL_ENC_KEY3
.set ble_cy_m0s8_ble__ENC_KEY4, CYREG_BLE_BLELL_ENC_KEY4
.set ble_cy_m0s8_ble__ENC_KEY5, CYREG_BLE_BLELL_ENC_KEY5
.set ble_cy_m0s8_ble__ENC_KEY6, CYREG_BLE_BLELL_ENC_KEY6
.set ble_cy_m0s8_ble__ENC_KEY7, CYREG_BLE_BLELL_ENC_KEY7
.set ble_cy_m0s8_ble__ENC_PARAMS, CYREG_BLE_BLELL_ENC_PARAMS
.set ble_cy_m0s8_ble__EVENT_ENABLE, CYREG_BLE_BLELL_EVENT_ENABLE
.set ble_cy_m0s8_ble__EVENT_INTR, CYREG_BLE_BLELL_EVENT_INTR
.set ble_cy_m0s8_ble__FCAL_TEST, CYREG_BLE_BLERD_FCAL_TEST
.set ble_cy_m0s8_ble__FPD_TEST, CYREG_BLE_BLERD_FPD_TEST
.set ble_cy_m0s8_ble__FSM, CYREG_BLE_BLERD_FSM
.set ble_cy_m0s8_ble__IM, CYREG_BLE_BLERD_IM
.set ble_cy_m0s8_ble__INIT_CONFIG, CYREG_BLE_BLELL_INIT_CONFIG
.set ble_cy_m0s8_ble__INIT_INTERVAL, CYREG_BLE_BLELL_INIT_INTERVAL
.set ble_cy_m0s8_ble__INIT_INTR, CYREG_BLE_BLELL_INIT_INTR
.set ble_cy_m0s8_ble__INIT_NEXT_INSTANT, CYREG_BLE_BLELL_INIT_NEXT_INSTANT
.set ble_cy_m0s8_ble__INIT_PARAM, CYREG_BLE_BLELL_INIT_PARAM
.set ble_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO, CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
.set ble_cy_m0s8_ble__INIT_WINDOW, CYREG_BLE_BLELL_INIT_WINDOW
.set ble_cy_m0s8_ble__IQMIS, CYREG_BLE_BLERD_IQMIS
.set ble_cy_m0s8_ble__IV_MASTER0, CYREG_BLE_BLELL_IV_MASTER0
.set ble_cy_m0s8_ble__IV_MASTER1, CYREG_BLE_BLELL_IV_MASTER1
.set ble_cy_m0s8_ble__IV_SLAVE0, CYREG_BLE_BLELL_IV_SLAVE0
.set ble_cy_m0s8_ble__IV_SLAVE1, CYREG_BLE_BLELL_IV_SLAVE1
.set ble_cy_m0s8_ble__KVCAL, CYREG_BLE_BLERD_KVCAL
.set ble_cy_m0s8_ble__LDO, CYREG_BLE_BLERD_LDO
.set ble_cy_m0s8_ble__LDO_BYPASS, CYREG_BLE_BLERD_LDO_BYPASS
.set ble_cy_m0s8_ble__LE_PING_TIMER_ADDR, CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
.set ble_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP, CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
.set ble_cy_m0s8_ble__LE_PING_TIMER_OFFSET, CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
.set ble_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT, CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
.set ble_cy_m0s8_ble__LE_RF_TEST_MODE, CYREG_BLE_BLELL_LE_RF_TEST_MODE
.set ble_cy_m0s8_ble__LF_CLK_CTRL, CYREG_BLE_BLESS_LF_CLK_CTRL
.set ble_cy_m0s8_ble__LL_CLK_EN, CYREG_BLE_BLESS_LL_CLK_EN
.set ble_cy_m0s8_ble__LL_DSM_CTRL, CYREG_BLE_BLESS_LL_DSM_CTRL
.set ble_cy_m0s8_ble__LL_DSM_INTR_STAT, CYREG_BLE_BLESS_LL_DSM_INTR_STAT
.set ble_cy_m0s8_ble__LLH_FEATURE_CONFIG, CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
.set ble_cy_m0s8_ble__MIC_IN0, CYREG_BLE_BLELL_MIC_IN0
.set ble_cy_m0s8_ble__MIC_IN1, CYREG_BLE_BLELL_MIC_IN1
.set ble_cy_m0s8_ble__MIC_OUT0, CYREG_BLE_BLELL_MIC_OUT0
.set ble_cy_m0s8_ble__MIC_OUT1, CYREG_BLE_BLELL_MIC_OUT1
.set ble_cy_m0s8_ble__MODEM, CYREG_BLE_BLERD_MODEM
.set ble_cy_m0s8_ble__MONI, CYREG_BLE_BLERD_MONI
.set ble_cy_m0s8_ble__NEXT_CE_INSTANT, CYREG_BLE_BLELL_NEXT_CE_INSTANT
.set ble_cy_m0s8_ble__NEXT_RESP_TIMER_EXP, CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
.set ble_cy_m0s8_ble__NEXT_SUP_TO, CYREG_BLE_BLELL_NEXT_SUP_TO
.set ble_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT, CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
.set ble_cy_m0s8_ble__PACKET_COUNTER0, CYREG_BLE_BLELL_PACKET_COUNTER0
.set ble_cy_m0s8_ble__PACKET_COUNTER1, CYREG_BLE_BLELL_PACKET_COUNTER1
.set ble_cy_m0s8_ble__PACKET_COUNTER2, CYREG_BLE_BLELL_PACKET_COUNTER2
.set ble_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER, CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
.set ble_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER, CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
.set ble_cy_m0s8_ble__PDU_RESP_TIMER, CYREG_BLE_BLELL_PDU_RESP_TIMER
.set ble_cy_m0s8_ble__PEER_ADDR_H, CYREG_BLE_BLELL_PEER_ADDR_H
.set ble_cy_m0s8_ble__PEER_ADDR_L, CYREG_BLE_BLELL_PEER_ADDR_L
.set ble_cy_m0s8_ble__PEER_ADDR_M, CYREG_BLE_BLELL_PEER_ADDR_M
.set ble_cy_m0s8_ble__POC_REG__TIM_CONTROL, CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
.set ble_cy_m0s8_ble__RCCAL, CYREG_BLE_BLERD_RCCAL
.set ble_cy_m0s8_ble__READ_IQ_1, CYREG_BLE_BLERD_READ_IQ_1
.set ble_cy_m0s8_ble__READ_IQ_2, CYREG_BLE_BLERD_READ_IQ_2
.set ble_cy_m0s8_ble__READ_IQ_3, CYREG_BLE_BLERD_READ_IQ_3
.set ble_cy_m0s8_ble__READ_IQ_4, CYREG_BLE_BLERD_READ_IQ_4
.set ble_cy_m0s8_ble__RECEIVE_TRIG_CTRL, CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
.set ble_cy_m0s8_ble__RF_CONFIG, CYREG_BLE_BLESS_RF_CONFIG
.set ble_cy_m0s8_ble__RMAP, CYREG_BLE_BLERD_RMAP
.set ble_cy_m0s8_ble__RSSI, CYREG_BLE_BLERD_RSSI
.set ble_cy_m0s8_ble__RX, CYREG_BLE_BLERD_RX
.set ble_cy_m0s8_ble__RX_BUMP1, CYREG_BLE_BLERD_RX_BUMP1
.set ble_cy_m0s8_ble__RX_BUMP2, CYREG_BLE_BLERD_RX_BUMP2
.set ble_cy_m0s8_ble__SCAN_CONFIG, CYREG_BLE_BLELL_SCAN_CONFIG
.set ble_cy_m0s8_ble__SCAN_INTERVAL, CYREG_BLE_BLELL_SCAN_INTERVAL
.set ble_cy_m0s8_ble__SCAN_INTR, CYREG_BLE_BLELL_SCAN_INTR
.set ble_cy_m0s8_ble__SCAN_NEXT_INSTANT, CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
.set ble_cy_m0s8_ble__SCAN_PARAM, CYREG_BLE_BLELL_SCAN_PARAM
.set ble_cy_m0s8_ble__SCAN_WINDOW, CYREG_BLE_BLELL_SCAN_WINDOW
.set ble_cy_m0s8_ble__SL_CONN_INTERVAL, CYREG_BLE_BLELL_SL_CONN_INTERVAL
.set ble_cy_m0s8_ble__SLAVE_LATENCY, CYREG_BLE_BLELL_SLAVE_LATENCY
.set ble_cy_m0s8_ble__SLAVE_TIMING_CONTROL, CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
.set ble_cy_m0s8_ble__SLV_WIN_ADJ, CYREG_BLE_BLELL_SLV_WIN_ADJ
.set ble_cy_m0s8_ble__SUP_TIMEOUT, CYREG_BLE_BLELL_SUP_TIMEOUT
.set ble_cy_m0s8_ble__SY, CYREG_BLE_BLERD_SY
.set ble_cy_m0s8_ble__SY_BUMP1, CYREG_BLE_BLERD_SY_BUMP1
.set ble_cy_m0s8_ble__SY_BUMP2, CYREG_BLE_BLERD_SY_BUMP2
.set ble_cy_m0s8_ble__TEST, CYREG_BLE_BLERD_TEST
.set ble_cy_m0s8_ble__TEST2_SY, CYREG_BLE_BLERD_TEST2_SY
.set ble_cy_m0s8_ble__THRSHD1, CYREG_BLE_BLERD_THRSHD1
.set ble_cy_m0s8_ble__THRSHD2, CYREG_BLE_BLERD_THRSHD2
.set ble_cy_m0s8_ble__THRSHD3, CYREG_BLE_BLERD_THRSHD3
.set ble_cy_m0s8_ble__THRSHD4, CYREG_BLE_BLERD_THRSHD4
.set ble_cy_m0s8_ble__THRSHD5, CYREG_BLE_BLERD_THRSHD5
.set ble_cy_m0s8_ble__TIM_COUNTER_L, CYREG_BLE_BLELL_TIM_COUNTER_L
.set ble_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET, CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
.set ble_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE, CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
.set ble_cy_m0s8_ble__TX, CYREG_BLE_BLERD_TX
.set ble_cy_m0s8_ble__TX_BUMP1, CYREG_BLE_BLERD_TX_BUMP1
.set ble_cy_m0s8_ble__TX_BUMP2, CYREG_BLE_BLERD_TX_BUMP2
.set ble_cy_m0s8_ble__TX_EN_EXT_DELAY, CYREG_BLE_BLELL_TX_EN_EXT_DELAY
.set ble_cy_m0s8_ble__TX_RX_ON_DELAY, CYREG_BLE_BLELL_TX_RX_ON_DELAY
.set ble_cy_m0s8_ble__TX_RX_SYNTH_DELAY, CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
.set ble_cy_m0s8_ble__TXRX_HOP, CYREG_BLE_BLELL_TXRX_HOP
.set ble_cy_m0s8_ble__WAKEUP_CONFIG, CYREG_BLE_BLELL_WAKEUP_CONFIG
.set ble_cy_m0s8_ble__WAKEUP_CONTROL, CYREG_BLE_BLELL_WAKEUP_CONTROL
.set ble_cy_m0s8_ble__WCO_CONFIG, CYREG_BLE_BLESS_WCO_CONFIG
.set ble_cy_m0s8_ble__WCO_STATUS, CYREG_BLE_BLESS_WCO_STATUS
.set ble_cy_m0s8_ble__WCO_TRIM, CYREG_BLE_BLESS_WCO_TRIM
.set ble_cy_m0s8_ble__WHITELIST_BASE_ADDR, CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
.set ble_cy_m0s8_ble__WIN_MIN_STEP_SIZE, CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
.set ble_cy_m0s8_ble__WINDOW_WIDEN_INTVL, CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
.set ble_cy_m0s8_ble__WINDOW_WIDEN_WINOFF, CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
.set ble_cy_m0s8_ble__WL_ADDR_TYPE, CYREG_BLE_BLELL_WL_ADDR_TYPE
.set ble_cy_m0s8_ble__WL_ENABLE, CYREG_BLE_BLELL_WL_ENABLE
.set ble_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG, CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* pwm */
.set pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set pwm_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set pwm_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL2
.set pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set pwm_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK2
.set pwm_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set pwm_PWMUDB_genblk8_stsreg__0__POS, 0
.set pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set pwm_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set pwm_PWMUDB_genblk8_stsreg__2__POS, 2
.set pwm_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set pwm_PWMUDB_genblk8_stsreg__3__POS, 3
.set pwm_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set pwm_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK2
.set pwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set pwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set pwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set pwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST2
.set pwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST2
.set pwm_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST2
.set pwm_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set pwm_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set pwm_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set pwm_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set pwm_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set pwm_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set pwm_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set pwm_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set pwm_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A02
.set pwm_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A12
.set pwm_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set pwm_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D02
.set pwm_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D12
.set pwm_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set pwm_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set pwm_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F02
.set pwm_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F12
.set pwm_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set pwm_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2

/* red */
.set red__0__DR, CYREG_GPIO_PRT2_DR
.set red__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set red__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set red__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set red__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set red__0__HSIOM_MASK, 0x0F000000
.set red__0__HSIOM_SHIFT, 24
.set red__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set red__0__INTR, CYREG_GPIO_PRT2_INTR
.set red__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set red__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set red__0__MASK, 0x40
.set red__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set red__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set red__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set red__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set red__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set red__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set red__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set red__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set red__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set red__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set red__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set red__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set red__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set red__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set red__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set red__0__PC, CYREG_GPIO_PRT2_PC
.set red__0__PC2, CYREG_GPIO_PRT2_PC2
.set red__0__PORT, 2
.set red__0__PS, CYREG_GPIO_PRT2_PS
.set red__0__SHIFT, 6
.set red__DR, CYREG_GPIO_PRT2_DR
.set red__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set red__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set red__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set red__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set red__INTR, CYREG_GPIO_PRT2_INTR
.set red__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set red__INTSTAT, CYREG_GPIO_PRT2_INTR
.set red__MASK, 0x40
.set red__PA__CFG0, CYREG_UDB_PA2_CFG0
.set red__PA__CFG1, CYREG_UDB_PA2_CFG1
.set red__PA__CFG10, CYREG_UDB_PA2_CFG10
.set red__PA__CFG11, CYREG_UDB_PA2_CFG11
.set red__PA__CFG12, CYREG_UDB_PA2_CFG12
.set red__PA__CFG13, CYREG_UDB_PA2_CFG13
.set red__PA__CFG14, CYREG_UDB_PA2_CFG14
.set red__PA__CFG2, CYREG_UDB_PA2_CFG2
.set red__PA__CFG3, CYREG_UDB_PA2_CFG3
.set red__PA__CFG4, CYREG_UDB_PA2_CFG4
.set red__PA__CFG5, CYREG_UDB_PA2_CFG5
.set red__PA__CFG6, CYREG_UDB_PA2_CFG6
.set red__PA__CFG7, CYREG_UDB_PA2_CFG7
.set red__PA__CFG8, CYREG_UDB_PA2_CFG8
.set red__PA__CFG9, CYREG_UDB_PA2_CFG9
.set red__PC, CYREG_GPIO_PRT2_PC
.set red__PC2, CYREG_GPIO_PRT2_PC2
.set red__PORT, 2
.set red__PS, CYREG_GPIO_PRT2_PS
.set red__SHIFT, 6

/* blue */
.set blue__0__DR, CYREG_GPIO_PRT3_DR
.set blue__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set blue__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set blue__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set blue__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set blue__0__HSIOM_MASK, 0xF0000000
.set blue__0__HSIOM_SHIFT, 28
.set blue__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set blue__0__INTR, CYREG_GPIO_PRT3_INTR
.set blue__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set blue__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set blue__0__MASK, 0x80
.set blue__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set blue__0__OUT_SEL_SHIFT, 14
.set blue__0__OUT_SEL_VAL, 2
.set blue__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set blue__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set blue__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set blue__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set blue__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set blue__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set blue__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set blue__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set blue__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set blue__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set blue__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set blue__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set blue__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set blue__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set blue__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set blue__0__PC, CYREG_GPIO_PRT3_PC
.set blue__0__PC2, CYREG_GPIO_PRT3_PC2
.set blue__0__PORT, 3
.set blue__0__PS, CYREG_GPIO_PRT3_PS
.set blue__0__SHIFT, 7
.set blue__DR, CYREG_GPIO_PRT3_DR
.set blue__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set blue__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set blue__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set blue__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set blue__INTR, CYREG_GPIO_PRT3_INTR
.set blue__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set blue__INTSTAT, CYREG_GPIO_PRT3_INTR
.set blue__MASK, 0x80
.set blue__PA__CFG0, CYREG_UDB_PA3_CFG0
.set blue__PA__CFG1, CYREG_UDB_PA3_CFG1
.set blue__PA__CFG10, CYREG_UDB_PA3_CFG10
.set blue__PA__CFG11, CYREG_UDB_PA3_CFG11
.set blue__PA__CFG12, CYREG_UDB_PA3_CFG12
.set blue__PA__CFG13, CYREG_UDB_PA3_CFG13
.set blue__PA__CFG14, CYREG_UDB_PA3_CFG14
.set blue__PA__CFG2, CYREG_UDB_PA3_CFG2
.set blue__PA__CFG3, CYREG_UDB_PA3_CFG3
.set blue__PA__CFG4, CYREG_UDB_PA3_CFG4
.set blue__PA__CFG5, CYREG_UDB_PA3_CFG5
.set blue__PA__CFG6, CYREG_UDB_PA3_CFG6
.set blue__PA__CFG7, CYREG_UDB_PA3_CFG7
.set blue__PA__CFG8, CYREG_UDB_PA3_CFG8
.set blue__PA__CFG9, CYREG_UDB_PA3_CFG9
.set blue__PC, CYREG_GPIO_PRT3_PC
.set blue__PC2, CYREG_GPIO_PRT3_PC2
.set blue__PORT, 3
.set blue__PS, CYREG_GPIO_PRT3_PS
.set blue__SHIFT, 7

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_1__DIV_ID, 0x00000042
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_1__PA_DIV_ID, 0x000000FF

/* capsense */
.set capsense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set capsense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set capsense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set capsense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set capsense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set capsense_Cmod__0__HSIOM_MASK, 0x0000000F
.set capsense_Cmod__0__HSIOM_SHIFT, 0
.set capsense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set capsense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set capsense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set capsense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set capsense_Cmod__0__MASK, 0x01
.set capsense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set capsense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set capsense_Cmod__0__PORT, 4
.set capsense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set capsense_Cmod__0__SHIFT, 0
.set capsense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set capsense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set capsense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set capsense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set capsense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set capsense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set capsense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set capsense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set capsense_Cmod__Cmod__MASK, 0x01
.set capsense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set capsense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set capsense_Cmod__Cmod__PORT, 4
.set capsense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set capsense_Cmod__Cmod__SHIFT, 0
.set capsense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set capsense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set capsense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set capsense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set capsense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set capsense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set capsense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set capsense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set capsense_Cmod__MASK, 0x01
.set capsense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set capsense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set capsense_Cmod__PORT, 4
.set capsense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set capsense_Cmod__SHIFT, 0
.set capsense_CSD_FFB__CSD_CONFIG, CYREG_CSD_CONFIG
.set capsense_CSD_FFB__CSD_COUNTER, CYREG_CSD_COUNTER
.set capsense_CSD_FFB__CSD_ID, CYREG_CSD_ID
.set capsense_CSD_FFB__CSD_INTR, CYREG_CSD_INTR
.set capsense_CSD_FFB__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set capsense_CSD_FFB__CSD_NUMBER, 0
.set capsense_CSD_FFB__CSD_PWM, CYREG_CSD_PWM
.set capsense_CSD_FFB__CSD_STATUS, CYREG_CSD_STATUS
.set capsense_IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set capsense_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set capsense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set capsense_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set capsense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set capsense_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set capsense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set capsense_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set capsense_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set capsense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16
.set capsense_IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set capsense_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set capsense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set capsense_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set capsense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set capsense_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set capsense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set capsense_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 2
.set capsense_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set capsense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17
.set capsense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set capsense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set capsense_ISR__INTC_MASK, 0x10000
.set capsense_ISR__INTC_NUMBER, 16
.set capsense_ISR__INTC_PRIOR_MASK, 0xC0
.set capsense_ISR__INTC_PRIOR_NUM, 3
.set capsense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set capsense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set capsense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set capsense_SampleClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set capsense_SampleClk__DIV_ID, 0x00000040
.set capsense_SampleClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set capsense_SampleClk__PA_DIV_ID, 0x000000FF
.set capsense_SenseClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set capsense_SenseClk__DIV_ID, 0x00000041
.set capsense_SenseClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set capsense_SenseClk__PA_DIV_ID, 0x000000FF
.set capsense_Sns__0__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set capsense_Sns__0__HSIOM_MASK, 0x000000F0
.set capsense_Sns__0__HSIOM_SHIFT, 4
.set capsense_Sns__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__0__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__0__MASK, 0x02
.set capsense_Sns__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__0__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__0__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__0__PORT, 2
.set capsense_Sns__0__PS, CYREG_GPIO_PRT2_PS
.set capsense_Sns__0__SHIFT, 1
.set capsense_Sns__1__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set capsense_Sns__1__HSIOM_MASK, 0x00000F00
.set capsense_Sns__1__HSIOM_SHIFT, 8
.set capsense_Sns__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__1__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__1__MASK, 0x04
.set capsense_Sns__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__1__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__1__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__1__PORT, 2
.set capsense_Sns__1__PS, CYREG_GPIO_PRT2_PS
.set capsense_Sns__1__SHIFT, 2
.set capsense_Sns__2__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set capsense_Sns__2__HSIOM_MASK, 0x0000F000
.set capsense_Sns__2__HSIOM_SHIFT, 12
.set capsense_Sns__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__2__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__2__MASK, 0x08
.set capsense_Sns__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__2__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__2__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__2__PORT, 2
.set capsense_Sns__2__PS, CYREG_GPIO_PRT2_PS
.set capsense_Sns__2__SHIFT, 3
.set capsense_Sns__3__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set capsense_Sns__3__HSIOM_MASK, 0x000F0000
.set capsense_Sns__3__HSIOM_SHIFT, 16
.set capsense_Sns__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__3__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__3__MASK, 0x10
.set capsense_Sns__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__3__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__3__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__3__PORT, 2
.set capsense_Sns__3__PS, CYREG_GPIO_PRT2_PS
.set capsense_Sns__3__SHIFT, 4
.set capsense_Sns__4__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL2
.set capsense_Sns__4__HSIOM_MASK, 0x00F00000
.set capsense_Sns__4__HSIOM_SHIFT, 20
.set capsense_Sns__4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__4__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__4__MASK, 0x20
.set capsense_Sns__4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__4__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__4__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__4__PORT, 2
.set capsense_Sns__4__PS, CYREG_GPIO_PRT2_PS
.set capsense_Sns__4__SHIFT, 5
.set capsense_Sns__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e0__LS__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__LinearSlider0_e0__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__LinearSlider0_e0__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__LinearSlider0_e0__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__LinearSlider0_e0__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__LinearSlider0_e0__LS__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e0__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__LinearSlider0_e0__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e0__LS__MASK, 0x02
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__LinearSlider0_e0__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__LinearSlider0_e0__LS__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__LinearSlider0_e0__LS__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__LinearSlider0_e0__LS__PORT, 2
.set capsense_Sns__LinearSlider0_e0__LS__PS, CYREG_GPIO_PRT2_PS
.set capsense_Sns__LinearSlider0_e0__LS__SHIFT, 1
.set capsense_Sns__LinearSlider0_e1__LS__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__LinearSlider0_e1__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__LinearSlider0_e1__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__LinearSlider0_e1__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__LinearSlider0_e1__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__LinearSlider0_e1__LS__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e1__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__LinearSlider0_e1__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e1__LS__MASK, 0x04
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__LinearSlider0_e1__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__LinearSlider0_e1__LS__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__LinearSlider0_e1__LS__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__LinearSlider0_e1__LS__PORT, 2
.set capsense_Sns__LinearSlider0_e1__LS__PS, CYREG_GPIO_PRT2_PS
.set capsense_Sns__LinearSlider0_e1__LS__SHIFT, 2
.set capsense_Sns__LinearSlider0_e2__LS__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__LinearSlider0_e2__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__LinearSlider0_e2__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__LinearSlider0_e2__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__LinearSlider0_e2__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__LinearSlider0_e2__LS__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e2__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__LinearSlider0_e2__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e2__LS__MASK, 0x08
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__LinearSlider0_e2__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__LinearSlider0_e2__LS__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__LinearSlider0_e2__LS__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__LinearSlider0_e2__LS__PORT, 2
.set capsense_Sns__LinearSlider0_e2__LS__PS, CYREG_GPIO_PRT2_PS
.set capsense_Sns__LinearSlider0_e2__LS__SHIFT, 3
.set capsense_Sns__LinearSlider0_e3__LS__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__LinearSlider0_e3__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__LinearSlider0_e3__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__LinearSlider0_e3__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__LinearSlider0_e3__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__LinearSlider0_e3__LS__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e3__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__LinearSlider0_e3__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e3__LS__MASK, 0x10
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__LinearSlider0_e3__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__LinearSlider0_e3__LS__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__LinearSlider0_e3__LS__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__LinearSlider0_e3__LS__PORT, 2
.set capsense_Sns__LinearSlider0_e3__LS__PS, CYREG_GPIO_PRT2_PS
.set capsense_Sns__LinearSlider0_e3__LS__SHIFT, 4
.set capsense_Sns__LinearSlider0_e4__LS__DR, CYREG_GPIO_PRT2_DR
.set capsense_Sns__LinearSlider0_e4__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set capsense_Sns__LinearSlider0_e4__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set capsense_Sns__LinearSlider0_e4__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set capsense_Sns__LinearSlider0_e4__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__LinearSlider0_e4__LS__INTR, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e4__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set capsense_Sns__LinearSlider0_e4__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set capsense_Sns__LinearSlider0_e4__LS__MASK, 0x20
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__LinearSlider0_e4__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__LinearSlider0_e4__LS__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__LinearSlider0_e4__LS__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__LinearSlider0_e4__LS__PORT, 2
.set capsense_Sns__LinearSlider0_e4__LS__PS, CYREG_GPIO_PRT2_PS
.set capsense_Sns__LinearSlider0_e4__LS__SHIFT, 5
.set capsense_Sns__PA__CFG0, CYREG_UDB_PA2_CFG0
.set capsense_Sns__PA__CFG1, CYREG_UDB_PA2_CFG1
.set capsense_Sns__PA__CFG10, CYREG_UDB_PA2_CFG10
.set capsense_Sns__PA__CFG11, CYREG_UDB_PA2_CFG11
.set capsense_Sns__PA__CFG12, CYREG_UDB_PA2_CFG12
.set capsense_Sns__PA__CFG13, CYREG_UDB_PA2_CFG13
.set capsense_Sns__PA__CFG14, CYREG_UDB_PA2_CFG14
.set capsense_Sns__PA__CFG2, CYREG_UDB_PA2_CFG2
.set capsense_Sns__PA__CFG3, CYREG_UDB_PA2_CFG3
.set capsense_Sns__PA__CFG4, CYREG_UDB_PA2_CFG4
.set capsense_Sns__PA__CFG5, CYREG_UDB_PA2_CFG5
.set capsense_Sns__PA__CFG6, CYREG_UDB_PA2_CFG6
.set capsense_Sns__PA__CFG7, CYREG_UDB_PA2_CFG7
.set capsense_Sns__PA__CFG8, CYREG_UDB_PA2_CFG8
.set capsense_Sns__PA__CFG9, CYREG_UDB_PA2_CFG9
.set capsense_Sns__PC, CYREG_GPIO_PRT2_PC
.set capsense_Sns__PC2, CYREG_GPIO_PRT2_PC2
.set capsense_Sns__PORT, 2
.set capsense_Sns__PS, CYREG_GPIO_PRT2_PS

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
