wait_cnt[24] clken_ctrl_X21_Y10_N0
wait_cnt[26] clken_ctrl_X21_Y10_N0
wait_cnt[27] clken_ctrl_X21_Y10_N0
wait_cnt[28] clken_ctrl_X21_Y10_N0
wait_cnt[29] clken_ctrl_X21_Y10_N0
wait_cnt[30] clken_ctrl_X21_Y10_N0
wait_cnt[31] clken_ctrl_X21_Y10_N0
wait_cnt[18] clken_ctrl_X21_Y10_N0
wait_cnt[5] clken_ctrl_X21_Y11_N0
wait_cnt[6] clken_ctrl_X21_Y11_N0
wait_cnt[8] clken_ctrl_X21_Y11_N0
wait_cnt[9] clken_ctrl_X21_Y11_N0
wait_cnt[1] clken_ctrl_X21_Y11_N0
wait_cnt[10] clken_ctrl_X21_Y11_N0
wait_cnt[11] clken_ctrl_X21_Y11_N0
wait_cnt[2] clken_ctrl_X21_Y11_N0
wait_cnt[3] clken_ctrl_X21_Y11_N0
wait_cnt[4] clken_ctrl_X21_Y11_N0
send_en clken_ctrl_X22_Y10_N0
wait_cnt[20] clken_ctrl_X22_Y10_N1
wait_cnt[21] clken_ctrl_X22_Y10_N1
state.WAIT clken_ctrl_X22_Y10_N0
wait_cnt[22] clken_ctrl_X22_Y10_N1
wait_cnt[23] clken_ctrl_X22_Y10_N1
wait_cnt[25] clken_ctrl_X22_Y10_N1
wait_cnt[14] clken_ctrl_X22_Y11_N0
wait_cnt[0] clken_ctrl_X22_Y11_N0
wait_cnt[16] clken_ctrl_X22_Y11_N0
wait_cnt[12] clken_ctrl_X22_Y11_N0
wait_cnt[15] clken_ctrl_X22_Y11_N0
wait_cnt[19] clken_ctrl_X22_Y11_N0
wait_cnt[7] clken_ctrl_X22_Y11_N0
wait_cnt[13] clken_ctrl_X22_Y11_N0
wait_cnt[17] clken_ctrl_X22_Y11_N0
send_data[2] clken_ctrl_X23_Y10_N0
send_data[5] clken_ctrl_X23_Y10_N0
send_data[6] clken_ctrl_X23_Y10_N0
send_data[1] clken_ctrl_X23_Y10_N0
send_data[3] clken_ctrl_X23_Y10_N0
send_data[0] clken_ctrl_X23_Y10_N0
send_data[7] clken_ctrl_X23_Y10_N0
send_data[4] clken_ctrl_X23_Y10_N0
uart_tx_m0|clk_cnt[1] clken_ctrl_X23_Y13_N0
uart_tx_m0|clk_cnt[4] clken_ctrl_X23_Y13_N0
uart_tx_m0|state.START clken_ctrl_X23_Y13_N1
uart_tx_m0|clk_cnt[8] clken_ctrl_X23_Y13_N0
uart_tx_m0|clk_cnt[7] clken_ctrl_X23_Y13_N0
uart_tx_m0|clk_cnt[5] clken_ctrl_X23_Y13_N0
uart_tx_m0|tx_pin clken_ctrl_X24_Y10_N0
uart_tx_m0|send_data_r[3] clken_ctrl_X24_Y10_N1
uart_tx_m0|send_data_r[0] clken_ctrl_X24_Y10_N1
uart_tx_m0|send_data_r[5] clken_ctrl_X24_Y10_N1
uart_tx_m0|state.WAIT clken_ctrl_X24_Y10_N0
uart_tx_m0|send_data_r[1] clken_ctrl_X24_Y10_N1
uart_tx_m0|send_data_r[4] clken_ctrl_X24_Y10_N1
uart_tx_m0|state.SEND clken_ctrl_X24_Y10_N0
uart_tx_m0|send_data_r[7] clken_ctrl_X24_Y10_N1
uart_tx_m0|state.STOP clken_ctrl_X24_Y10_N0
uart_tx_m0|send_data_r[2] clken_ctrl_X24_Y10_N1
uart_tx_m0|send_data_r[6] clken_ctrl_X24_Y10_N1
uart_tx_m0|send_cnt[2] clken_ctrl_X24_Y11_N0
uart_tx_m0|send_cnt[0] clken_ctrl_X24_Y11_N0
uart_tx_m0|send_cnt[1] clken_ctrl_X24_Y11_N0
uart_tx_m0|clk_cnt[2] clken_ctrl_X24_Y13_N0
uart_tx_m0|clk_cnt[3] clken_ctrl_X24_Y13_N0
uart_tx_m0|clk_cnt[6] clken_ctrl_X24_Y13_N0
uart_tx_m0|clk_cnt[9] clken_ctrl_X24_Y13_N0
uart_tx_m0|clk_cnt[10] clken_ctrl_X24_Y13_N0
uart_tx_m0|clk_cnt[0] clken_ctrl_X24_Y13_N0
send_cnt[3] clken_ctrl_X25_Y10_N0
send_cnt[5] clken_ctrl_X25_Y10_N0
send_cnt[6] clken_ctrl_X25_Y10_N0
send_cnt[7] clken_ctrl_X25_Y10_N0
send_cnt[0] clken_ctrl_X25_Y10_N1
send_cnt[4] clken_ctrl_X25_Y10_N1
send_cnt[1] clken_ctrl_X25_Y10_N0
send_cnt[2] clken_ctrl_X25_Y10_N0
uart_rx_m0|recv_data_r[6] clken_ctrl_X28_Y10_N0
uart_rx_m0|recv_data_r[0] clken_ctrl_X28_Y10_N0
uart_rx_m0|recv_data[3] clken_ctrl_X28_Y10_N1
uart_rx_m0|recv_data[4] clken_ctrl_X28_Y10_N1
uart_rx_m0|recv_data_r[4] clken_ctrl_X28_Y10_N0
uart_rx_m0|recv_data_r[3] clken_ctrl_X28_Y10_N0
uart_rx_m0|recv_data[5] clken_ctrl_X28_Y10_N1
uart_rx_m0|recv_data_r[7] clken_ctrl_X28_Y10_N0
uart_rx_m0|recv_data[7] clken_ctrl_X28_Y10_N1
uart_rx_m0|recv_data[6] clken_ctrl_X28_Y10_N1
uart_rx_m0|recv_data[1] clken_ctrl_X28_Y10_N1
uart_rx_m0|recv_data[0] clken_ctrl_X28_Y10_N1
uart_rx_m0|recv_data[2] clken_ctrl_X28_Y10_N1
uart_rx_m0|clk_cnt[1] clken_ctrl_X28_Y13_N1
uart_rx_m0|clk_cnt[2] clken_ctrl_X28_Y13_N1
uart_rx_m0|clk_cnt[3] clken_ctrl_X28_Y13_N1
uart_rx_m0|clk_cnt[4] clken_ctrl_X28_Y13_N1
uart_rx_m0|clk_cnt[5] clken_ctrl_X28_Y13_N1
uart_rx_m0|clk_cnt[6] clken_ctrl_X28_Y13_N1
uart_rx_m0|clk_cnt[7] clken_ctrl_X28_Y13_N1
uart_rx_m0|clk_cnt[8] clken_ctrl_X28_Y13_N1
uart_rx_m0|clk_cnt[9] clken_ctrl_X28_Y13_N1
uart_rx_m0|clk_cnt[10] clken_ctrl_X28_Y13_N1
uart_rx_m0|clk_cnt[0] clken_ctrl_X28_Y13_N1
uart_rx_m0|state.RECV clken_ctrl_X29_Y10_N0
uart_rx_m0|recv_data_r[2] clken_ctrl_X29_Y10_N0
uart_rx_m0|recv_data_r[5] clken_ctrl_X29_Y10_N0
uart_rx_m0|recv_cnt[2] clken_ctrl_X29_Y10_N1
uart_rx_m0|state.STOP clken_ctrl_X29_Y10_N0
uart_rx_m0|recv_data_r[1] clken_ctrl_X29_Y10_N0
uart_rx_m0|recv_cnt[0] clken_ctrl_X29_Y10_N1
uart_rx_m0|recv_cnt[1] clken_ctrl_X29_Y10_N1
uart_rx_m0|state.WAIT clken_ctrl_X29_Y13_N0
uart_rx_m0|state.START clken_ctrl_X29_Y13_N0
