// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : colorlight_i5.v
// Device     : LFE5U-45F-6BG381C
// LiteX sha1 : 3122ce421
// Date       : 2025-11-28 16:57:12
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module colorlight_i5 (
    input  wire          clk25,
    input  wire          cpu_reset_n,
    output wire    [7:0] leds_ext,
    output wire   [10:0] sdram_a,
    output wire    [1:0] sdram_ba,
    output wire          sdram_cas_n,
    output wire          sdram_clock,
    input  wire   [31:0] sdram_dq,
    output wire          sdram_ras_n,
    output wire          sdram_we_n,
    input  wire          serial_rx,
    output reg           serial_tx,
    output wire          spiflash_cs_n,
    input  wire          spiflash_miso,
    output wire          spiflash_mosi
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
BaseSoC
└─── crg (_CRG)
│    └─── pll (ECP5PLL)
│    │    └─── [EHXPLLL]
└─── bus (SoCBusHandler)
│    └─── offset_0* (Offset)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (PicoRV32)
│    └─── [picorv32]
└─── rom (SRAM)
└─── sram (SRAM)
└─── identifier (Identifier)
└─── uart_phy (RS232PHY)
│    └─── tx (RS232PHYTX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
│    └─── rx (RS232PHYRX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
└─── uart (UART)
│    └─── ev (EventManager)
│    │    └─── eventsourcelevel_0* (EventSourceLevel)
│    │    └─── eventsourcelevel_1* (EventSourceLevel)
│    └─── tx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
│    └─── rx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
└─── timer0 (Timer)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
└─── spiflash (LiteSPI)
│    └─── crossbar (LiteSPICrossbar)
│    │    └─── rr (RoundRobin)
│    │    └─── tx_mux (Multiplexer)
│    │    └─── rx_demux (Demultiplexer)
│    └─── mmap (LiteSPIMMAP)
│    │    └─── burst_timeout (WaitTimer)
│    │    └─── fsm (FSM)
│    └─── master (LiteSPIMaster)
│    │    └─── tx_fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    └─── rx_fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    └─── phy (LiteSPIPHY)
│    │    └─── spiflash_phy (LiteSPISDRPHYCore)
│    │    │    └─── resyncreg_0* (ResyncReg)
│    │    │    └─── clkgen (LiteSPIClkGen)
│    │    │    │    └─── [USRMCLK]
│    │    │    └─── cs_control (LiteSPICSControl)
│    │    │    │    └─── timer (WaitTimer)
│    │    │    └─── fsm (FSM)
└─── sdrphy (GENSDRPHY)
└─── sdram (LiteDRAMCore)
│    └─── dfii (DFIInjector)
│    │    └─── pi0 (PhaseInjector)
│    └─── controller (LiteDRAMController)
│    │    └─── refresher (Refresher)
│    │    │    └─── timer (RefreshTimer)
│    │    │    └─── postponer (RefreshPostponer)
│    │    │    └─── sequencer (RefreshSequencer)
│    │    │    │    └─── refreshexecuter_0* (RefreshExecuter)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_0* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_1* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_2* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_3* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── multiplexer (Multiplexer)
│    │    │    └─── choose_cmd (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── choose_req (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── _steerer_0* (_Steerer)
│    │    │    └─── trrdcon (tXXDController)
│    │    │    └─── tfawcon (tFAWController)
│    │    │    └─── tccdcon (tXXDController)
│    │    │    └─── twtrcon (tXXDController)
│    │    │    └─── fsm (FSM)
│    └─── crossbar (LiteDRAMCrossbar)
│    │    └─── roundrobin_0* (RoundRobin)
│    │    └─── roundrobin_1* (RoundRobin)
│    │    └─── roundrobin_2* (RoundRobin)
│    │    └─── roundrobin_3* (RoundRobin)
└─── l2_cache (Cache)
│    └─── fsm (FSM)
└─── wishbone_bridge (LiteDRAMWishbone2Native)
│    └─── litedramnativeportconverter_0* (LiteDRAMNativePortConverter)
│    │    └─── converter (LiteDRAMNativePortDownConverter)
│    │    │    └─── fsm (FSM)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    │    └─── pipeline_0* (Pipeline)
│    │    │    └─── strideconverter_1* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── pipeline_1* (Pipeline)
│    └─── fsm (FSM)
└─── leds (GPIOOut)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── sram_0* (SRAM)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_3* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_4* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_5* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [FD1S3BX]
└─── [FD1S3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [FD1S3BX]
└─── [FD1S3BX]
└─── [ODDRX1F]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [IFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [OFS1P3BX]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
└─── [TRELLIS_IO]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg     [1:0] adr_offset_r = 2'd0;
wire          basesoc_adapted_interface_ack;
wire   [29:0] basesoc_adapted_interface_adr;
wire    [1:0] basesoc_adapted_interface_bte;
wire    [2:0] basesoc_adapted_interface_cti;
wire          basesoc_adapted_interface_cyc;
wire   [31:0] basesoc_adapted_interface_dat_r;
wire   [31:0] basesoc_adapted_interface_dat_w;
wire          basesoc_adapted_interface_err;
wire    [3:0] basesoc_adapted_interface_sel;
wire          basesoc_adapted_interface_stb;
wire          basesoc_adapted_interface_we;
wire   [14:0] basesoc_basesoc_adr;
reg           basesoc_basesoc_adr_burst = 1'd0;
wire   [31:0] basesoc_basesoc_dat_r;
reg           basesoc_basesoc_ram_bus_ack = 1'd0;
wire   [29:0] basesoc_basesoc_ram_bus_adr;
wire    [1:0] basesoc_basesoc_ram_bus_bte;
wire    [2:0] basesoc_basesoc_ram_bus_cti;
wire          basesoc_basesoc_ram_bus_cyc;
wire   [31:0] basesoc_basesoc_ram_bus_dat_r;
wire   [31:0] basesoc_basesoc_ram_bus_dat_w;
reg           basesoc_basesoc_ram_bus_err = 1'd0;
wire    [3:0] basesoc_basesoc_ram_bus_sel;
wire          basesoc_basesoc_ram_bus_stb;
wire          basesoc_basesoc_ram_bus_we;
wire          basesoc_bus_error;
reg    [31:0] basesoc_bus_errors = 32'd0;
reg           basesoc_bus_errors_re = 1'd0;
wire   [31:0] basesoc_bus_errors_status;
wire          basesoc_bus_errors_we;
wire          basesoc_cpu_rst;
wire          basesoc_crg_ecp5pll;
wire          basesoc_crg_locked;
reg     [1:0] basesoc_fsm_next_state = 2'd0;
reg     [1:0] basesoc_fsm_state = 2'd0;
reg     [1:0] basesoc_fullmemorywe_next_state = 2'd0;
reg     [1:0] basesoc_fullmemorywe_state = 2'd0;
reg           basesoc_grant = 1'd0;
reg           basesoc_interface0_ack = 1'd0;
wire   [29:0] basesoc_interface0_adr;
wire    [1:0] basesoc_interface0_bte;
wire    [2:0] basesoc_interface0_cti;
wire          basesoc_interface0_cyc;
reg    [31:0] basesoc_interface0_dat_r = 32'd0;
wire   [31:0] basesoc_interface0_dat_w;
reg           basesoc_interface0_err = 1'd0;
wire    [3:0] basesoc_interface0_sel;
wire          basesoc_interface0_stb;
wire          basesoc_interface0_we;
reg    [13:0] basesoc_interface1_adr = 14'd0;
reg    [13:0] basesoc_interface1_adr_next_value1 = 14'd0;
reg           basesoc_interface1_adr_next_value_ce1 = 1'd0;
wire   [31:0] basesoc_interface1_dat_r;
reg    [31:0] basesoc_interface1_dat_w = 32'd0;
reg    [31:0] basesoc_interface1_dat_w_next_value0 = 32'd0;
reg           basesoc_interface1_dat_w_next_value_ce0 = 1'd0;
reg           basesoc_interface1_re = 1'd0;
reg           basesoc_interface1_re_next_value2 = 1'd0;
reg           basesoc_interface1_re_next_value_ce2 = 1'd0;
reg           basesoc_interface1_we = 1'd0;
reg           basesoc_interface1_we_next_value3 = 1'd0;
reg           basesoc_interface1_we_next_value_ce3 = 1'd0;
reg     [2:0] basesoc_litedramcore_bankmachine0_next_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine0_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine1_next_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine1_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine2_next_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine2_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine3_next_state = 3'd0;
reg     [2:0] basesoc_litedramcore_bankmachine3_state = 3'd0;
reg           basesoc_litedramcore_locked0 = 1'd0;
reg           basesoc_litedramcore_locked1 = 1'd0;
reg           basesoc_litedramcore_locked2 = 1'd0;
reg           basesoc_litedramcore_locked3 = 1'd0;
reg     [2:0] basesoc_litedramcore_multiplexer_next_state = 3'd0;
reg     [2:0] basesoc_litedramcore_multiplexer_state = 3'd0;
reg           basesoc_litedramcore_new_master_rdata_valid0 = 1'd0;
reg           basesoc_litedramcore_new_master_rdata_valid1 = 1'd0;
reg           basesoc_litedramcore_new_master_rdata_valid2 = 1'd0;
reg           basesoc_litedramcore_new_master_rdata_valid3 = 1'd0;
reg           basesoc_litedramcore_new_master_wdata_ready = 1'd0;
reg     [1:0] basesoc_litedramcore_refresher_next_state = 2'd0;
reg     [1:0] basesoc_litedramcore_refresher_state = 2'd0;
wire          basesoc_litedramcore_roundrobin0_ce;
wire          basesoc_litedramcore_roundrobin0_grant;
wire          basesoc_litedramcore_roundrobin0_request;
wire          basesoc_litedramcore_roundrobin1_ce;
wire          basesoc_litedramcore_roundrobin1_grant;
wire          basesoc_litedramcore_roundrobin1_request;
wire          basesoc_litedramcore_roundrobin2_ce;
wire          basesoc_litedramcore_roundrobin2_grant;
wire          basesoc_litedramcore_roundrobin2_request;
wire          basesoc_litedramcore_roundrobin3_ce;
wire          basesoc_litedramcore_roundrobin3_grant;
wire          basesoc_litedramcore_roundrobin3_request;
reg           basesoc_litedramnativeportconverter_next_state = 1'd0;
reg           basesoc_litedramnativeportconverter_state = 1'd0;
reg     [3:0] basesoc_litespimmap_next_state = 4'd0;
reg     [3:0] basesoc_litespimmap_state = 4'd0;
reg     [1:0] basesoc_litespiphy_next_state = 2'd0;
reg     [1:0] basesoc_litespiphy_state = 2'd0;
wire          basesoc_picorv320;
wire          basesoc_picorv321;
wire   [31:0] basesoc_picorv322;
wire   [31:0] basesoc_picorv323;
wire    [3:0] basesoc_picorv324;
wire          basesoc_picorv325;
wire   [31:0] basesoc_picorv326;
wire   [31:0] basesoc_picorv327;
wire   [31:0] basesoc_picorv328;
wire   [31:0] basesoc_picorv329;
wire          basesoc_picorv32_idbus_ack;
wire   [31:0] basesoc_picorv32_idbus_adr;
wire    [1:0] basesoc_picorv32_idbus_bte;
wire    [2:0] basesoc_picorv32_idbus_cti;
wire          basesoc_picorv32_idbus_cyc;
wire   [31:0] basesoc_picorv32_idbus_dat_r;
wire   [31:0] basesoc_picorv32_idbus_dat_w;
wire          basesoc_picorv32_idbus_err;
reg     [3:0] basesoc_picorv32_idbus_sel = 4'd0;
wire          basesoc_picorv32_idbus_stb;
reg           basesoc_picorv32_idbus_we = 1'd0;
reg    [31:0] basesoc_picorv32_interrupt = 32'd0;
wire   [31:0] basesoc_picorv32_mem_addr;
wire          basesoc_picorv32_mem_instr;
wire   [31:0] basesoc_picorv32_mem_rdata;
wire          basesoc_picorv32_mem_ready;
wire          basesoc_picorv32_mem_valid;
wire   [31:0] basesoc_picorv32_mem_wdata;
wire    [3:0] basesoc_picorv32_mem_wstrb;
wire          basesoc_picorv32_reset;
wire          basesoc_picorv32_trap;
wire   [10:0] basesoc_ram_adr;
reg           basesoc_ram_adr_burst = 1'd0;
reg           basesoc_ram_bus_ram_bus_ack = 1'd0;
wire   [29:0] basesoc_ram_bus_ram_bus_adr;
wire    [1:0] basesoc_ram_bus_ram_bus_bte;
wire    [2:0] basesoc_ram_bus_ram_bus_cti;
wire          basesoc_ram_bus_ram_bus_cyc;
wire   [31:0] basesoc_ram_bus_ram_bus_dat_r;
wire   [31:0] basesoc_ram_bus_ram_bus_dat_w;
reg           basesoc_ram_bus_ram_bus_err = 1'd0;
wire    [3:0] basesoc_ram_bus_ram_bus_sel;
wire          basesoc_ram_bus_ram_bus_stb;
wire          basesoc_ram_bus_ram_bus_we;
wire   [31:0] basesoc_ram_dat_r;
wire   [31:0] basesoc_ram_dat_w;
reg     [3:0] basesoc_ram_we = 4'd0;
wire    [1:0] basesoc_request;
reg           basesoc_reset_re = 1'd0;
reg     [1:0] basesoc_reset_storage = 2'd0;
reg           basesoc_rs232phyrx_next_state = 1'd0;
reg           basesoc_rs232phyrx_state = 1'd0;
reg           basesoc_rs232phytx_next_state = 1'd0;
reg           basesoc_rs232phytx_state = 1'd0;
reg     [3:0] basesoc_rx_count = 4'd0;
reg     [3:0] basesoc_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] basesoc_rx_data = 8'd0;
reg     [7:0] basesoc_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg           basesoc_rx_demux_endpoint0_source_first = 1'd0;
reg           basesoc_rx_demux_endpoint0_source_last = 1'd0;
reg    [31:0] basesoc_rx_demux_endpoint0_source_payload_data = 32'd0;
wire          basesoc_rx_demux_endpoint0_source_ready;
reg           basesoc_rx_demux_endpoint0_source_valid = 1'd0;
reg           basesoc_rx_demux_endpoint1_source_first = 1'd0;
reg           basesoc_rx_demux_endpoint1_source_last = 1'd0;
reg    [31:0] basesoc_rx_demux_endpoint1_source_payload_data = 32'd0;
wire          basesoc_rx_demux_endpoint1_source_ready;
reg           basesoc_rx_demux_endpoint1_source_valid = 1'd0;
wire          basesoc_rx_demux_sel;
wire          basesoc_rx_demux_sink_first;
wire          basesoc_rx_demux_sink_last;
wire   [31:0] basesoc_rx_demux_sink_payload_data;
reg           basesoc_rx_demux_sink_ready = 1'd0;
wire          basesoc_rx_demux_sink_valid;
reg           basesoc_rx_enable = 1'd0;
reg    [31:0] basesoc_rx_phase = 32'd0;
wire          basesoc_rx_rx;
reg           basesoc_rx_rx_d = 1'd0;
reg           basesoc_rx_source_first = 1'd0;
reg           basesoc_rx_source_last = 1'd0;
reg     [7:0] basesoc_rx_source_payload_data = 8'd0;
wire          basesoc_rx_source_ready;
reg           basesoc_rx_source_valid = 1'd0;
reg           basesoc_rx_tick = 1'd0;
reg           basesoc_scratch_re = 1'd0;
reg    [31:0] basesoc_scratch_storage = 32'd305419896;
reg           basesoc_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg           basesoc_soc_rst = 1'd0;
reg           basesoc_timer_en_re = 1'd0;
reg           basesoc_timer_en_storage = 1'd0;
reg           basesoc_timer_enable_re = 1'd0;
reg           basesoc_timer_enable_storage = 1'd0;
wire          basesoc_timer_irq;
reg           basesoc_timer_load_re = 1'd0;
reg    [31:0] basesoc_timer_load_storage = 32'd0;
reg           basesoc_timer_pending_r = 1'd0;
reg           basesoc_timer_pending_re = 1'd0;
wire          basesoc_timer_pending_status;
wire          basesoc_timer_pending_we;
reg           basesoc_timer_reload_re = 1'd0;
reg    [31:0] basesoc_timer_reload_storage = 32'd0;
reg           basesoc_timer_status_re = 1'd0;
wire          basesoc_timer_status_status;
wire          basesoc_timer_status_we;
reg           basesoc_timer_update_value_re = 1'd0;
reg           basesoc_timer_update_value_storage = 1'd0;
reg    [31:0] basesoc_timer_value = 32'd0;
reg           basesoc_timer_value_re = 1'd0;
reg    [31:0] basesoc_timer_value_status = 32'd0;
wire          basesoc_timer_value_we;
wire          basesoc_timer_zero0;
wire          basesoc_timer_zero1;
wire          basesoc_timer_zero2;
reg           basesoc_timer_zero_clear = 1'd0;
reg           basesoc_timer_zero_pending = 1'd0;
wire          basesoc_timer_zero_status;
wire          basesoc_timer_zero_trigger;
reg           basesoc_timer_zero_trigger_d = 1'd0;
reg     [3:0] basesoc_tx_count = 4'd0;
reg     [3:0] basesoc_tx_count_rs232phytx_next_value0 = 4'd0;
reg           basesoc_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg     [7:0] basesoc_tx_data = 8'd0;
reg     [7:0] basesoc_tx_data_rs232phytx_next_value2 = 8'd0;
reg           basesoc_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           basesoc_tx_enable = 1'd0;
wire          basesoc_tx_mux_endpoint0_sink_first;
wire          basesoc_tx_mux_endpoint0_sink_last;
wire   [31:0] basesoc_tx_mux_endpoint0_sink_payload_data;
wire    [5:0] basesoc_tx_mux_endpoint0_sink_payload_len;
wire    [7:0] basesoc_tx_mux_endpoint0_sink_payload_mask;
wire    [3:0] basesoc_tx_mux_endpoint0_sink_payload_width;
reg           basesoc_tx_mux_endpoint0_sink_ready = 1'd0;
wire          basesoc_tx_mux_endpoint0_sink_valid;
wire          basesoc_tx_mux_endpoint1_sink_first;
wire          basesoc_tx_mux_endpoint1_sink_last;
wire   [31:0] basesoc_tx_mux_endpoint1_sink_payload_data;
wire    [5:0] basesoc_tx_mux_endpoint1_sink_payload_len;
wire    [7:0] basesoc_tx_mux_endpoint1_sink_payload_mask;
wire    [3:0] basesoc_tx_mux_endpoint1_sink_payload_width;
reg           basesoc_tx_mux_endpoint1_sink_ready = 1'd0;
wire          basesoc_tx_mux_endpoint1_sink_valid;
wire          basesoc_tx_mux_sel;
reg           basesoc_tx_mux_source_first = 1'd0;
reg           basesoc_tx_mux_source_last = 1'd0;
reg    [31:0] basesoc_tx_mux_source_payload_data = 32'd0;
reg     [5:0] basesoc_tx_mux_source_payload_len = 6'd0;
reg     [7:0] basesoc_tx_mux_source_payload_mask = 8'd0;
reg     [3:0] basesoc_tx_mux_source_payload_width = 4'd0;
wire          basesoc_tx_mux_source_ready;
reg           basesoc_tx_mux_source_valid = 1'd0;
reg    [31:0] basesoc_tx_phase = 32'd0;
wire          basesoc_tx_sink_first;
wire          basesoc_tx_sink_last;
wire    [7:0] basesoc_tx_sink_payload_data;
reg           basesoc_tx_sink_ready = 1'd0;
wire          basesoc_tx_sink_valid;
reg           basesoc_tx_tick = 1'd0;
reg           basesoc_uart_enable_re = 1'd0;
reg     [1:0] basesoc_uart_enable_storage = 2'd0;
wire          basesoc_uart_irq;
reg     [1:0] basesoc_uart_pending_r = 2'd0;
reg           basesoc_uart_pending_re = 1'd0;
reg     [1:0] basesoc_uart_pending_status = 2'd0;
wire          basesoc_uart_pending_we;
wire          basesoc_uart_rx0;
wire          basesoc_uart_rx1;
wire          basesoc_uart_rx2;
reg           basesoc_uart_rx_clear = 1'd0;
reg     [3:0] basesoc_uart_rx_fifo_consume = 4'd0;
wire          basesoc_uart_rx_fifo_do_read;
wire          basesoc_uart_rx_fifo_fifo_in_first;
wire          basesoc_uart_rx_fifo_fifo_in_last;
wire    [7:0] basesoc_uart_rx_fifo_fifo_in_payload_data;
wire          basesoc_uart_rx_fifo_fifo_out_first;
wire          basesoc_uart_rx_fifo_fifo_out_last;
wire    [7:0] basesoc_uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] basesoc_uart_rx_fifo_level0 = 5'd0;
wire    [4:0] basesoc_uart_rx_fifo_level1;
reg     [3:0] basesoc_uart_rx_fifo_produce = 4'd0;
wire    [3:0] basesoc_uart_rx_fifo_rdport_adr;
wire    [9:0] basesoc_uart_rx_fifo_rdport_dat_r;
wire          basesoc_uart_rx_fifo_rdport_re;
wire          basesoc_uart_rx_fifo_re;
reg           basesoc_uart_rx_fifo_readable = 1'd0;
reg           basesoc_uart_rx_fifo_replace = 1'd0;
wire          basesoc_uart_rx_fifo_sink_first;
wire          basesoc_uart_rx_fifo_sink_last;
wire    [7:0] basesoc_uart_rx_fifo_sink_payload_data;
wire          basesoc_uart_rx_fifo_sink_ready;
wire          basesoc_uart_rx_fifo_sink_valid;
wire          basesoc_uart_rx_fifo_source_first;
wire          basesoc_uart_rx_fifo_source_last;
wire    [7:0] basesoc_uart_rx_fifo_source_payload_data;
wire          basesoc_uart_rx_fifo_source_ready;
wire          basesoc_uart_rx_fifo_source_valid;
wire    [9:0] basesoc_uart_rx_fifo_syncfifo_din;
wire    [9:0] basesoc_uart_rx_fifo_syncfifo_dout;
wire          basesoc_uart_rx_fifo_syncfifo_re;
wire          basesoc_uart_rx_fifo_syncfifo_readable;
wire          basesoc_uart_rx_fifo_syncfifo_we;
wire          basesoc_uart_rx_fifo_syncfifo_writable;
reg     [3:0] basesoc_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] basesoc_uart_rx_fifo_wrport_dat_r;
wire    [9:0] basesoc_uart_rx_fifo_wrport_dat_w;
wire          basesoc_uart_rx_fifo_wrport_we;
wire          basesoc_uart_rx_pending;
wire          basesoc_uart_rx_status;
wire          basesoc_uart_rx_trigger;
reg           basesoc_uart_rxempty_re = 1'd0;
wire          basesoc_uart_rxempty_status;
wire          basesoc_uart_rxempty_we;
reg           basesoc_uart_rxfull_re = 1'd0;
wire          basesoc_uart_rxfull_status;
wire          basesoc_uart_rxfull_we;
wire    [7:0] basesoc_uart_rxtx_r;
reg           basesoc_uart_rxtx_re = 1'd0;
wire    [7:0] basesoc_uart_rxtx_w;
reg           basesoc_uart_rxtx_we = 1'd0;
reg           basesoc_uart_status_re = 1'd0;
reg     [1:0] basesoc_uart_status_status = 2'd0;
wire          basesoc_uart_status_we;
wire          basesoc_uart_tx0;
wire          basesoc_uart_tx1;
wire          basesoc_uart_tx2;
reg           basesoc_uart_tx_clear = 1'd0;
reg     [3:0] basesoc_uart_tx_fifo_consume = 4'd0;
wire          basesoc_uart_tx_fifo_do_read;
wire          basesoc_uart_tx_fifo_fifo_in_first;
wire          basesoc_uart_tx_fifo_fifo_in_last;
wire    [7:0] basesoc_uart_tx_fifo_fifo_in_payload_data;
wire          basesoc_uart_tx_fifo_fifo_out_first;
wire          basesoc_uart_tx_fifo_fifo_out_last;
wire    [7:0] basesoc_uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] basesoc_uart_tx_fifo_level0 = 5'd0;
wire    [4:0] basesoc_uart_tx_fifo_level1;
reg     [3:0] basesoc_uart_tx_fifo_produce = 4'd0;
wire    [3:0] basesoc_uart_tx_fifo_rdport_adr;
wire    [9:0] basesoc_uart_tx_fifo_rdport_dat_r;
wire          basesoc_uart_tx_fifo_rdport_re;
wire          basesoc_uart_tx_fifo_re;
reg           basesoc_uart_tx_fifo_readable = 1'd0;
reg           basesoc_uart_tx_fifo_replace = 1'd0;
reg           basesoc_uart_tx_fifo_sink_first = 1'd0;
reg           basesoc_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] basesoc_uart_tx_fifo_sink_payload_data;
wire          basesoc_uart_tx_fifo_sink_ready;
wire          basesoc_uart_tx_fifo_sink_valid;
wire          basesoc_uart_tx_fifo_source_first;
wire          basesoc_uart_tx_fifo_source_last;
wire    [7:0] basesoc_uart_tx_fifo_source_payload_data;
wire          basesoc_uart_tx_fifo_source_ready;
wire          basesoc_uart_tx_fifo_source_valid;
wire    [9:0] basesoc_uart_tx_fifo_syncfifo_din;
wire    [9:0] basesoc_uart_tx_fifo_syncfifo_dout;
wire          basesoc_uart_tx_fifo_syncfifo_re;
wire          basesoc_uart_tx_fifo_syncfifo_readable;
wire          basesoc_uart_tx_fifo_syncfifo_we;
wire          basesoc_uart_tx_fifo_syncfifo_writable;
reg     [3:0] basesoc_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] basesoc_uart_tx_fifo_wrport_dat_r;
wire    [9:0] basesoc_uart_tx_fifo_wrport_dat_w;
wire          basesoc_uart_tx_fifo_wrport_we;
wire          basesoc_uart_tx_pending;
wire          basesoc_uart_tx_status;
wire          basesoc_uart_tx_trigger;
reg           basesoc_uart_txempty_re = 1'd0;
wire          basesoc_uart_txempty_status;
wire          basesoc_uart_txempty_we;
reg           basesoc_uart_txfull_re = 1'd0;
wire          basesoc_uart_txfull_status;
wire          basesoc_uart_txfull_we;
wire          basesoc_uart_uart_sink_first;
wire          basesoc_uart_uart_sink_last;
wire    [7:0] basesoc_uart_uart_sink_payload_data;
wire          basesoc_uart_uart_sink_ready;
wire          basesoc_uart_uart_sink_valid;
wire          basesoc_uart_uart_source_first;
wire          basesoc_uart_uart_source_last;
wire    [7:0] basesoc_uart_uart_source_payload_data;
wire          basesoc_uart_uart_source_ready;
wire          basesoc_uart_uart_source_valid;
reg     [1:0] basesoc_wishbone2csr_next_state = 2'd0;
reg     [1:0] basesoc_wishbone2csr_state = 2'd0;
wire          clkin;
wire          clkout0;
wire          clkout1;
reg           crossbar_cs = 1'd0;
wire          crossbar_sink_first;
wire          crossbar_sink_last;
wire   [31:0] crossbar_sink_payload_data;
wire          crossbar_sink_ready;
wire          crossbar_sink_valid;
wire          crossbar_source_first;
wire          crossbar_source_last;
wire   [31:0] crossbar_source_payload_data;
wire    [5:0] crossbar_source_payload_len;
wire    [7:0] crossbar_source_payload_mask;
wire    [3:0] crossbar_source_payload_width;
wire          crossbar_source_ready;
wire          crossbar_source_valid;
wire    [5:0] csr_bankarray_adr;
wire   [31:0] csr_bankarray_csrbank0_bus_errors_r;
reg           csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_bus_errors_w;
reg           csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank0_reset0_r;
reg           csr_bankarray_csrbank0_reset0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank0_reset0_w;
reg           csr_bankarray_csrbank0_reset0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scratch0_r;
reg           csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scratch0_w;
reg           csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire          csr_bankarray_csrbank0_sel;
wire    [7:0] csr_bankarray_csrbank1_out0_r;
reg           csr_bankarray_csrbank1_out0_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank1_out0_w;
reg           csr_bankarray_csrbank1_out0_we = 1'd0;
wire          csr_bankarray_csrbank1_sel;
wire    [3:0] csr_bankarray_csrbank2_dfii_control0_r;
reg           csr_bankarray_csrbank2_dfii_control0_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank2_dfii_control0_w;
reg           csr_bankarray_csrbank2_dfii_control0_we = 1'd0;
wire   [10:0] csr_bankarray_csrbank2_dfii_pi0_address0_r;
reg           csr_bankarray_csrbank2_dfii_pi0_address0_re = 1'd0;
wire   [10:0] csr_bankarray_csrbank2_dfii_pi0_address0_w;
reg           csr_bankarray_csrbank2_dfii_pi0_address0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank2_dfii_pi0_baddress0_r;
reg           csr_bankarray_csrbank2_dfii_pi0_baddress0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank2_dfii_pi0_baddress0_w;
reg           csr_bankarray_csrbank2_dfii_pi0_baddress0_we = 1'd0;
wire    [7:0] csr_bankarray_csrbank2_dfii_pi0_command0_r;
reg           csr_bankarray_csrbank2_dfii_pi0_command0_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank2_dfii_pi0_command0_w;
reg           csr_bankarray_csrbank2_dfii_pi0_command0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_dfii_pi0_rddata_r;
reg           csr_bankarray_csrbank2_dfii_pi0_rddata_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_dfii_pi0_rddata_w;
reg           csr_bankarray_csrbank2_dfii_pi0_rddata_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_dfii_pi0_wrdata0_r;
reg           csr_bankarray_csrbank2_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_dfii_pi0_wrdata0_w;
reg           csr_bankarray_csrbank2_dfii_pi0_wrdata0_we = 1'd0;
wire          csr_bankarray_csrbank2_sel;
wire          csr_bankarray_csrbank3_master_cs0_r;
reg           csr_bankarray_csrbank3_master_cs0_re = 1'd0;
wire          csr_bankarray_csrbank3_master_cs0_w;
reg           csr_bankarray_csrbank3_master_cs0_we = 1'd0;
wire   [23:0] csr_bankarray_csrbank3_master_phyconfig0_r;
reg           csr_bankarray_csrbank3_master_phyconfig0_re = 1'd0;
wire   [23:0] csr_bankarray_csrbank3_master_phyconfig0_w;
reg           csr_bankarray_csrbank3_master_phyconfig0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank3_master_status_r;
reg           csr_bankarray_csrbank3_master_status_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank3_master_status_w;
reg           csr_bankarray_csrbank3_master_status_we = 1'd0;
wire    [7:0] csr_bankarray_csrbank3_mmap_dummy_bits0_r;
reg           csr_bankarray_csrbank3_mmap_dummy_bits0_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank3_mmap_dummy_bits0_w;
reg           csr_bankarray_csrbank3_mmap_dummy_bits0_we = 1'd0;
wire    [7:0] csr_bankarray_csrbank3_phy_clk_divisor0_r;
reg           csr_bankarray_csrbank3_phy_clk_divisor0_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank3_phy_clk_divisor0_w;
reg           csr_bankarray_csrbank3_phy_clk_divisor0_we = 1'd0;
wire          csr_bankarray_csrbank3_sel;
wire          csr_bankarray_csrbank4_en0_r;
reg           csr_bankarray_csrbank4_en0_re = 1'd0;
wire          csr_bankarray_csrbank4_en0_w;
reg           csr_bankarray_csrbank4_en0_we = 1'd0;
wire          csr_bankarray_csrbank4_ev_enable0_r;
reg           csr_bankarray_csrbank4_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank4_ev_enable0_w;
reg           csr_bankarray_csrbank4_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank4_ev_pending_r;
reg           csr_bankarray_csrbank4_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank4_ev_pending_w;
reg           csr_bankarray_csrbank4_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank4_ev_status_r;
reg           csr_bankarray_csrbank4_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank4_ev_status_w;
reg           csr_bankarray_csrbank4_ev_status_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_load0_r;
reg           csr_bankarray_csrbank4_load0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_load0_w;
reg           csr_bankarray_csrbank4_load0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_reload0_r;
reg           csr_bankarray_csrbank4_reload0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_reload0_w;
reg           csr_bankarray_csrbank4_reload0_we = 1'd0;
wire          csr_bankarray_csrbank4_sel;
wire          csr_bankarray_csrbank4_update_value0_r;
reg           csr_bankarray_csrbank4_update_value0_re = 1'd0;
wire          csr_bankarray_csrbank4_update_value0_w;
reg           csr_bankarray_csrbank4_update_value0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_value_r;
reg           csr_bankarray_csrbank4_value_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_value_w;
reg           csr_bankarray_csrbank4_value_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank5_ev_enable0_r;
reg           csr_bankarray_csrbank5_ev_enable0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank5_ev_enable0_w;
reg           csr_bankarray_csrbank5_ev_enable0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank5_ev_pending_r;
reg           csr_bankarray_csrbank5_ev_pending_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank5_ev_pending_w;
reg           csr_bankarray_csrbank5_ev_pending_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank5_ev_status_r;
reg           csr_bankarray_csrbank5_ev_status_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank5_ev_status_w;
reg           csr_bankarray_csrbank5_ev_status_we = 1'd0;
wire          csr_bankarray_csrbank5_rxempty_r;
reg           csr_bankarray_csrbank5_rxempty_re = 1'd0;
wire          csr_bankarray_csrbank5_rxempty_w;
reg           csr_bankarray_csrbank5_rxempty_we = 1'd0;
wire          csr_bankarray_csrbank5_rxfull_r;
reg           csr_bankarray_csrbank5_rxfull_re = 1'd0;
wire          csr_bankarray_csrbank5_rxfull_w;
reg           csr_bankarray_csrbank5_rxfull_we = 1'd0;
wire          csr_bankarray_csrbank5_sel;
wire          csr_bankarray_csrbank5_txempty_r;
reg           csr_bankarray_csrbank5_txempty_re = 1'd0;
wire          csr_bankarray_csrbank5_txempty_w;
reg           csr_bankarray_csrbank5_txempty_we = 1'd0;
wire          csr_bankarray_csrbank5_txfull_r;
reg           csr_bankarray_csrbank5_txfull_re = 1'd0;
wire          csr_bankarray_csrbank5_txfull_w;
reg           csr_bankarray_csrbank5_txfull_we = 1'd0;
wire    [7:0] csr_bankarray_dat_r;
wire   [13:0] csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface0_bank_bus_dat_w;
wire          csr_bankarray_interface0_bank_bus_re;
wire          csr_bankarray_interface0_bank_bus_we;
wire   [13:0] csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface1_bank_bus_dat_w;
wire          csr_bankarray_interface1_bank_bus_re;
wire          csr_bankarray_interface1_bank_bus_we;
wire   [13:0] csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface2_bank_bus_dat_w;
wire          csr_bankarray_interface2_bank_bus_re;
wire          csr_bankarray_interface2_bank_bus_we;
wire   [13:0] csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface3_bank_bus_dat_w;
wire          csr_bankarray_interface3_bank_bus_re;
wire          csr_bankarray_interface3_bank_bus_we;
wire   [13:0] csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface4_bank_bus_dat_w;
wire          csr_bankarray_interface4_bank_bus_re;
wire          csr_bankarray_interface4_bank_bus_we;
wire   [13:0] csr_bankarray_interface5_bank_bus_adr;
reg    [31:0] csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface5_bank_bus_dat_w;
wire          csr_bankarray_interface5_bank_bus_re;
wire          csr_bankarray_interface5_bank_bus_we;
wire          csr_bankarray_sel;
reg           csr_bankarray_sel_r = 1'd0;
wire   [13:0] csr_bankarray_sram_bus_adr;
reg    [31:0] csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_sram_bus_dat_w;
wire          csr_bankarray_sram_bus_re;
wire          csr_bankarray_sram_bus_we;
wire   [13:0] csr_interconnect_adr;
wire   [31:0] csr_interconnect_dat_r;
wire   [31:0] csr_interconnect_dat_w;
wire          csr_interconnect_re;
wire          csr_interconnect_we;
wire    [8:0] data_port_adr;
wire  [127:0] data_port_dat_r;
reg   [127:0] data_port_dat_w = 128'd0;
reg    [15:0] data_port_we = 16'd0;
wire          dfi_p0_act_n;
wire   [10:0] dfi_p0_address;
wire    [1:0] dfi_p0_bank;
wire          dfi_p0_cas_n;
wire          dfi_p0_cke;
wire          dfi_p0_cs_n;
wire          dfi_p0_odt;
wire          dfi_p0_ras_n;
wire   [31:0] dfi_p0_rddata;
wire          dfi_p0_rddata_en;
reg           dfi_p0_rddata_valid = 1'd0;
wire          dfi_p0_reset_n;
wire          dfi_p0_we_n;
wire   [31:0] dfi_p0_wrdata;
wire          dfi_p0_wrdata_en;
wire    [3:0] dfi_p0_wrdata_mask;
reg           interface_ack = 1'd0;
wire   [27:0] interface_adr;
reg           interface_cyc = 1'd0;
reg   [127:0] interface_dat_r = 128'd0;
wire  [127:0] interface_dat_w;
wire   [15:0] interface_sel;
reg           interface_stb = 1'd0;
reg           interface_we = 1'd0;
wire          latticeecp5trellissdrtristateimpl0__i;
wire          latticeecp5trellissdrtristateimpl0__o;
wire          latticeecp5trellissdrtristateimpl0_oe_n;
wire          latticeecp5trellissdrtristateimpl10__i;
wire          latticeecp5trellissdrtristateimpl10__o;
wire          latticeecp5trellissdrtristateimpl10_oe_n;
wire          latticeecp5trellissdrtristateimpl11__i;
wire          latticeecp5trellissdrtristateimpl11__o;
wire          latticeecp5trellissdrtristateimpl11_oe_n;
wire          latticeecp5trellissdrtristateimpl12__i;
wire          latticeecp5trellissdrtristateimpl12__o;
wire          latticeecp5trellissdrtristateimpl12_oe_n;
wire          latticeecp5trellissdrtristateimpl13__i;
wire          latticeecp5trellissdrtristateimpl13__o;
wire          latticeecp5trellissdrtristateimpl13_oe_n;
wire          latticeecp5trellissdrtristateimpl14__i;
wire          latticeecp5trellissdrtristateimpl14__o;
wire          latticeecp5trellissdrtristateimpl14_oe_n;
wire          latticeecp5trellissdrtristateimpl15__i;
wire          latticeecp5trellissdrtristateimpl15__o;
wire          latticeecp5trellissdrtristateimpl15_oe_n;
wire          latticeecp5trellissdrtristateimpl16__i;
wire          latticeecp5trellissdrtristateimpl16__o;
wire          latticeecp5trellissdrtristateimpl16_oe_n;
wire          latticeecp5trellissdrtristateimpl17__i;
wire          latticeecp5trellissdrtristateimpl17__o;
wire          latticeecp5trellissdrtristateimpl17_oe_n;
wire          latticeecp5trellissdrtristateimpl18__i;
wire          latticeecp5trellissdrtristateimpl18__o;
wire          latticeecp5trellissdrtristateimpl18_oe_n;
wire          latticeecp5trellissdrtristateimpl19__i;
wire          latticeecp5trellissdrtristateimpl19__o;
wire          latticeecp5trellissdrtristateimpl19_oe_n;
wire          latticeecp5trellissdrtristateimpl1__i;
wire          latticeecp5trellissdrtristateimpl1__o;
wire          latticeecp5trellissdrtristateimpl1_oe_n;
wire          latticeecp5trellissdrtristateimpl20__i;
wire          latticeecp5trellissdrtristateimpl20__o;
wire          latticeecp5trellissdrtristateimpl20_oe_n;
wire          latticeecp5trellissdrtristateimpl21__i;
wire          latticeecp5trellissdrtristateimpl21__o;
wire          latticeecp5trellissdrtristateimpl21_oe_n;
wire          latticeecp5trellissdrtristateimpl22__i;
wire          latticeecp5trellissdrtristateimpl22__o;
wire          latticeecp5trellissdrtristateimpl22_oe_n;
wire          latticeecp5trellissdrtristateimpl23__i;
wire          latticeecp5trellissdrtristateimpl23__o;
wire          latticeecp5trellissdrtristateimpl23_oe_n;
wire          latticeecp5trellissdrtristateimpl24__i;
wire          latticeecp5trellissdrtristateimpl24__o;
wire          latticeecp5trellissdrtristateimpl24_oe_n;
wire          latticeecp5trellissdrtristateimpl25__i;
wire          latticeecp5trellissdrtristateimpl25__o;
wire          latticeecp5trellissdrtristateimpl25_oe_n;
wire          latticeecp5trellissdrtristateimpl26__i;
wire          latticeecp5trellissdrtristateimpl26__o;
wire          latticeecp5trellissdrtristateimpl26_oe_n;
wire          latticeecp5trellissdrtristateimpl27__i;
wire          latticeecp5trellissdrtristateimpl27__o;
wire          latticeecp5trellissdrtristateimpl27_oe_n;
wire          latticeecp5trellissdrtristateimpl28__i;
wire          latticeecp5trellissdrtristateimpl28__o;
wire          latticeecp5trellissdrtristateimpl28_oe_n;
wire          latticeecp5trellissdrtristateimpl29__i;
wire          latticeecp5trellissdrtristateimpl29__o;
wire          latticeecp5trellissdrtristateimpl29_oe_n;
wire          latticeecp5trellissdrtristateimpl2__i;
wire          latticeecp5trellissdrtristateimpl2__o;
wire          latticeecp5trellissdrtristateimpl2_oe_n;
wire          latticeecp5trellissdrtristateimpl30__i;
wire          latticeecp5trellissdrtristateimpl30__o;
wire          latticeecp5trellissdrtristateimpl30_oe_n;
wire          latticeecp5trellissdrtristateimpl31__i;
wire          latticeecp5trellissdrtristateimpl31__o;
wire          latticeecp5trellissdrtristateimpl31_oe_n;
wire          latticeecp5trellissdrtristateimpl3__i;
wire          latticeecp5trellissdrtristateimpl3__o;
wire          latticeecp5trellissdrtristateimpl3_oe_n;
wire          latticeecp5trellissdrtristateimpl4__i;
wire          latticeecp5trellissdrtristateimpl4__o;
wire          latticeecp5trellissdrtristateimpl4_oe_n;
wire          latticeecp5trellissdrtristateimpl5__i;
wire          latticeecp5trellissdrtristateimpl5__o;
wire          latticeecp5trellissdrtristateimpl5_oe_n;
wire          latticeecp5trellissdrtristateimpl6__i;
wire          latticeecp5trellissdrtristateimpl6__o;
wire          latticeecp5trellissdrtristateimpl6_oe_n;
wire          latticeecp5trellissdrtristateimpl7__i;
wire          latticeecp5trellissdrtristateimpl7__o;
wire          latticeecp5trellissdrtristateimpl7_oe_n;
wire          latticeecp5trellissdrtristateimpl8__i;
wire          latticeecp5trellissdrtristateimpl8__o;
wire          latticeecp5trellissdrtristateimpl8_oe_n;
wire          latticeecp5trellissdrtristateimpl9__i;
wire          latticeecp5trellissdrtristateimpl9__o;
wire          latticeecp5trellissdrtristateimpl9_oe_n;
wire          locked;
wire          master_cs;
reg           master_cs_re = 1'd0;
reg           master_cs_storage = 1'd0;
wire    [7:0] master_len;
wire    [7:0] master_mask;
reg           master_phyconfig_re = 1'd0;
reg    [23:0] master_phyconfig_storage = 24'd0;
wire          master_rx_fifo_pipe_valid_sink_first;
wire          master_rx_fifo_pipe_valid_sink_last;
wire   [31:0] master_rx_fifo_pipe_valid_sink_payload_data;
wire          master_rx_fifo_pipe_valid_sink_ready;
wire          master_rx_fifo_pipe_valid_sink_valid;
reg           master_rx_fifo_pipe_valid_source_first = 1'd0;
reg           master_rx_fifo_pipe_valid_source_last = 1'd0;
reg    [31:0] master_rx_fifo_pipe_valid_source_payload_data = 32'd0;
wire          master_rx_fifo_pipe_valid_source_ready;
reg           master_rx_fifo_pipe_valid_source_valid = 1'd0;
wire          master_rx_fifo_sink_sink_first;
wire          master_rx_fifo_sink_sink_last;
wire   [31:0] master_rx_fifo_sink_sink_payload_data;
wire          master_rx_fifo_sink_sink_ready;
wire          master_rx_fifo_sink_sink_valid;
wire          master_rx_fifo_source_source_first;
wire          master_rx_fifo_source_source_last;
wire   [31:0] master_rx_fifo_source_source_payload_data;
wire          master_rx_fifo_source_source_ready;
wire          master_rx_fifo_source_source_valid;
wire          master_rx_ready;
wire   [31:0] master_rxtx_r;
reg           master_rxtx_re = 1'd0;
wire   [31:0] master_rxtx_w;
reg           master_rxtx_we = 1'd0;
wire          master_sink_first;
wire          master_sink_last;
wire   [31:0] master_sink_payload_data;
wire          master_sink_ready;
wire          master_sink_valid;
wire          master_source_first;
wire          master_source_last;
wire   [31:0] master_source_payload_data;
wire    [5:0] master_source_payload_len;
wire    [7:0] master_source_payload_mask;
wire    [3:0] master_source_payload_width;
wire          master_source_ready;
wire          master_source_valid;
reg           master_status_re = 1'd0;
reg     [1:0] master_status_status = 2'd0;
wire          master_status_we;
wire          master_tx_fifo_pipe_valid_sink_first;
wire          master_tx_fifo_pipe_valid_sink_last;
wire   [31:0] master_tx_fifo_pipe_valid_sink_payload_data;
wire    [5:0] master_tx_fifo_pipe_valid_sink_payload_len;
wire    [7:0] master_tx_fifo_pipe_valid_sink_payload_mask;
wire    [3:0] master_tx_fifo_pipe_valid_sink_payload_width;
wire          master_tx_fifo_pipe_valid_sink_ready;
wire          master_tx_fifo_pipe_valid_sink_valid;
reg           master_tx_fifo_pipe_valid_source_first = 1'd0;
reg           master_tx_fifo_pipe_valid_source_last = 1'd0;
reg    [31:0] master_tx_fifo_pipe_valid_source_payload_data = 32'd0;
reg     [5:0] master_tx_fifo_pipe_valid_source_payload_len = 6'd0;
reg     [7:0] master_tx_fifo_pipe_valid_source_payload_mask = 8'd0;
reg     [3:0] master_tx_fifo_pipe_valid_source_payload_width = 4'd0;
wire          master_tx_fifo_pipe_valid_source_ready;
reg           master_tx_fifo_pipe_valid_source_valid = 1'd0;
reg           master_tx_fifo_sink_sink_first = 1'd0;
reg           master_tx_fifo_sink_sink_last = 1'd0;
wire   [31:0] master_tx_fifo_sink_sink_payload_data;
wire    [5:0] master_tx_fifo_sink_sink_payload_len;
wire    [7:0] master_tx_fifo_sink_sink_payload_mask;
wire    [3:0] master_tx_fifo_sink_sink_payload_width;
wire          master_tx_fifo_sink_sink_ready;
wire          master_tx_fifo_sink_sink_valid;
wire          master_tx_fifo_source_source_first;
wire          master_tx_fifo_source_source_last;
wire   [31:0] master_tx_fifo_source_source_payload_data;
wire    [5:0] master_tx_fifo_source_source_payload_len;
wire    [7:0] master_tx_fifo_source_source_payload_mask;
wire    [3:0] master_tx_fifo_source_source_payload_width;
wire          master_tx_fifo_source_source_ready;
wire          master_tx_fifo_source_source_valid;
wire          master_tx_ready;
wire    [3:0] master_width;
reg    [29:0] mmap_burst_adr = 30'd0;
reg    [29:0] mmap_burst_adr_litespimmap_next_value2 = 30'd0;
reg           mmap_burst_adr_litespimmap_next_value_ce2 = 1'd0;
reg           mmap_burst_cs = 1'd0;
reg           mmap_burst_cs_litespimmap_next_value0 = 1'd0;
reg           mmap_burst_cs_litespimmap_next_value_ce0 = 1'd0;
reg           mmap_bus_ack = 1'd0;
reg    [29:0] mmap_bus_adr = 30'd0;
wire    [1:0] mmap_bus_bte;
wire    [2:0] mmap_bus_cti;
wire          mmap_bus_cyc;
reg    [31:0] mmap_bus_dat_r = 32'd0;
wire   [31:0] mmap_bus_dat_w;
reg           mmap_bus_err = 1'd0;
wire    [3:0] mmap_bus_sel;
wire          mmap_bus_stb;
wire          mmap_bus_we;
reg     [1:0] mmap_byte_count = 2'd0;
reg     [1:0] mmap_byte_count_litespimmap_next_value1 = 2'd0;
reg           mmap_byte_count_litespimmap_next_value_ce1 = 1'd0;
reg     [8:0] mmap_count = 9'd256;
reg           mmap_cs = 1'd0;
wire          mmap_done;
reg    [31:0] mmap_dummy = 32'd57005;
reg           mmap_re = 1'd0;
reg           mmap_request = 1'd0;
wire          mmap_sink_first;
wire          mmap_sink_last;
wire   [31:0] mmap_sink_payload_data;
reg           mmap_sink_ready = 1'd0;
wire          mmap_sink_valid;
reg           mmap_source_first = 1'd0;
reg           mmap_source_last = 1'd0;
reg    [31:0] mmap_source_payload_data = 32'd0;
reg     [5:0] mmap_source_payload_len = 6'd0;
reg     [7:0] mmap_source_payload_mask = 8'd0;
reg     [3:0] mmap_source_payload_width = 4'd0;
wire          mmap_source_ready;
reg           mmap_source_valid = 1'd0;
wire    [7:0] mmap_spi_dummy_bits;
reg     [7:0] mmap_storage = 8'd0;
reg           mmap_wait = 1'd0;
reg    [20:0] port_cmd_payload_addr = 21'd0;
reg           port_cmd_payload_we = 1'd0;
wire          port_cmd_ready;
reg           port_cmd_valid = 1'd0;
wire          port_master_internal_port_sink_first;
wire          port_master_internal_port_sink_last;
wire   [31:0] port_master_internal_port_sink_payload_data;
wire    [5:0] port_master_internal_port_sink_payload_len;
wire    [7:0] port_master_internal_port_sink_payload_mask;
wire    [3:0] port_master_internal_port_sink_payload_width;
wire          port_master_internal_port_sink_ready;
wire          port_master_internal_port_sink_valid;
wire          port_master_internal_port_source_first;
wire          port_master_internal_port_source_last;
wire   [31:0] port_master_internal_port_source_payload_data;
wire          port_master_internal_port_source_ready;
wire          port_master_internal_port_source_valid;
wire          port_master_request;
wire          port_master_user_port_sink_first;
wire          port_master_user_port_sink_last;
wire   [31:0] port_master_user_port_sink_payload_data;
wire    [5:0] port_master_user_port_sink_payload_len;
wire    [7:0] port_master_user_port_sink_payload_mask;
wire    [3:0] port_master_user_port_sink_payload_width;
wire          port_master_user_port_sink_ready;
wire          port_master_user_port_sink_valid;
wire          port_master_user_port_source_first;
wire          port_master_user_port_source_last;
wire   [31:0] port_master_user_port_source_payload_data;
wire          port_master_user_port_source_ready;
wire          port_master_user_port_source_valid;
wire          port_mmap_internal_port_sink_first;
wire          port_mmap_internal_port_sink_last;
wire   [31:0] port_mmap_internal_port_sink_payload_data;
wire    [5:0] port_mmap_internal_port_sink_payload_len;
wire    [7:0] port_mmap_internal_port_sink_payload_mask;
wire    [3:0] port_mmap_internal_port_sink_payload_width;
wire          port_mmap_internal_port_sink_ready;
wire          port_mmap_internal_port_sink_valid;
wire          port_mmap_internal_port_source_first;
wire          port_mmap_internal_port_source_last;
wire   [31:0] port_mmap_internal_port_source_payload_data;
wire          port_mmap_internal_port_source_ready;
wire          port_mmap_internal_port_source_valid;
wire          port_mmap_user_port_sink_first;
wire          port_mmap_user_port_sink_last;
wire   [31:0] port_mmap_user_port_sink_payload_data;
wire    [5:0] port_mmap_user_port_sink_payload_len;
wire    [7:0] port_mmap_user_port_sink_payload_mask;
wire    [3:0] port_mmap_user_port_sink_payload_width;
wire          port_mmap_user_port_sink_ready;
wire          port_mmap_user_port_sink_valid;
wire          port_mmap_user_port_source_first;
wire          port_mmap_user_port_source_last;
wire   [31:0] port_mmap_user_port_source_payload_data;
wire          port_mmap_user_port_source_ready;
wire          port_mmap_user_port_source_valid;
reg           port_rdata_first = 1'd0;
reg           port_rdata_last = 1'd0;
wire   [31:0] port_rdata_payload_data;
wire          port_rdata_ready;
wire          port_rdata_valid;
wire          port_wdata_first;
wire          port_wdata_last;
wire   [31:0] port_wdata_payload_data;
wire    [3:0] port_wdata_payload_we;
wire          port_wdata_ready;
wire          port_wdata_valid;
reg     [2:0] rddata_en = 3'd0;
reg           re = 1'd0;
reg           regs0 = 1'd0;
reg           regs1 = 1'd0;
wire          reset;
reg    [29:0] rhs_self0 = 30'd0;
reg    [31:0] rhs_self1 = 32'd0;
reg     [1:0] rhs_self10 = 2'd0;
reg           rhs_self11 = 1'd0;
reg           rhs_self12 = 1'd0;
reg           rhs_self13 = 1'd0;
reg           rhs_self14 = 1'd0;
reg    [10:0] rhs_self15 = 11'd0;
reg     [1:0] rhs_self16 = 2'd0;
reg           rhs_self17 = 1'd0;
reg           rhs_self18 = 1'd0;
reg           rhs_self19 = 1'd0;
reg     [3:0] rhs_self2 = 4'd0;
reg    [18:0] rhs_self20 = 19'd0;
reg           rhs_self21 = 1'd0;
reg           rhs_self22 = 1'd0;
reg    [18:0] rhs_self23 = 19'd0;
reg           rhs_self24 = 1'd0;
reg           rhs_self25 = 1'd0;
reg    [18:0] rhs_self26 = 19'd0;
reg           rhs_self27 = 1'd0;
reg           rhs_self28 = 1'd0;
reg    [18:0] rhs_self29 = 19'd0;
reg           rhs_self3 = 1'd0;
reg           rhs_self30 = 1'd0;
reg           rhs_self31 = 1'd0;
reg           rhs_self4 = 1'd0;
reg           rhs_self5 = 1'd0;
reg     [2:0] rhs_self6 = 3'd0;
reg     [1:0] rhs_self7 = 2'd0;
reg           rhs_self8 = 1'd0;
reg    [10:0] rhs_self9 = 11'd0;
reg           rst = 1'd0;
wire          rst10;
wire          rst11;
reg           sdram_address_re = 1'd0;
reg    [10:0] sdram_address_storage = 11'd0;
reg           sdram_baddress_re = 1'd0;
reg     [1:0] sdram_baddress_storage = 2'd0;
reg           sdram_bankmachine0_auto_precharge = 1'd0;
reg    [10:0] sdram_bankmachine0_cmd_payload_a = 11'd0;
wire    [1:0] sdram_bankmachine0_cmd_payload_ba;
reg           sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           sdram_bankmachine0_cmd_ready = 1'd0;
reg           sdram_bankmachine0_cmd_valid = 1'd0;
reg     [2:0] sdram_bankmachine0_consume = 3'd0;
wire          sdram_bankmachine0_do_read;
wire          sdram_bankmachine0_fifo_in_first;
wire          sdram_bankmachine0_fifo_in_last;
wire   [18:0] sdram_bankmachine0_fifo_in_payload_addr;
wire          sdram_bankmachine0_fifo_in_payload_we;
wire          sdram_bankmachine0_fifo_out_first;
wire          sdram_bankmachine0_fifo_out_last;
wire   [18:0] sdram_bankmachine0_fifo_out_payload_addr;
wire          sdram_bankmachine0_fifo_out_payload_we;
reg     [3:0] sdram_bankmachine0_level = 4'd0;
wire          sdram_bankmachine0_pipe_valid_sink_first;
wire          sdram_bankmachine0_pipe_valid_sink_last;
wire   [18:0] sdram_bankmachine0_pipe_valid_sink_payload_addr;
wire          sdram_bankmachine0_pipe_valid_sink_payload_we;
wire          sdram_bankmachine0_pipe_valid_sink_ready;
wire          sdram_bankmachine0_pipe_valid_sink_valid;
reg           sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg    [18:0] sdram_bankmachine0_pipe_valid_source_payload_addr = 19'd0;
reg           sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
wire          sdram_bankmachine0_pipe_valid_source_ready;
reg           sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
reg     [2:0] sdram_bankmachine0_produce = 3'd0;
wire    [2:0] sdram_bankmachine0_rdport_adr;
wire   [21:0] sdram_bankmachine0_rdport_dat_r;
reg           sdram_bankmachine0_refresh_gnt = 1'd0;
wire          sdram_bankmachine0_refresh_req;
reg           sdram_bankmachine0_replace = 1'd0;
wire   [18:0] sdram_bankmachine0_req_addr;
wire          sdram_bankmachine0_req_lock;
reg           sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          sdram_bankmachine0_req_ready;
wire          sdram_bankmachine0_req_valid;
reg           sdram_bankmachine0_req_wdata_ready = 1'd0;
wire          sdram_bankmachine0_req_we;
reg    [10:0] sdram_bankmachine0_row = 11'd0;
reg           sdram_bankmachine0_row_close = 1'd0;
reg           sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          sdram_bankmachine0_row_hit;
reg           sdram_bankmachine0_row_open = 1'd0;
reg           sdram_bankmachine0_row_opened = 1'd0;
reg           sdram_bankmachine0_sink_first = 1'd0;
reg           sdram_bankmachine0_sink_last = 1'd0;
wire   [18:0] sdram_bankmachine0_sink_payload_addr;
wire          sdram_bankmachine0_sink_payload_we;
wire          sdram_bankmachine0_sink_ready;
wire          sdram_bankmachine0_sink_sink_first;
wire          sdram_bankmachine0_sink_sink_last;
wire   [18:0] sdram_bankmachine0_sink_sink_payload_addr;
wire          sdram_bankmachine0_sink_sink_payload_we;
wire          sdram_bankmachine0_sink_sink_ready;
wire          sdram_bankmachine0_sink_sink_valid;
wire          sdram_bankmachine0_sink_valid;
wire          sdram_bankmachine0_source_first;
wire          sdram_bankmachine0_source_last;
wire   [18:0] sdram_bankmachine0_source_payload_addr;
wire          sdram_bankmachine0_source_payload_we;
wire          sdram_bankmachine0_source_ready;
wire          sdram_bankmachine0_source_source_first;
wire          sdram_bankmachine0_source_source_last;
wire   [18:0] sdram_bankmachine0_source_source_payload_addr;
wire          sdram_bankmachine0_source_source_payload_we;
wire          sdram_bankmachine0_source_source_ready;
wire          sdram_bankmachine0_source_source_valid;
wire          sdram_bankmachine0_source_valid;
wire   [21:0] sdram_bankmachine0_syncfifo0_din;
wire   [21:0] sdram_bankmachine0_syncfifo0_dout;
wire          sdram_bankmachine0_syncfifo0_re;
wire          sdram_bankmachine0_syncfifo0_readable;
wire          sdram_bankmachine0_syncfifo0_we;
wire          sdram_bankmachine0_syncfifo0_writable;
reg     [1:0] sdram_bankmachine0_trascon_count = 2'd0;
reg           sdram_bankmachine0_trascon_ready = 1'd0;
wire          sdram_bankmachine0_trascon_valid;
reg     [1:0] sdram_bankmachine0_trccon_count = 2'd0;
reg           sdram_bankmachine0_trccon_ready = 1'd0;
wire          sdram_bankmachine0_trccon_valid;
reg     [1:0] sdram_bankmachine0_twtpcon_count = 2'd0;
reg           sdram_bankmachine0_twtpcon_ready = 1'd0;
wire          sdram_bankmachine0_twtpcon_valid;
reg     [2:0] sdram_bankmachine0_wrport_adr = 3'd0;
wire   [21:0] sdram_bankmachine0_wrport_dat_r;
wire   [21:0] sdram_bankmachine0_wrport_dat_w;
wire          sdram_bankmachine0_wrport_we;
reg           sdram_bankmachine1_auto_precharge = 1'd0;
reg    [10:0] sdram_bankmachine1_cmd_payload_a = 11'd0;
wire    [1:0] sdram_bankmachine1_cmd_payload_ba;
reg           sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           sdram_bankmachine1_cmd_ready = 1'd0;
reg           sdram_bankmachine1_cmd_valid = 1'd0;
reg     [2:0] sdram_bankmachine1_consume = 3'd0;
wire          sdram_bankmachine1_do_read;
wire          sdram_bankmachine1_fifo_in_first;
wire          sdram_bankmachine1_fifo_in_last;
wire   [18:0] sdram_bankmachine1_fifo_in_payload_addr;
wire          sdram_bankmachine1_fifo_in_payload_we;
wire          sdram_bankmachine1_fifo_out_first;
wire          sdram_bankmachine1_fifo_out_last;
wire   [18:0] sdram_bankmachine1_fifo_out_payload_addr;
wire          sdram_bankmachine1_fifo_out_payload_we;
reg     [3:0] sdram_bankmachine1_level = 4'd0;
wire          sdram_bankmachine1_pipe_valid_sink_first;
wire          sdram_bankmachine1_pipe_valid_sink_last;
wire   [18:0] sdram_bankmachine1_pipe_valid_sink_payload_addr;
wire          sdram_bankmachine1_pipe_valid_sink_payload_we;
wire          sdram_bankmachine1_pipe_valid_sink_ready;
wire          sdram_bankmachine1_pipe_valid_sink_valid;
reg           sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg    [18:0] sdram_bankmachine1_pipe_valid_source_payload_addr = 19'd0;
reg           sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
wire          sdram_bankmachine1_pipe_valid_source_ready;
reg           sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
reg     [2:0] sdram_bankmachine1_produce = 3'd0;
wire    [2:0] sdram_bankmachine1_rdport_adr;
wire   [21:0] sdram_bankmachine1_rdport_dat_r;
reg           sdram_bankmachine1_refresh_gnt = 1'd0;
wire          sdram_bankmachine1_refresh_req;
reg           sdram_bankmachine1_replace = 1'd0;
wire   [18:0] sdram_bankmachine1_req_addr;
wire          sdram_bankmachine1_req_lock;
reg           sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          sdram_bankmachine1_req_ready;
wire          sdram_bankmachine1_req_valid;
reg           sdram_bankmachine1_req_wdata_ready = 1'd0;
wire          sdram_bankmachine1_req_we;
reg    [10:0] sdram_bankmachine1_row = 11'd0;
reg           sdram_bankmachine1_row_close = 1'd0;
reg           sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          sdram_bankmachine1_row_hit;
reg           sdram_bankmachine1_row_open = 1'd0;
reg           sdram_bankmachine1_row_opened = 1'd0;
reg           sdram_bankmachine1_sink_first = 1'd0;
reg           sdram_bankmachine1_sink_last = 1'd0;
wire   [18:0] sdram_bankmachine1_sink_payload_addr;
wire          sdram_bankmachine1_sink_payload_we;
wire          sdram_bankmachine1_sink_ready;
wire          sdram_bankmachine1_sink_sink_first;
wire          sdram_bankmachine1_sink_sink_last;
wire   [18:0] sdram_bankmachine1_sink_sink_payload_addr;
wire          sdram_bankmachine1_sink_sink_payload_we;
wire          sdram_bankmachine1_sink_sink_ready;
wire          sdram_bankmachine1_sink_sink_valid;
wire          sdram_bankmachine1_sink_valid;
wire          sdram_bankmachine1_source_first;
wire          sdram_bankmachine1_source_last;
wire   [18:0] sdram_bankmachine1_source_payload_addr;
wire          sdram_bankmachine1_source_payload_we;
wire          sdram_bankmachine1_source_ready;
wire          sdram_bankmachine1_source_source_first;
wire          sdram_bankmachine1_source_source_last;
wire   [18:0] sdram_bankmachine1_source_source_payload_addr;
wire          sdram_bankmachine1_source_source_payload_we;
wire          sdram_bankmachine1_source_source_ready;
wire          sdram_bankmachine1_source_source_valid;
wire          sdram_bankmachine1_source_valid;
wire   [21:0] sdram_bankmachine1_syncfifo1_din;
wire   [21:0] sdram_bankmachine1_syncfifo1_dout;
wire          sdram_bankmachine1_syncfifo1_re;
wire          sdram_bankmachine1_syncfifo1_readable;
wire          sdram_bankmachine1_syncfifo1_we;
wire          sdram_bankmachine1_syncfifo1_writable;
reg     [1:0] sdram_bankmachine1_trascon_count = 2'd0;
reg           sdram_bankmachine1_trascon_ready = 1'd0;
wire          sdram_bankmachine1_trascon_valid;
reg     [1:0] sdram_bankmachine1_trccon_count = 2'd0;
reg           sdram_bankmachine1_trccon_ready = 1'd0;
wire          sdram_bankmachine1_trccon_valid;
reg     [1:0] sdram_bankmachine1_twtpcon_count = 2'd0;
reg           sdram_bankmachine1_twtpcon_ready = 1'd0;
wire          sdram_bankmachine1_twtpcon_valid;
reg     [2:0] sdram_bankmachine1_wrport_adr = 3'd0;
wire   [21:0] sdram_bankmachine1_wrport_dat_r;
wire   [21:0] sdram_bankmachine1_wrport_dat_w;
wire          sdram_bankmachine1_wrport_we;
reg           sdram_bankmachine2_auto_precharge = 1'd0;
reg    [10:0] sdram_bankmachine2_cmd_payload_a = 11'd0;
wire    [1:0] sdram_bankmachine2_cmd_payload_ba;
reg           sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           sdram_bankmachine2_cmd_ready = 1'd0;
reg           sdram_bankmachine2_cmd_valid = 1'd0;
reg     [2:0] sdram_bankmachine2_consume = 3'd0;
wire          sdram_bankmachine2_do_read;
wire          sdram_bankmachine2_fifo_in_first;
wire          sdram_bankmachine2_fifo_in_last;
wire   [18:0] sdram_bankmachine2_fifo_in_payload_addr;
wire          sdram_bankmachine2_fifo_in_payload_we;
wire          sdram_bankmachine2_fifo_out_first;
wire          sdram_bankmachine2_fifo_out_last;
wire   [18:0] sdram_bankmachine2_fifo_out_payload_addr;
wire          sdram_bankmachine2_fifo_out_payload_we;
reg     [3:0] sdram_bankmachine2_level = 4'd0;
wire          sdram_bankmachine2_pipe_valid_sink_first;
wire          sdram_bankmachine2_pipe_valid_sink_last;
wire   [18:0] sdram_bankmachine2_pipe_valid_sink_payload_addr;
wire          sdram_bankmachine2_pipe_valid_sink_payload_we;
wire          sdram_bankmachine2_pipe_valid_sink_ready;
wire          sdram_bankmachine2_pipe_valid_sink_valid;
reg           sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg    [18:0] sdram_bankmachine2_pipe_valid_source_payload_addr = 19'd0;
reg           sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
wire          sdram_bankmachine2_pipe_valid_source_ready;
reg           sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
reg     [2:0] sdram_bankmachine2_produce = 3'd0;
wire    [2:0] sdram_bankmachine2_rdport_adr;
wire   [21:0] sdram_bankmachine2_rdport_dat_r;
reg           sdram_bankmachine2_refresh_gnt = 1'd0;
wire          sdram_bankmachine2_refresh_req;
reg           sdram_bankmachine2_replace = 1'd0;
wire   [18:0] sdram_bankmachine2_req_addr;
wire          sdram_bankmachine2_req_lock;
reg           sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          sdram_bankmachine2_req_ready;
wire          sdram_bankmachine2_req_valid;
reg           sdram_bankmachine2_req_wdata_ready = 1'd0;
wire          sdram_bankmachine2_req_we;
reg    [10:0] sdram_bankmachine2_row = 11'd0;
reg           sdram_bankmachine2_row_close = 1'd0;
reg           sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          sdram_bankmachine2_row_hit;
reg           sdram_bankmachine2_row_open = 1'd0;
reg           sdram_bankmachine2_row_opened = 1'd0;
reg           sdram_bankmachine2_sink_first = 1'd0;
reg           sdram_bankmachine2_sink_last = 1'd0;
wire   [18:0] sdram_bankmachine2_sink_payload_addr;
wire          sdram_bankmachine2_sink_payload_we;
wire          sdram_bankmachine2_sink_ready;
wire          sdram_bankmachine2_sink_sink_first;
wire          sdram_bankmachine2_sink_sink_last;
wire   [18:0] sdram_bankmachine2_sink_sink_payload_addr;
wire          sdram_bankmachine2_sink_sink_payload_we;
wire          sdram_bankmachine2_sink_sink_ready;
wire          sdram_bankmachine2_sink_sink_valid;
wire          sdram_bankmachine2_sink_valid;
wire          sdram_bankmachine2_source_first;
wire          sdram_bankmachine2_source_last;
wire   [18:0] sdram_bankmachine2_source_payload_addr;
wire          sdram_bankmachine2_source_payload_we;
wire          sdram_bankmachine2_source_ready;
wire          sdram_bankmachine2_source_source_first;
wire          sdram_bankmachine2_source_source_last;
wire   [18:0] sdram_bankmachine2_source_source_payload_addr;
wire          sdram_bankmachine2_source_source_payload_we;
wire          sdram_bankmachine2_source_source_ready;
wire          sdram_bankmachine2_source_source_valid;
wire          sdram_bankmachine2_source_valid;
wire   [21:0] sdram_bankmachine2_syncfifo2_din;
wire   [21:0] sdram_bankmachine2_syncfifo2_dout;
wire          sdram_bankmachine2_syncfifo2_re;
wire          sdram_bankmachine2_syncfifo2_readable;
wire          sdram_bankmachine2_syncfifo2_we;
wire          sdram_bankmachine2_syncfifo2_writable;
reg     [1:0] sdram_bankmachine2_trascon_count = 2'd0;
reg           sdram_bankmachine2_trascon_ready = 1'd0;
wire          sdram_bankmachine2_trascon_valid;
reg     [1:0] sdram_bankmachine2_trccon_count = 2'd0;
reg           sdram_bankmachine2_trccon_ready = 1'd0;
wire          sdram_bankmachine2_trccon_valid;
reg     [1:0] sdram_bankmachine2_twtpcon_count = 2'd0;
reg           sdram_bankmachine2_twtpcon_ready = 1'd0;
wire          sdram_bankmachine2_twtpcon_valid;
reg     [2:0] sdram_bankmachine2_wrport_adr = 3'd0;
wire   [21:0] sdram_bankmachine2_wrport_dat_r;
wire   [21:0] sdram_bankmachine2_wrport_dat_w;
wire          sdram_bankmachine2_wrport_we;
reg           sdram_bankmachine3_auto_precharge = 1'd0;
reg    [10:0] sdram_bankmachine3_cmd_payload_a = 11'd0;
wire    [1:0] sdram_bankmachine3_cmd_payload_ba;
reg           sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           sdram_bankmachine3_cmd_ready = 1'd0;
reg           sdram_bankmachine3_cmd_valid = 1'd0;
reg     [2:0] sdram_bankmachine3_consume = 3'd0;
wire          sdram_bankmachine3_do_read;
wire          sdram_bankmachine3_fifo_in_first;
wire          sdram_bankmachine3_fifo_in_last;
wire   [18:0] sdram_bankmachine3_fifo_in_payload_addr;
wire          sdram_bankmachine3_fifo_in_payload_we;
wire          sdram_bankmachine3_fifo_out_first;
wire          sdram_bankmachine3_fifo_out_last;
wire   [18:0] sdram_bankmachine3_fifo_out_payload_addr;
wire          sdram_bankmachine3_fifo_out_payload_we;
reg     [3:0] sdram_bankmachine3_level = 4'd0;
wire          sdram_bankmachine3_pipe_valid_sink_first;
wire          sdram_bankmachine3_pipe_valid_sink_last;
wire   [18:0] sdram_bankmachine3_pipe_valid_sink_payload_addr;
wire          sdram_bankmachine3_pipe_valid_sink_payload_we;
wire          sdram_bankmachine3_pipe_valid_sink_ready;
wire          sdram_bankmachine3_pipe_valid_sink_valid;
reg           sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg    [18:0] sdram_bankmachine3_pipe_valid_source_payload_addr = 19'd0;
reg           sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
wire          sdram_bankmachine3_pipe_valid_source_ready;
reg           sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
reg     [2:0] sdram_bankmachine3_produce = 3'd0;
wire    [2:0] sdram_bankmachine3_rdport_adr;
wire   [21:0] sdram_bankmachine3_rdport_dat_r;
reg           sdram_bankmachine3_refresh_gnt = 1'd0;
wire          sdram_bankmachine3_refresh_req;
reg           sdram_bankmachine3_replace = 1'd0;
wire   [18:0] sdram_bankmachine3_req_addr;
wire          sdram_bankmachine3_req_lock;
reg           sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          sdram_bankmachine3_req_ready;
wire          sdram_bankmachine3_req_valid;
reg           sdram_bankmachine3_req_wdata_ready = 1'd0;
wire          sdram_bankmachine3_req_we;
reg    [10:0] sdram_bankmachine3_row = 11'd0;
reg           sdram_bankmachine3_row_close = 1'd0;
reg           sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          sdram_bankmachine3_row_hit;
reg           sdram_bankmachine3_row_open = 1'd0;
reg           sdram_bankmachine3_row_opened = 1'd0;
reg           sdram_bankmachine3_sink_first = 1'd0;
reg           sdram_bankmachine3_sink_last = 1'd0;
wire   [18:0] sdram_bankmachine3_sink_payload_addr;
wire          sdram_bankmachine3_sink_payload_we;
wire          sdram_bankmachine3_sink_ready;
wire          sdram_bankmachine3_sink_sink_first;
wire          sdram_bankmachine3_sink_sink_last;
wire   [18:0] sdram_bankmachine3_sink_sink_payload_addr;
wire          sdram_bankmachine3_sink_sink_payload_we;
wire          sdram_bankmachine3_sink_sink_ready;
wire          sdram_bankmachine3_sink_sink_valid;
wire          sdram_bankmachine3_sink_valid;
wire          sdram_bankmachine3_source_first;
wire          sdram_bankmachine3_source_last;
wire   [18:0] sdram_bankmachine3_source_payload_addr;
wire          sdram_bankmachine3_source_payload_we;
wire          sdram_bankmachine3_source_ready;
wire          sdram_bankmachine3_source_source_first;
wire          sdram_bankmachine3_source_source_last;
wire   [18:0] sdram_bankmachine3_source_source_payload_addr;
wire          sdram_bankmachine3_source_source_payload_we;
wire          sdram_bankmachine3_source_source_ready;
wire          sdram_bankmachine3_source_source_valid;
wire          sdram_bankmachine3_source_valid;
wire   [21:0] sdram_bankmachine3_syncfifo3_din;
wire   [21:0] sdram_bankmachine3_syncfifo3_dout;
wire          sdram_bankmachine3_syncfifo3_re;
wire          sdram_bankmachine3_syncfifo3_readable;
wire          sdram_bankmachine3_syncfifo3_we;
wire          sdram_bankmachine3_syncfifo3_writable;
reg     [1:0] sdram_bankmachine3_trascon_count = 2'd0;
reg           sdram_bankmachine3_trascon_ready = 1'd0;
wire          sdram_bankmachine3_trascon_valid;
reg     [1:0] sdram_bankmachine3_trccon_count = 2'd0;
reg           sdram_bankmachine3_trccon_ready = 1'd0;
wire          sdram_bankmachine3_trccon_valid;
reg     [1:0] sdram_bankmachine3_twtpcon_count = 2'd0;
reg           sdram_bankmachine3_twtpcon_ready = 1'd0;
wire          sdram_bankmachine3_twtpcon_valid;
reg     [2:0] sdram_bankmachine3_wrport_adr = 3'd0;
wire   [21:0] sdram_bankmachine3_wrport_dat_r;
wire   [21:0] sdram_bankmachine3_wrport_dat_w;
wire          sdram_bankmachine3_wrport_we;
wire          sdram_cas_allowed;
wire          sdram_choose_cmd_ce;
wire   [10:0] sdram_choose_cmd_cmd_payload_a;
wire    [1:0] sdram_choose_cmd_cmd_payload_ba;
reg           sdram_choose_cmd_cmd_payload_cas = 1'd0;
wire          sdram_choose_cmd_cmd_payload_is_cmd;
wire          sdram_choose_cmd_cmd_payload_is_read;
wire          sdram_choose_cmd_cmd_payload_is_write;
reg           sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           sdram_choose_cmd_cmd_payload_we = 1'd0;
reg           sdram_choose_cmd_cmd_ready = 1'd0;
wire          sdram_choose_cmd_cmd_valid;
reg     [1:0] sdram_choose_cmd_grant = 2'd0;
wire    [3:0] sdram_choose_cmd_request;
reg     [3:0] sdram_choose_cmd_valids = 4'd0;
reg           sdram_choose_cmd_want_activates = 1'd0;
reg           sdram_choose_cmd_want_cmds = 1'd0;
reg           sdram_choose_cmd_want_reads = 1'd0;
reg           sdram_choose_cmd_want_writes = 1'd0;
wire          sdram_choose_req_ce;
wire   [10:0] sdram_choose_req_cmd_payload_a;
wire    [1:0] sdram_choose_req_cmd_payload_ba;
reg           sdram_choose_req_cmd_payload_cas = 1'd0;
wire          sdram_choose_req_cmd_payload_is_cmd;
wire          sdram_choose_req_cmd_payload_is_read;
wire          sdram_choose_req_cmd_payload_is_write;
reg           sdram_choose_req_cmd_payload_ras = 1'd0;
reg           sdram_choose_req_cmd_payload_we = 1'd0;
reg           sdram_choose_req_cmd_ready = 1'd0;
wire          sdram_choose_req_cmd_valid;
reg     [1:0] sdram_choose_req_grant = 2'd0;
wire    [3:0] sdram_choose_req_request;
reg     [3:0] sdram_choose_req_valids = 4'd0;
reg           sdram_choose_req_want_activates = 1'd0;
wire          sdram_choose_req_want_cmds;
reg           sdram_choose_req_want_reads = 1'd0;
reg           sdram_choose_req_want_writes = 1'd0;
wire          sdram_cke;
reg           sdram_cmd_last = 1'd0;
reg    [10:0] sdram_cmd_payload_a = 11'd0;
reg     [1:0] sdram_cmd_payload_ba = 2'd0;
reg           sdram_cmd_payload_cas = 1'd0;
reg           sdram_cmd_payload_is_read = 1'd0;
reg           sdram_cmd_payload_is_write = 1'd0;
reg           sdram_cmd_payload_ras = 1'd0;
reg           sdram_cmd_payload_we = 1'd0;
reg           sdram_cmd_ready = 1'd0;
reg           sdram_cmd_valid = 1'd0;
wire          sdram_command_issue_r;
reg           sdram_command_issue_re = 1'd0;
reg           sdram_command_issue_w = 1'd0;
reg           sdram_command_issue_we = 1'd0;
reg           sdram_command_re = 1'd0;
reg     [7:0] sdram_command_storage = 8'd0;
reg           sdram_csr_dfi_p0_act_n = 1'd1;
wire   [10:0] sdram_csr_dfi_p0_address;
wire    [1:0] sdram_csr_dfi_p0_bank;
reg           sdram_csr_dfi_p0_cas_n = 1'd1;
wire          sdram_csr_dfi_p0_cke;
reg           sdram_csr_dfi_p0_cs_n = 1'd1;
wire          sdram_csr_dfi_p0_odt;
reg           sdram_csr_dfi_p0_ras_n = 1'd1;
reg    [31:0] sdram_csr_dfi_p0_rddata = 32'd0;
wire          sdram_csr_dfi_p0_rddata_en;
reg           sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire          sdram_csr_dfi_p0_reset_n;
reg           sdram_csr_dfi_p0_we_n = 1'd1;
wire   [31:0] sdram_csr_dfi_p0_wrdata;
wire          sdram_csr_dfi_p0_wrdata_en;
wire    [3:0] sdram_csr_dfi_p0_wrdata_mask;
wire          sdram_csrfield_cas;
wire          sdram_csrfield_cs;
wire          sdram_csrfield_cs_bottom;
wire          sdram_csrfield_cs_top;
wire          sdram_csrfield_ras;
wire          sdram_csrfield_rden;
wire          sdram_csrfield_we;
wire          sdram_csrfield_wren;
reg           sdram_dfi_p0_act_n = 1'd1;
reg    [10:0] sdram_dfi_p0_address = 11'd0;
reg     [1:0] sdram_dfi_p0_bank = 2'd0;
reg           sdram_dfi_p0_cas_n = 1'd1;
wire          sdram_dfi_p0_cke;
reg           sdram_dfi_p0_cs_n = 1'd1;
wire          sdram_dfi_p0_odt;
reg           sdram_dfi_p0_ras_n = 1'd1;
wire   [31:0] sdram_dfi_p0_rddata;
reg           sdram_dfi_p0_rddata_en = 1'd0;
wire          sdram_dfi_p0_rddata_valid;
wire          sdram_dfi_p0_reset_n;
reg           sdram_dfi_p0_we_n = 1'd1;
wire   [31:0] sdram_dfi_p0_wrdata;
reg           sdram_dfi_p0_wrdata_en = 1'd0;
wire    [3:0] sdram_dfi_p0_wrdata_mask;
reg           sdram_en0 = 1'd0;
reg           sdram_en1 = 1'd0;
reg           sdram_ext_dfi_p0_act_n = 1'd1;
reg    [10:0] sdram_ext_dfi_p0_address = 11'd0;
reg     [1:0] sdram_ext_dfi_p0_bank = 2'd0;
reg           sdram_ext_dfi_p0_cas_n = 1'd1;
reg           sdram_ext_dfi_p0_cke = 1'd0;
reg           sdram_ext_dfi_p0_cs_n = 1'd1;
reg           sdram_ext_dfi_p0_odt = 1'd0;
reg           sdram_ext_dfi_p0_ras_n = 1'd1;
reg    [31:0] sdram_ext_dfi_p0_rddata = 32'd0;
reg           sdram_ext_dfi_p0_rddata_en = 1'd0;
reg           sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg           sdram_ext_dfi_p0_reset_n = 1'd0;
reg           sdram_ext_dfi_p0_we_n = 1'd1;
reg    [31:0] sdram_ext_dfi_p0_wrdata = 32'd0;
reg           sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg     [3:0] sdram_ext_dfi_p0_wrdata_mask = 4'd0;
reg           sdram_ext_dfi_sel = 1'd0;
wire          sdram_go_to_refresh;
wire   [18:0] sdram_interface_bank0_addr;
wire          sdram_interface_bank0_lock;
wire          sdram_interface_bank0_rdata_valid;
wire          sdram_interface_bank0_ready;
wire          sdram_interface_bank0_valid;
wire          sdram_interface_bank0_wdata_ready;
wire          sdram_interface_bank0_we;
wire   [18:0] sdram_interface_bank1_addr;
wire          sdram_interface_bank1_lock;
wire          sdram_interface_bank1_rdata_valid;
wire          sdram_interface_bank1_ready;
wire          sdram_interface_bank1_valid;
wire          sdram_interface_bank1_wdata_ready;
wire          sdram_interface_bank1_we;
wire   [18:0] sdram_interface_bank2_addr;
wire          sdram_interface_bank2_lock;
wire          sdram_interface_bank2_rdata_valid;
wire          sdram_interface_bank2_ready;
wire          sdram_interface_bank2_valid;
wire          sdram_interface_bank2_wdata_ready;
wire          sdram_interface_bank2_we;
wire   [18:0] sdram_interface_bank3_addr;
wire          sdram_interface_bank3_lock;
wire          sdram_interface_bank3_rdata_valid;
wire          sdram_interface_bank3_ready;
wire          sdram_interface_bank3_valid;
wire          sdram_interface_bank3_wdata_ready;
wire          sdram_interface_bank3_we;
wire   [31:0] sdram_interface_rdata;
reg    [31:0] sdram_interface_wdata = 32'd0;
reg     [3:0] sdram_interface_wdata_we = 4'd0;
reg           sdram_master_p0_act_n = 1'd1;
reg    [10:0] sdram_master_p0_address = 11'd0;
reg     [1:0] sdram_master_p0_bank = 2'd0;
reg           sdram_master_p0_cas_n = 1'd1;
reg           sdram_master_p0_cke = 1'd0;
reg           sdram_master_p0_cs_n = 1'd1;
reg           sdram_master_p0_odt = 1'd0;
reg           sdram_master_p0_ras_n = 1'd1;
wire   [31:0] sdram_master_p0_rddata;
reg           sdram_master_p0_rddata_en = 1'd0;
wire          sdram_master_p0_rddata_valid;
reg           sdram_master_p0_reset_n = 1'd0;
reg           sdram_master_p0_we_n = 1'd1;
reg    [31:0] sdram_master_p0_wrdata = 32'd0;
reg           sdram_master_p0_wrdata_en = 1'd0;
reg     [3:0] sdram_master_p0_wrdata_mask = 4'd0;
wire          sdram_max_time0;
wire          sdram_max_time1;
reg    [10:0] sdram_nop_a = 11'd0;
reg     [1:0] sdram_nop_ba = 2'd0;
wire          sdram_odt;
reg           sdram_postponer_count = 1'd0;
wire          sdram_postponer_req_i;
reg           sdram_postponer_req_o = 1'd0;
wire          sdram_ras_allowed;
reg           sdram_rddata_re = 1'd0;
reg    [31:0] sdram_rddata_status = 32'd0;
wire          sdram_rddata_we;
reg           sdram_re = 1'd0;
wire          sdram_read_available;
wire          sdram_reset_n;
wire          sdram_sel;
reg           sdram_sequencer_count = 1'd0;
wire          sdram_sequencer_done0;
reg           sdram_sequencer_done1 = 1'd0;
reg           sdram_sequencer_start0 = 1'd0;
wire          sdram_sequencer_start1;
reg     [2:0] sdram_sequencer_trigger = 3'd0;
wire          sdram_slave_p0_act_n;
wire   [10:0] sdram_slave_p0_address;
wire    [1:0] sdram_slave_p0_bank;
wire          sdram_slave_p0_cas_n;
wire          sdram_slave_p0_cke;
wire          sdram_slave_p0_cs_n;
wire          sdram_slave_p0_odt;
wire          sdram_slave_p0_ras_n;
reg    [31:0] sdram_slave_p0_rddata = 32'd0;
wire          sdram_slave_p0_rddata_en;
reg           sdram_slave_p0_rddata_valid = 1'd0;
wire          sdram_slave_p0_reset_n;
wire          sdram_slave_p0_we_n;
wire   [31:0] sdram_slave_p0_wrdata;
wire          sdram_slave_p0_wrdata_en;
wire    [3:0] sdram_slave_p0_wrdata_mask;
reg           sdram_steerer0 = 1'd1;
reg           sdram_steerer1 = 1'd1;
reg     [1:0] sdram_steerer_sel = 2'd0;
reg     [3:0] sdram_storage = 4'd1;
reg           sdram_tccdcon_count = 1'd0;
reg           sdram_tccdcon_ready = 1'd0;
wire          sdram_tccdcon_valid;
reg           sdram_tfawcon_ready = 1'd1;
wire          sdram_tfawcon_valid;
reg     [4:0] sdram_time0 = 5'd0;
reg     [3:0] sdram_time1 = 4'd0;
wire    [9:0] sdram_timer_count0;
reg     [9:0] sdram_timer_count1 = 10'd937;
wire          sdram_timer_done0;
wire          sdram_timer_done1;
wire          sdram_timer_wait;
reg           sdram_trrdcon_count = 1'd0;
reg           sdram_trrdcon_ready = 1'd0;
wire          sdram_trrdcon_valid;
reg     [2:0] sdram_twtrcon_count = 3'd0;
reg           sdram_twtrcon_ready = 1'd0;
wire          sdram_twtrcon_valid;
wire          sdram_wants_refresh;
reg           sdram_wrdata_re = 1'd0;
reg    [31:0] sdram_wrdata_storage = 32'd0;
wire          sdram_write_available;
reg     [1:0] self0 = 2'd0;
reg    [10:0] self1 = 11'd0;
reg           self2 = 1'd0;
reg           self3 = 1'd0;
reg           self4 = 1'd0;
reg           self5 = 1'd0;
reg           self6 = 1'd0;
wire          socbushandler_adapted_interface_ack;
wire   [29:0] socbushandler_adapted_interface_adr;
wire    [1:0] socbushandler_adapted_interface_bte;
wire    [2:0] socbushandler_adapted_interface_cti;
wire          socbushandler_adapted_interface_cyc;
wire   [31:0] socbushandler_adapted_interface_dat_r;
wire   [31:0] socbushandler_adapted_interface_dat_w;
wire          socbushandler_adapted_interface_err;
wire    [3:0] socbushandler_adapted_interface_sel;
wire          socbushandler_adapted_interface_stb;
wire          socbushandler_adapted_interface_we;
reg    [19:0] socbushandler_count = 20'd1000000;
wire          socbushandler_done;
reg           socbushandler_error = 1'd0;
wire          socbushandler_grant;
reg     [4:0] socbushandler_master = 5'd0;
wire          socbushandler_request;
reg           socbushandler_shared_ack = 1'd0;
wire   [29:0] socbushandler_shared_adr;
wire    [1:0] socbushandler_shared_bte;
wire    [2:0] socbushandler_shared_cti;
wire          socbushandler_shared_cyc;
reg    [31:0] socbushandler_shared_dat_r = 32'd0;
wire   [31:0] socbushandler_shared_dat_w;
wire          socbushandler_shared_err;
wire    [3:0] socbushandler_shared_sel;
wire          socbushandler_shared_stb;
wire          socbushandler_shared_we;
reg     [4:0] socbushandler_slaves = 5'd0;
wire          socbushandler_wait;
reg           spiflash_phy_clk = 1'd0;
reg           spiflash_phy_clk_reg = 1'd0;
reg     [7:0] spiflash_phy_cnt = 8'd0;
reg     [3:0] spiflash_phy_count = 4'd11;
wire          spiflash_phy_cs;
wire          spiflash_phy_cs_n;
reg     [7:0] spiflash_phy_div = 8'd0;
wire          spiflash_phy_done;
wire    [1:0] spiflash_phy_dq_i;
reg           spiflash_phy_dq_o = 1'd0;
reg           spiflash_phy_dq_oe = 1'd0;
reg           spiflash_phy_dq_oe_litespiphy_next_value2 = 1'd0;
reg           spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'd0;
reg           spiflash_phy_en = 1'd0;
reg           spiflash_phy_en_int = 1'd0;
wire          spiflash_phy_enable;
wire          spiflash_phy_negedge;
wire          spiflash_phy_posedge;
reg     [1:0] spiflash_phy_posedge_reg = 2'd0;
wire          spiflash_phy_posedge_reg2;
reg           spiflash_phy_re = 1'd0;
wire          spiflash_phy_sink_first;
wire          spiflash_phy_sink_last;
wire   [31:0] spiflash_phy_sink_payload_data;
wire    [5:0] spiflash_phy_sink_payload_len;
wire    [7:0] spiflash_phy_sink_payload_mask;
wire    [3:0] spiflash_phy_sink_payload_width;
reg           spiflash_phy_sink_ready = 1'd0;
wire          spiflash_phy_sink_valid;
reg           spiflash_phy_source_first = 1'd0;
reg           spiflash_phy_source_last = 1'd0;
wire   [31:0] spiflash_phy_source_payload_data;
wire          spiflash_phy_source_ready;
reg           spiflash_phy_source_valid = 1'd0;
wire    [7:0] spiflash_phy_spi_clk_divisor;
reg    [31:0] spiflash_phy_sr_in = 32'd0;
reg     [5:0] spiflash_phy_sr_in_cnt = 6'd0;
reg     [5:0] spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'd0;
reg           spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'd0;
reg           spiflash_phy_sr_in_shift = 1'd0;
reg    [31:0] spiflash_phy_sr_out = 32'd0;
reg     [5:0] spiflash_phy_sr_out_cnt = 6'd0;
reg     [5:0] spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'd0;
reg           spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'd0;
reg           spiflash_phy_sr_out_load = 1'd0;
reg           spiflash_phy_sr_out_shift = 1'd0;
reg     [7:0] spiflash_phy_storage = 8'd1;
wire          spiflash_phy_wait;
reg           stdby = 1'd0;
reg     [7:0] storage = 8'd0;
wire          sys_clk;
wire          sys_ps_clk;
wire          sys_ps_rst;
wire          sys_rst;
reg           t_self0 = 1'd0;
reg           t_self1 = 1'd0;
reg           t_self2 = 1'd0;
reg           t_self3 = 1'd0;
reg           t_self4 = 1'd0;
reg           t_self5 = 1'd0;
reg           tag_di_dirty = 1'd0;
wire   [20:0] tag_di_tag;
wire          tag_do_dirty;
wire   [20:0] tag_do_tag;
wire    [8:0] tag_port_adr;
wire   [21:0] tag_port_dat_r;
wire   [21:0] tag_port_dat_w;
reg           tag_port_we = 1'd0;
reg           wb_sdram_ack = 1'd0;
wire   [29:0] wb_sdram_adr;
wire    [1:0] wb_sdram_bte;
wire    [2:0] wb_sdram_cti;
wire          wb_sdram_cyc;
reg    [31:0] wb_sdram_dat_r = 32'd0;
wire   [31:0] wb_sdram_dat_w;
reg           wb_sdram_err = 1'd0;
wire    [3:0] wb_sdram_sel;
wire          wb_sdram_stb;
wire          wb_sdram_we;
reg           wishbone_bridge_aborted = 1'd0;
reg           wishbone_bridge_aborted_fsm_next_value = 1'd0;
reg           wishbone_bridge_aborted_fsm_next_value_ce = 1'd0;
reg    [18:0] wishbone_bridge_cmd_addr = 19'd0;
reg    [18:0] wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 19'd0;
reg           wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'd0;
reg     [1:0] wishbone_bridge_cmd_count = 2'd0;
reg     [1:0] wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 2'd0;
reg           wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'd0;
wire          wishbone_bridge_cmd_last;
wire   [18:0] wishbone_bridge_cmd_payload_addr;
wire          wishbone_bridge_cmd_payload_we;
reg           wishbone_bridge_cmd_ready = 1'd0;
reg           wishbone_bridge_cmd_valid = 1'd0;
reg           wishbone_bridge_cmd_we = 1'd0;
reg           wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'd0;
reg           wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'd0;
wire          wishbone_bridge_flush;
reg           wishbone_bridge_is_ongoing = 1'd0;
reg     [1:0] wishbone_bridge_rdata_converter_converter_demux = 2'd0;
wire          wishbone_bridge_rdata_converter_converter_load_part;
wire          wishbone_bridge_rdata_converter_converter_sink_first;
wire          wishbone_bridge_rdata_converter_converter_sink_last;
wire   [31:0] wishbone_bridge_rdata_converter_converter_sink_payload_data;
wire          wishbone_bridge_rdata_converter_converter_sink_ready;
wire          wishbone_bridge_rdata_converter_converter_sink_valid;
reg           wishbone_bridge_rdata_converter_converter_source_first = 1'd0;
reg           wishbone_bridge_rdata_converter_converter_source_last = 1'd0;
reg   [127:0] wishbone_bridge_rdata_converter_converter_source_payload_data = 128'd0;
reg     [2:0] wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'd0;
wire          wishbone_bridge_rdata_converter_converter_source_ready;
wire          wishbone_bridge_rdata_converter_converter_source_valid;
reg           wishbone_bridge_rdata_converter_converter_strobe_all = 1'd0;
wire          wishbone_bridge_rdata_converter_sink_first;
wire          wishbone_bridge_rdata_converter_sink_last;
wire   [31:0] wishbone_bridge_rdata_converter_sink_payload_data;
wire          wishbone_bridge_rdata_converter_sink_ready;
wire          wishbone_bridge_rdata_converter_sink_valid;
wire          wishbone_bridge_rdata_converter_source_first;
wire          wishbone_bridge_rdata_converter_source_last;
reg   [127:0] wishbone_bridge_rdata_converter_source_payload_data = 128'd0;
wire          wishbone_bridge_rdata_converter_source_ready;
wire          wishbone_bridge_rdata_converter_source_source_first;
wire          wishbone_bridge_rdata_converter_source_source_last;
wire  [127:0] wishbone_bridge_rdata_converter_source_source_payload_data;
wire          wishbone_bridge_rdata_converter_source_source_ready;
wire          wishbone_bridge_rdata_converter_source_source_valid;
wire          wishbone_bridge_rdata_converter_source_valid;
wire          wishbone_bridge_rdata_first;
wire          wishbone_bridge_rdata_last;
wire  [127:0] wishbone_bridge_rdata_payload_data;
wire          wishbone_bridge_rdata_ready;
wire          wishbone_bridge_rdata_valid;
wire          wishbone_bridge_wdata_converter_converter_first;
wire          wishbone_bridge_wdata_converter_converter_last;
reg     [1:0] wishbone_bridge_wdata_converter_converter_mux = 2'd0;
wire          wishbone_bridge_wdata_converter_converter_sink_first;
wire          wishbone_bridge_wdata_converter_converter_sink_last;
reg   [143:0] wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'd0;
wire          wishbone_bridge_wdata_converter_converter_sink_ready;
wire          wishbone_bridge_wdata_converter_converter_sink_valid;
wire          wishbone_bridge_wdata_converter_converter_source_first;
wire          wishbone_bridge_wdata_converter_converter_source_last;
reg    [35:0] wishbone_bridge_wdata_converter_converter_source_payload_data = 36'd0;
wire          wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count;
wire          wishbone_bridge_wdata_converter_converter_source_ready;
wire          wishbone_bridge_wdata_converter_converter_source_valid;
wire          wishbone_bridge_wdata_converter_sink_first;
wire          wishbone_bridge_wdata_converter_sink_last;
wire  [127:0] wishbone_bridge_wdata_converter_sink_payload_data;
wire   [15:0] wishbone_bridge_wdata_converter_sink_payload_we;
wire          wishbone_bridge_wdata_converter_sink_ready;
wire          wishbone_bridge_wdata_converter_sink_valid;
wire          wishbone_bridge_wdata_converter_source_first;
wire          wishbone_bridge_wdata_converter_source_last;
wire   [31:0] wishbone_bridge_wdata_converter_source_payload_data;
wire    [3:0] wishbone_bridge_wdata_converter_source_payload_we;
wire          wishbone_bridge_wdata_converter_source_ready;
wire          wishbone_bridge_wdata_converter_source_source_first;
wire          wishbone_bridge_wdata_converter_source_source_last;
wire   [35:0] wishbone_bridge_wdata_converter_source_source_payload_data;
wire          wishbone_bridge_wdata_converter_source_source_ready;
wire          wishbone_bridge_wdata_converter_source_source_valid;
wire          wishbone_bridge_wdata_converter_source_valid;
reg           wishbone_bridge_wdata_first = 1'd0;
reg           wishbone_bridge_wdata_last = 1'd0;
wire  [127:0] wishbone_bridge_wdata_payload_data;
wire   [15:0] wishbone_bridge_wdata_payload_we;
wire          wishbone_bridge_wdata_ready;
reg           wishbone_bridge_wdata_valid = 1'd0;
reg           word_clr = 1'd0;
reg           word_inc = 1'd0;
reg           write_from_slave = 1'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign basesoc_picorv32_reset = (basesoc_soc_rst | basesoc_cpu_rst);
always @(*) begin
    rst <= 1'd0;
    if (basesoc_soc_rst) begin
        rst <= 1'd1;
    end
end
assign basesoc_bus_error = socbushandler_error;
always @(*) begin
    basesoc_picorv32_interrupt <= 32'd0;
    basesoc_picorv32_interrupt[4] <= basesoc_timer_irq;
    basesoc_picorv32_interrupt[3] <= basesoc_uart_irq;
end
assign reset = ((~cpu_reset_n) | rst);
assign clkin = clk25;
assign sys_clk = clkout0;
assign sys_ps_clk = clkout1;
assign locked = (basesoc_crg_locked & (~reset));
assign basesoc_adapted_interface_dat_w = basesoc_picorv32_idbus_dat_w;
assign basesoc_picorv32_idbus_dat_r = basesoc_adapted_interface_dat_r;
assign basesoc_adapted_interface_sel = basesoc_picorv32_idbus_sel;
assign basesoc_adapted_interface_cyc = basesoc_picorv32_idbus_cyc;
assign basesoc_adapted_interface_stb = basesoc_picorv32_idbus_stb;
assign basesoc_picorv32_idbus_ack = basesoc_adapted_interface_ack;
assign basesoc_adapted_interface_we = basesoc_picorv32_idbus_we;
assign basesoc_adapted_interface_cti = basesoc_picorv32_idbus_cti;
assign basesoc_adapted_interface_bte = basesoc_picorv32_idbus_bte;
assign basesoc_picorv32_idbus_err = basesoc_adapted_interface_err;
assign basesoc_adapted_interface_adr = basesoc_picorv32_idbus_adr[31:2];
assign mmap_bus_dat_w = socbushandler_adapted_interface_dat_w;
assign socbushandler_adapted_interface_dat_r = mmap_bus_dat_r;
assign mmap_bus_sel = socbushandler_adapted_interface_sel;
assign mmap_bus_cyc = socbushandler_adapted_interface_cyc;
assign mmap_bus_stb = socbushandler_adapted_interface_stb;
assign socbushandler_adapted_interface_ack = mmap_bus_ack;
assign mmap_bus_we = socbushandler_adapted_interface_we;
assign mmap_bus_cti = socbushandler_adapted_interface_cti;
assign mmap_bus_bte = socbushandler_adapted_interface_bte;
assign socbushandler_adapted_interface_err = mmap_bus_err;
always @(*) begin
    mmap_bus_adr <= 30'd0;
    mmap_bus_adr <= socbushandler_adapted_interface_adr;
    mmap_bus_adr <= (socbushandler_adapted_interface_adr - 22'd2097152);
end
assign socbushandler_shared_adr = rhs_self0;
assign socbushandler_shared_dat_w = rhs_self1;
assign socbushandler_shared_sel = rhs_self2;
assign socbushandler_shared_cyc = rhs_self3;
assign socbushandler_shared_stb = rhs_self4;
assign socbushandler_shared_we = rhs_self5;
assign socbushandler_shared_cti = rhs_self6;
assign socbushandler_shared_bte = rhs_self7;
assign basesoc_adapted_interface_dat_r = socbushandler_shared_dat_r;
assign basesoc_adapted_interface_ack = (socbushandler_shared_ack & (socbushandler_grant == 1'd0));
assign basesoc_adapted_interface_err = (socbushandler_shared_err & (socbushandler_grant == 1'd0));
assign socbushandler_request = {basesoc_adapted_interface_cyc};
assign socbushandler_grant = 1'd0;
always @(*) begin
    socbushandler_master <= 5'd0;
    socbushandler_master[0] <= (socbushandler_shared_adr[29:15] == 1'd0);
    socbushandler_master[1] <= (socbushandler_shared_adr[29:11] == 12'd2048);
    socbushandler_master[2] <= (socbushandler_shared_adr[29:21] == 1'd1);
    socbushandler_master[3] <= (socbushandler_shared_adr[29:21] == 8'd128);
    socbushandler_master[4] <= (socbushandler_shared_adr[29:14] == 16'd33280);
end
assign basesoc_basesoc_ram_bus_adr = socbushandler_shared_adr;
assign basesoc_basesoc_ram_bus_dat_w = socbushandler_shared_dat_w;
assign basesoc_basesoc_ram_bus_sel = socbushandler_shared_sel;
assign basesoc_basesoc_ram_bus_stb = socbushandler_shared_stb;
assign basesoc_basesoc_ram_bus_we = socbushandler_shared_we;
assign basesoc_basesoc_ram_bus_cti = socbushandler_shared_cti;
assign basesoc_basesoc_ram_bus_bte = socbushandler_shared_bte;
assign basesoc_ram_bus_ram_bus_adr = socbushandler_shared_adr;
assign basesoc_ram_bus_ram_bus_dat_w = socbushandler_shared_dat_w;
assign basesoc_ram_bus_ram_bus_sel = socbushandler_shared_sel;
assign basesoc_ram_bus_ram_bus_stb = socbushandler_shared_stb;
assign basesoc_ram_bus_ram_bus_we = socbushandler_shared_we;
assign basesoc_ram_bus_ram_bus_cti = socbushandler_shared_cti;
assign basesoc_ram_bus_ram_bus_bte = socbushandler_shared_bte;
assign socbushandler_adapted_interface_adr = socbushandler_shared_adr;
assign socbushandler_adapted_interface_dat_w = socbushandler_shared_dat_w;
assign socbushandler_adapted_interface_sel = socbushandler_shared_sel;
assign socbushandler_adapted_interface_stb = socbushandler_shared_stb;
assign socbushandler_adapted_interface_we = socbushandler_shared_we;
assign socbushandler_adapted_interface_cti = socbushandler_shared_cti;
assign socbushandler_adapted_interface_bte = socbushandler_shared_bte;
assign wb_sdram_adr = socbushandler_shared_adr;
assign wb_sdram_dat_w = socbushandler_shared_dat_w;
assign wb_sdram_sel = socbushandler_shared_sel;
assign wb_sdram_stb = socbushandler_shared_stb;
assign wb_sdram_we = socbushandler_shared_we;
assign wb_sdram_cti = socbushandler_shared_cti;
assign wb_sdram_bte = socbushandler_shared_bte;
assign basesoc_interface0_adr = socbushandler_shared_adr;
assign basesoc_interface0_dat_w = socbushandler_shared_dat_w;
assign basesoc_interface0_sel = socbushandler_shared_sel;
assign basesoc_interface0_stb = socbushandler_shared_stb;
assign basesoc_interface0_we = socbushandler_shared_we;
assign basesoc_interface0_cti = socbushandler_shared_cti;
assign basesoc_interface0_bte = socbushandler_shared_bte;
assign basesoc_basesoc_ram_bus_cyc = (socbushandler_shared_cyc & socbushandler_master[0]);
assign basesoc_ram_bus_ram_bus_cyc = (socbushandler_shared_cyc & socbushandler_master[1]);
assign socbushandler_adapted_interface_cyc = (socbushandler_shared_cyc & socbushandler_master[2]);
assign wb_sdram_cyc = (socbushandler_shared_cyc & socbushandler_master[3]);
assign basesoc_interface0_cyc = (socbushandler_shared_cyc & socbushandler_master[4]);
assign socbushandler_shared_err = ((((basesoc_basesoc_ram_bus_err | basesoc_ram_bus_ram_bus_err) | socbushandler_adapted_interface_err) | wb_sdram_err) | basesoc_interface0_err);
assign socbushandler_wait = ((socbushandler_shared_stb & socbushandler_shared_cyc) & (~socbushandler_shared_ack));
always @(*) begin
    socbushandler_error <= 1'd0;
    socbushandler_shared_ack <= 1'd0;
    socbushandler_shared_dat_r <= 32'd0;
    socbushandler_shared_ack <= ((((basesoc_basesoc_ram_bus_ack | basesoc_ram_bus_ram_bus_ack) | socbushandler_adapted_interface_ack) | wb_sdram_ack) | basesoc_interface0_ack);
    socbushandler_shared_dat_r <= ((((({32{socbushandler_slaves[0]}} & basesoc_basesoc_ram_bus_dat_r) | ({32{socbushandler_slaves[1]}} & basesoc_ram_bus_ram_bus_dat_r)) | ({32{socbushandler_slaves[2]}} & socbushandler_adapted_interface_dat_r)) | ({32{socbushandler_slaves[3]}} & wb_sdram_dat_r)) | ({32{socbushandler_slaves[4]}} & basesoc_interface0_dat_r));
    if (socbushandler_done) begin
        socbushandler_shared_dat_r <= 32'd4294967295;
        socbushandler_shared_ack <= 1'd1;
        socbushandler_error <= 1'd1;
    end
end
assign socbushandler_done = (socbushandler_count == 1'd0);
assign basesoc_bus_errors_status = basesoc_bus_errors;
assign basesoc_picorv32_idbus_adr = basesoc_picorv32_mem_addr;
assign basesoc_picorv32_idbus_dat_w = basesoc_picorv32_mem_wdata;
always @(*) begin
    basesoc_picorv32_idbus_sel <= 4'd0;
    basesoc_picorv32_idbus_we <= 1'd0;
    if ((basesoc_picorv32_mem_wstrb != 1'd0)) begin
        basesoc_picorv32_idbus_we <= 1'd1;
        basesoc_picorv32_idbus_sel <= basesoc_picorv32_mem_wstrb;
    end else begin
        basesoc_picorv32_idbus_we <= 1'd0;
        basesoc_picorv32_idbus_sel <= 4'd15;
    end
end
assign basesoc_picorv32_idbus_cyc = basesoc_picorv32_mem_valid;
assign basesoc_picorv32_idbus_stb = basesoc_picorv32_mem_valid;
assign basesoc_picorv32_idbus_cti = 1'd0;
assign basesoc_picorv32_idbus_bte = 1'd0;
assign basesoc_picorv32_mem_ready = basesoc_picorv32_idbus_ack;
assign basesoc_picorv32_mem_rdata = basesoc_picorv32_idbus_dat_r;
assign basesoc_basesoc_adr = basesoc_basesoc_ram_bus_adr[14:0];
assign basesoc_basesoc_ram_bus_dat_r = basesoc_basesoc_dat_r;
always @(*) begin
    basesoc_ram_we <= 4'd0;
    basesoc_ram_we[0] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[0]);
    basesoc_ram_we[1] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[1]);
    basesoc_ram_we[2] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[2]);
    basesoc_ram_we[3] <= (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & basesoc_ram_bus_ram_bus_we) & basesoc_ram_bus_ram_bus_sel[3]);
end
assign basesoc_ram_adr = basesoc_ram_bus_ram_bus_adr[10:0];
assign basesoc_ram_bus_ram_bus_dat_r = basesoc_ram_dat_r;
assign basesoc_ram_dat_w = basesoc_ram_bus_ram_bus_dat_w;
always @(*) begin
    basesoc_rs232phytx_next_state <= 1'd0;
    basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
    basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    basesoc_tx_count_rs232phytx_next_value0 <= 4'd0;
    basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    basesoc_tx_data_rs232phytx_next_value2 <= 8'd0;
    basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    basesoc_tx_enable <= 1'd0;
    basesoc_tx_sink_ready <= 1'd0;
    basesoc_rs232phytx_next_state <= basesoc_rs232phytx_state;
    case (basesoc_rs232phytx_state)
        1'd1: begin
            basesoc_tx_enable <= 1'd1;
            if (basesoc_tx_tick) begin
                basesoc_serial_tx_rs232phytx_next_value1 <= basesoc_tx_data[0];
                basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                basesoc_tx_count_rs232phytx_next_value0 <= (basesoc_tx_count + 1'd1);
                basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                basesoc_tx_data_rs232phytx_next_value2 <= {1'd1, basesoc_tx_data[7:1]};
                basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((basesoc_tx_count == 4'd9)) begin
                    basesoc_tx_sink_ready <= 1'd1;
                    basesoc_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_tx_count_rs232phytx_next_value0 <= 1'd0;
            basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            basesoc_serial_tx_rs232phytx_next_value1 <= 1'd1;
            basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (basesoc_tx_sink_valid) begin
                basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
                basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                basesoc_tx_data_rs232phytx_next_value2 <= basesoc_tx_sink_payload_data;
                basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                basesoc_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    basesoc_rs232phyrx_next_state <= 1'd0;
    basesoc_rx_count_rs232phyrx_next_value0 <= 4'd0;
    basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    basesoc_rx_data_rs232phyrx_next_value1 <= 8'd0;
    basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    basesoc_rx_enable <= 1'd0;
    basesoc_rx_source_payload_data <= 8'd0;
    basesoc_rx_source_valid <= 1'd0;
    basesoc_rs232phyrx_next_state <= basesoc_rs232phyrx_state;
    case (basesoc_rs232phyrx_state)
        1'd1: begin
            basesoc_rx_enable <= 1'd1;
            if (basesoc_rx_tick) begin
                basesoc_rx_count_rs232phyrx_next_value0 <= (basesoc_rx_count + 1'd1);
                basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                basesoc_rx_data_rs232phyrx_next_value1 <= {basesoc_rx_rx, basesoc_rx_data[7:1]};
                basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((basesoc_rx_count == 4'd9)) begin
                    basesoc_rx_source_valid <= (basesoc_rx_rx == 1'd1);
                    basesoc_rx_source_payload_data <= basesoc_rx_data;
                    basesoc_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_rx_count_rs232phyrx_next_value0 <= 1'd0;
            basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((basesoc_rx_rx == 1'd0) & (basesoc_rx_rx_d == 1'd1))) begin
                basesoc_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_uart_uart_sink_valid = basesoc_rx_source_valid;
assign basesoc_rx_source_ready = basesoc_uart_uart_sink_ready;
assign basesoc_uart_uart_sink_first = basesoc_rx_source_first;
assign basesoc_uart_uart_sink_last = basesoc_rx_source_last;
assign basesoc_uart_uart_sink_payload_data = basesoc_rx_source_payload_data;
assign basesoc_tx_sink_valid = basesoc_uart_uart_source_valid;
assign basesoc_uart_uart_source_ready = basesoc_tx_sink_ready;
assign basesoc_tx_sink_first = basesoc_uart_uart_source_first;
assign basesoc_tx_sink_last = basesoc_uart_uart_source_last;
assign basesoc_tx_sink_payload_data = basesoc_uart_uart_source_payload_data;
assign basesoc_uart_tx_fifo_sink_valid = basesoc_uart_rxtx_re;
assign basesoc_uart_tx_fifo_sink_payload_data = basesoc_uart_rxtx_r;
assign basesoc_uart_uart_source_valid = basesoc_uart_tx_fifo_source_valid;
assign basesoc_uart_tx_fifo_source_ready = basesoc_uart_uart_source_ready;
assign basesoc_uart_uart_source_first = basesoc_uart_tx_fifo_source_first;
assign basesoc_uart_uart_source_last = basesoc_uart_tx_fifo_source_last;
assign basesoc_uart_uart_source_payload_data = basesoc_uart_tx_fifo_source_payload_data;
assign basesoc_uart_txfull_status = (~basesoc_uart_tx_fifo_sink_ready);
assign basesoc_uart_txempty_status = (~basesoc_uart_tx_fifo_source_valid);
assign basesoc_uart_tx_trigger = basesoc_uart_tx_fifo_sink_ready;
assign basesoc_uart_rx_fifo_sink_valid = basesoc_uart_uart_sink_valid;
assign basesoc_uart_uart_sink_ready = basesoc_uart_rx_fifo_sink_ready;
assign basesoc_uart_rx_fifo_sink_first = basesoc_uart_uart_sink_first;
assign basesoc_uart_rx_fifo_sink_last = basesoc_uart_uart_sink_last;
assign basesoc_uart_rx_fifo_sink_payload_data = basesoc_uart_uart_sink_payload_data;
assign basesoc_uart_rxtx_w = basesoc_uart_rx_fifo_source_payload_data;
assign basesoc_uart_rx_fifo_source_ready = basesoc_uart_rx_clear;
assign basesoc_uart_rxempty_status = (~basesoc_uart_rx_fifo_source_valid);
assign basesoc_uart_rxfull_status = (~basesoc_uart_rx_fifo_sink_ready);
assign basesoc_uart_rx_trigger = basesoc_uart_rx_fifo_source_valid;
assign basesoc_uart_tx0 = basesoc_uart_tx_status;
assign basesoc_uart_tx1 = basesoc_uart_tx_pending;
always @(*) begin
    basesoc_uart_tx_clear <= 1'd0;
    if ((basesoc_uart_pending_re & basesoc_uart_pending_r[0])) begin
        basesoc_uart_tx_clear <= 1'd1;
    end
end
assign basesoc_uart_rx0 = basesoc_uart_rx_status;
assign basesoc_uart_rx1 = basesoc_uart_rx_pending;
always @(*) begin
    basesoc_uart_rx_clear <= 1'd0;
    if ((basesoc_uart_pending_re & basesoc_uart_pending_r[1])) begin
        basesoc_uart_rx_clear <= 1'd1;
    end
end
assign basesoc_uart_irq = ((basesoc_uart_pending_status[0] & basesoc_uart_enable_storage[0]) | (basesoc_uart_pending_status[1] & basesoc_uart_enable_storage[1]));
assign basesoc_uart_tx_status = basesoc_uart_tx_trigger;
assign basesoc_uart_tx_pending = basesoc_uart_tx_trigger;
assign basesoc_uart_rx_status = basesoc_uart_rx_trigger;
assign basesoc_uart_rx_pending = basesoc_uart_rx_trigger;
assign basesoc_uart_tx_fifo_syncfifo_din = {basesoc_uart_tx_fifo_fifo_in_last, basesoc_uart_tx_fifo_fifo_in_first, basesoc_uart_tx_fifo_fifo_in_payload_data};
assign {basesoc_uart_tx_fifo_fifo_out_last, basesoc_uart_tx_fifo_fifo_out_first, basesoc_uart_tx_fifo_fifo_out_payload_data} = basesoc_uart_tx_fifo_syncfifo_dout;
assign basesoc_uart_tx_fifo_sink_ready = basesoc_uart_tx_fifo_syncfifo_writable;
assign basesoc_uart_tx_fifo_syncfifo_we = basesoc_uart_tx_fifo_sink_valid;
assign basesoc_uart_tx_fifo_fifo_in_first = basesoc_uart_tx_fifo_sink_first;
assign basesoc_uart_tx_fifo_fifo_in_last = basesoc_uart_tx_fifo_sink_last;
assign basesoc_uart_tx_fifo_fifo_in_payload_data = basesoc_uart_tx_fifo_sink_payload_data;
assign basesoc_uart_tx_fifo_source_valid = basesoc_uart_tx_fifo_readable;
assign basesoc_uart_tx_fifo_source_first = basesoc_uart_tx_fifo_fifo_out_first;
assign basesoc_uart_tx_fifo_source_last = basesoc_uart_tx_fifo_fifo_out_last;
assign basesoc_uart_tx_fifo_source_payload_data = basesoc_uart_tx_fifo_fifo_out_payload_data;
assign basesoc_uart_tx_fifo_re = basesoc_uart_tx_fifo_source_ready;
assign basesoc_uart_tx_fifo_syncfifo_re = (basesoc_uart_tx_fifo_syncfifo_readable & ((~basesoc_uart_tx_fifo_readable) | basesoc_uart_tx_fifo_re));
assign basesoc_uart_tx_fifo_level1 = (basesoc_uart_tx_fifo_level0 + basesoc_uart_tx_fifo_readable);
always @(*) begin
    basesoc_uart_tx_fifo_wrport_adr <= 4'd0;
    if (basesoc_uart_tx_fifo_replace) begin
        basesoc_uart_tx_fifo_wrport_adr <= (basesoc_uart_tx_fifo_produce - 1'd1);
    end else begin
        basesoc_uart_tx_fifo_wrport_adr <= basesoc_uart_tx_fifo_produce;
    end
end
assign basesoc_uart_tx_fifo_wrport_dat_w = basesoc_uart_tx_fifo_syncfifo_din;
assign basesoc_uart_tx_fifo_wrport_we = (basesoc_uart_tx_fifo_syncfifo_we & (basesoc_uart_tx_fifo_syncfifo_writable | basesoc_uart_tx_fifo_replace));
assign basesoc_uart_tx_fifo_do_read = (basesoc_uart_tx_fifo_syncfifo_readable & basesoc_uart_tx_fifo_syncfifo_re);
assign basesoc_uart_tx_fifo_rdport_adr = basesoc_uart_tx_fifo_consume;
assign basesoc_uart_tx_fifo_syncfifo_dout = basesoc_uart_tx_fifo_rdport_dat_r;
assign basesoc_uart_tx_fifo_rdport_re = basesoc_uart_tx_fifo_do_read;
assign basesoc_uart_tx_fifo_syncfifo_writable = (basesoc_uart_tx_fifo_level0 != 5'd16);
assign basesoc_uart_tx_fifo_syncfifo_readable = (basesoc_uart_tx_fifo_level0 != 1'd0);
assign basesoc_uart_rx_fifo_syncfifo_din = {basesoc_uart_rx_fifo_fifo_in_last, basesoc_uart_rx_fifo_fifo_in_first, basesoc_uart_rx_fifo_fifo_in_payload_data};
assign {basesoc_uart_rx_fifo_fifo_out_last, basesoc_uart_rx_fifo_fifo_out_first, basesoc_uart_rx_fifo_fifo_out_payload_data} = basesoc_uart_rx_fifo_syncfifo_dout;
assign basesoc_uart_rx_fifo_sink_ready = basesoc_uart_rx_fifo_syncfifo_writable;
assign basesoc_uart_rx_fifo_syncfifo_we = basesoc_uart_rx_fifo_sink_valid;
assign basesoc_uart_rx_fifo_fifo_in_first = basesoc_uart_rx_fifo_sink_first;
assign basesoc_uart_rx_fifo_fifo_in_last = basesoc_uart_rx_fifo_sink_last;
assign basesoc_uart_rx_fifo_fifo_in_payload_data = basesoc_uart_rx_fifo_sink_payload_data;
assign basesoc_uart_rx_fifo_source_valid = basesoc_uart_rx_fifo_readable;
assign basesoc_uart_rx_fifo_source_first = basesoc_uart_rx_fifo_fifo_out_first;
assign basesoc_uart_rx_fifo_source_last = basesoc_uart_rx_fifo_fifo_out_last;
assign basesoc_uart_rx_fifo_source_payload_data = basesoc_uart_rx_fifo_fifo_out_payload_data;
assign basesoc_uart_rx_fifo_re = basesoc_uart_rx_fifo_source_ready;
assign basesoc_uart_rx_fifo_syncfifo_re = (basesoc_uart_rx_fifo_syncfifo_readable & ((~basesoc_uart_rx_fifo_readable) | basesoc_uart_rx_fifo_re));
assign basesoc_uart_rx_fifo_level1 = (basesoc_uart_rx_fifo_level0 + basesoc_uart_rx_fifo_readable);
always @(*) begin
    basesoc_uart_rx_fifo_wrport_adr <= 4'd0;
    if (basesoc_uart_rx_fifo_replace) begin
        basesoc_uart_rx_fifo_wrport_adr <= (basesoc_uart_rx_fifo_produce - 1'd1);
    end else begin
        basesoc_uart_rx_fifo_wrport_adr <= basesoc_uart_rx_fifo_produce;
    end
end
assign basesoc_uart_rx_fifo_wrport_dat_w = basesoc_uart_rx_fifo_syncfifo_din;
assign basesoc_uart_rx_fifo_wrport_we = (basesoc_uart_rx_fifo_syncfifo_we & (basesoc_uart_rx_fifo_syncfifo_writable | basesoc_uart_rx_fifo_replace));
assign basesoc_uart_rx_fifo_do_read = (basesoc_uart_rx_fifo_syncfifo_readable & basesoc_uart_rx_fifo_syncfifo_re);
assign basesoc_uart_rx_fifo_rdport_adr = basesoc_uart_rx_fifo_consume;
assign basesoc_uart_rx_fifo_syncfifo_dout = basesoc_uart_rx_fifo_rdport_dat_r;
assign basesoc_uart_rx_fifo_rdport_re = basesoc_uart_rx_fifo_do_read;
assign basesoc_uart_rx_fifo_syncfifo_writable = (basesoc_uart_rx_fifo_level0 != 5'd16);
assign basesoc_uart_rx_fifo_syncfifo_readable = (basesoc_uart_rx_fifo_level0 != 1'd0);
assign basesoc_timer_zero_trigger = (basesoc_timer_value == 1'd0);
assign basesoc_timer_zero0 = basesoc_timer_zero_status;
assign basesoc_timer_zero1 = basesoc_timer_zero_pending;
always @(*) begin
    basesoc_timer_zero_clear <= 1'd0;
    if ((basesoc_timer_pending_re & basesoc_timer_pending_r)) begin
        basesoc_timer_zero_clear <= 1'd1;
    end
end
assign basesoc_timer_irq = (basesoc_timer_pending_status & basesoc_timer_enable_storage);
assign basesoc_timer_zero_status = basesoc_timer_zero_trigger;
assign spiflash_phy_cs = crossbar_cs;
assign mmap_sink_valid = port_mmap_user_port_source_valid;
assign port_mmap_user_port_source_ready = mmap_sink_ready;
assign mmap_sink_first = port_mmap_user_port_source_first;
assign mmap_sink_last = port_mmap_user_port_source_last;
assign mmap_sink_payload_data = port_mmap_user_port_source_payload_data;
assign port_mmap_user_port_sink_valid = mmap_source_valid;
assign mmap_source_ready = port_mmap_user_port_sink_ready;
assign port_mmap_user_port_sink_first = mmap_source_first;
assign port_mmap_user_port_sink_last = mmap_source_last;
assign port_mmap_user_port_sink_payload_data = mmap_source_payload_data;
assign port_mmap_user_port_sink_payload_len = mmap_source_payload_len;
assign port_mmap_user_port_sink_payload_width = mmap_source_payload_width;
assign port_mmap_user_port_sink_payload_mask = mmap_source_payload_mask;
assign master_sink_valid = port_master_user_port_source_valid;
assign port_master_user_port_source_ready = master_sink_ready;
assign master_sink_first = port_master_user_port_source_first;
assign master_sink_last = port_master_user_port_source_last;
assign master_sink_payload_data = port_master_user_port_source_payload_data;
assign port_master_user_port_sink_valid = master_source_valid;
assign master_source_ready = port_master_user_port_sink_ready;
assign port_master_user_port_sink_first = master_source_first;
assign port_master_user_port_sink_last = master_source_last;
assign port_master_user_port_sink_payload_data = master_source_payload_data;
assign port_master_user_port_sink_payload_len = master_source_payload_len;
assign port_master_user_port_sink_payload_width = master_source_payload_width;
assign port_master_user_port_sink_payload_mask = master_source_payload_mask;
assign spiflash_phy_sink_valid = crossbar_source_valid;
assign crossbar_source_ready = spiflash_phy_sink_ready;
assign spiflash_phy_sink_first = crossbar_source_first;
assign spiflash_phy_sink_last = crossbar_source_last;
assign spiflash_phy_sink_payload_data = crossbar_source_payload_data;
assign spiflash_phy_sink_payload_len = crossbar_source_payload_len;
assign spiflash_phy_sink_payload_width = crossbar_source_payload_width;
assign spiflash_phy_sink_payload_mask = crossbar_source_payload_mask;
assign crossbar_sink_valid = spiflash_phy_source_valid;
assign spiflash_phy_source_ready = crossbar_sink_ready;
assign crossbar_sink_first = spiflash_phy_source_first;
assign crossbar_sink_last = spiflash_phy_source_last;
assign crossbar_sink_payload_data = spiflash_phy_source_payload_data;
assign port_mmap_internal_port_sink_valid = port_mmap_user_port_sink_valid;
assign port_mmap_user_port_sink_ready = port_mmap_internal_port_sink_ready;
assign port_mmap_internal_port_sink_first = port_mmap_user_port_sink_first;
assign port_mmap_internal_port_sink_last = port_mmap_user_port_sink_last;
assign port_mmap_internal_port_sink_payload_data = port_mmap_user_port_sink_payload_data;
assign port_mmap_internal_port_sink_payload_len = port_mmap_user_port_sink_payload_len;
assign port_mmap_internal_port_sink_payload_width = port_mmap_user_port_sink_payload_width;
assign port_mmap_internal_port_sink_payload_mask = port_mmap_user_port_sink_payload_mask;
assign port_mmap_user_port_source_valid = port_mmap_internal_port_source_valid;
assign port_mmap_internal_port_source_ready = port_mmap_user_port_source_ready;
assign port_mmap_user_port_source_first = port_mmap_internal_port_source_first;
assign port_mmap_user_port_source_last = port_mmap_internal_port_source_last;
assign port_mmap_user_port_source_payload_data = port_mmap_internal_port_source_payload_data;
assign port_master_internal_port_sink_valid = port_master_user_port_sink_valid;
assign port_master_user_port_sink_ready = port_master_internal_port_sink_ready;
assign port_master_internal_port_sink_first = port_master_user_port_sink_first;
assign port_master_internal_port_sink_last = port_master_user_port_sink_last;
assign port_master_internal_port_sink_payload_data = port_master_user_port_sink_payload_data;
assign port_master_internal_port_sink_payload_len = port_master_user_port_sink_payload_len;
assign port_master_internal_port_sink_payload_width = port_master_user_port_sink_payload_width;
assign port_master_internal_port_sink_payload_mask = port_master_user_port_sink_payload_mask;
assign port_master_user_port_source_valid = port_master_internal_port_source_valid;
assign port_master_internal_port_source_ready = port_master_user_port_source_ready;
assign port_master_user_port_source_first = port_master_internal_port_source_first;
assign port_master_user_port_source_last = port_master_internal_port_source_last;
assign port_master_user_port_source_payload_data = port_master_internal_port_source_payload_data;
assign port_master_request = (master_cs != 1'd0);
assign basesoc_tx_mux_endpoint0_sink_valid = port_mmap_internal_port_sink_valid;
assign port_mmap_internal_port_sink_ready = basesoc_tx_mux_endpoint0_sink_ready;
assign basesoc_tx_mux_endpoint0_sink_first = port_mmap_internal_port_sink_first;
assign basesoc_tx_mux_endpoint0_sink_last = port_mmap_internal_port_sink_last;
assign basesoc_tx_mux_endpoint0_sink_payload_data = port_mmap_internal_port_sink_payload_data;
assign basesoc_tx_mux_endpoint0_sink_payload_len = port_mmap_internal_port_sink_payload_len;
assign basesoc_tx_mux_endpoint0_sink_payload_width = port_mmap_internal_port_sink_payload_width;
assign basesoc_tx_mux_endpoint0_sink_payload_mask = port_mmap_internal_port_sink_payload_mask;
assign port_mmap_internal_port_source_valid = basesoc_rx_demux_endpoint0_source_valid;
assign basesoc_rx_demux_endpoint0_source_ready = port_mmap_internal_port_source_ready;
assign port_mmap_internal_port_source_first = basesoc_rx_demux_endpoint0_source_first;
assign port_mmap_internal_port_source_last = basesoc_rx_demux_endpoint0_source_last;
assign port_mmap_internal_port_source_payload_data = basesoc_rx_demux_endpoint0_source_payload_data;
assign basesoc_tx_mux_endpoint1_sink_valid = port_master_internal_port_sink_valid;
assign port_master_internal_port_sink_ready = basesoc_tx_mux_endpoint1_sink_ready;
assign basesoc_tx_mux_endpoint1_sink_first = port_master_internal_port_sink_first;
assign basesoc_tx_mux_endpoint1_sink_last = port_master_internal_port_sink_last;
assign basesoc_tx_mux_endpoint1_sink_payload_data = port_master_internal_port_sink_payload_data;
assign basesoc_tx_mux_endpoint1_sink_payload_len = port_master_internal_port_sink_payload_len;
assign basesoc_tx_mux_endpoint1_sink_payload_width = port_master_internal_port_sink_payload_width;
assign basesoc_tx_mux_endpoint1_sink_payload_mask = port_master_internal_port_sink_payload_mask;
assign port_master_internal_port_source_valid = basesoc_rx_demux_endpoint1_source_valid;
assign basesoc_rx_demux_endpoint1_source_ready = port_master_internal_port_source_ready;
assign port_master_internal_port_source_first = basesoc_rx_demux_endpoint1_source_first;
assign port_master_internal_port_source_last = basesoc_rx_demux_endpoint1_source_last;
assign port_master_internal_port_source_payload_data = basesoc_rx_demux_endpoint1_source_payload_data;
assign basesoc_request = {port_master_request, mmap_request};
assign crossbar_source_valid = basesoc_tx_mux_source_valid;
assign basesoc_tx_mux_source_ready = crossbar_source_ready;
assign crossbar_source_first = basesoc_tx_mux_source_first;
assign crossbar_source_last = basesoc_tx_mux_source_last;
assign crossbar_source_payload_data = basesoc_tx_mux_source_payload_data;
assign crossbar_source_payload_len = basesoc_tx_mux_source_payload_len;
assign crossbar_source_payload_width = basesoc_tx_mux_source_payload_width;
assign crossbar_source_payload_mask = basesoc_tx_mux_source_payload_mask;
assign basesoc_tx_mux_sel = basesoc_grant;
assign basesoc_rx_demux_sink_valid = crossbar_sink_valid;
assign crossbar_sink_ready = basesoc_rx_demux_sink_ready;
assign basesoc_rx_demux_sink_first = crossbar_sink_first;
assign basesoc_rx_demux_sink_last = crossbar_sink_last;
assign basesoc_rx_demux_sink_payload_data = crossbar_sink_payload_data;
assign basesoc_rx_demux_sel = basesoc_grant;
always @(*) begin
    crossbar_cs <= 1'd0;
    case (basesoc_grant)
        1'd0: begin
            crossbar_cs <= mmap_cs;
        end
        1'd1: begin
            crossbar_cs <= master_cs;
        end
    endcase
end
always @(*) begin
    basesoc_tx_mux_endpoint0_sink_ready <= 1'd0;
    basesoc_tx_mux_endpoint1_sink_ready <= 1'd0;
    basesoc_tx_mux_source_first <= 1'd0;
    basesoc_tx_mux_source_last <= 1'd0;
    basesoc_tx_mux_source_payload_data <= 32'd0;
    basesoc_tx_mux_source_payload_len <= 6'd0;
    basesoc_tx_mux_source_payload_mask <= 8'd0;
    basesoc_tx_mux_source_payload_width <= 4'd0;
    basesoc_tx_mux_source_valid <= 1'd0;
    case (basesoc_tx_mux_sel)
        1'd0: begin
            basesoc_tx_mux_source_valid <= basesoc_tx_mux_endpoint0_sink_valid;
            basesoc_tx_mux_endpoint0_sink_ready <= basesoc_tx_mux_source_ready;
            basesoc_tx_mux_source_first <= basesoc_tx_mux_endpoint0_sink_first;
            basesoc_tx_mux_source_last <= basesoc_tx_mux_endpoint0_sink_last;
            basesoc_tx_mux_source_payload_data <= basesoc_tx_mux_endpoint0_sink_payload_data;
            basesoc_tx_mux_source_payload_len <= basesoc_tx_mux_endpoint0_sink_payload_len;
            basesoc_tx_mux_source_payload_width <= basesoc_tx_mux_endpoint0_sink_payload_width;
            basesoc_tx_mux_source_payload_mask <= basesoc_tx_mux_endpoint0_sink_payload_mask;
        end
        1'd1: begin
            basesoc_tx_mux_source_valid <= basesoc_tx_mux_endpoint1_sink_valid;
            basesoc_tx_mux_endpoint1_sink_ready <= basesoc_tx_mux_source_ready;
            basesoc_tx_mux_source_first <= basesoc_tx_mux_endpoint1_sink_first;
            basesoc_tx_mux_source_last <= basesoc_tx_mux_endpoint1_sink_last;
            basesoc_tx_mux_source_payload_data <= basesoc_tx_mux_endpoint1_sink_payload_data;
            basesoc_tx_mux_source_payload_len <= basesoc_tx_mux_endpoint1_sink_payload_len;
            basesoc_tx_mux_source_payload_width <= basesoc_tx_mux_endpoint1_sink_payload_width;
            basesoc_tx_mux_source_payload_mask <= basesoc_tx_mux_endpoint1_sink_payload_mask;
        end
    endcase
end
always @(*) begin
    basesoc_rx_demux_endpoint0_source_first <= 1'd0;
    basesoc_rx_demux_endpoint0_source_last <= 1'd0;
    basesoc_rx_demux_endpoint0_source_payload_data <= 32'd0;
    basesoc_rx_demux_endpoint0_source_valid <= 1'd0;
    basesoc_rx_demux_endpoint1_source_first <= 1'd0;
    basesoc_rx_demux_endpoint1_source_last <= 1'd0;
    basesoc_rx_demux_endpoint1_source_payload_data <= 32'd0;
    basesoc_rx_demux_endpoint1_source_valid <= 1'd0;
    basesoc_rx_demux_sink_ready <= 1'd0;
    case (basesoc_rx_demux_sel)
        1'd0: begin
            basesoc_rx_demux_endpoint0_source_valid <= basesoc_rx_demux_sink_valid;
            basesoc_rx_demux_sink_ready <= basesoc_rx_demux_endpoint0_source_ready;
            basesoc_rx_demux_endpoint0_source_first <= basesoc_rx_demux_sink_first;
            basesoc_rx_demux_endpoint0_source_last <= basesoc_rx_demux_sink_last;
            basesoc_rx_demux_endpoint0_source_payload_data <= basesoc_rx_demux_sink_payload_data;
        end
        1'd1: begin
            basesoc_rx_demux_endpoint1_source_valid <= basesoc_rx_demux_sink_valid;
            basesoc_rx_demux_sink_ready <= basesoc_rx_demux_endpoint1_source_ready;
            basesoc_rx_demux_endpoint1_source_first <= basesoc_rx_demux_sink_first;
            basesoc_rx_demux_endpoint1_source_last <= basesoc_rx_demux_sink_last;
            basesoc_rx_demux_endpoint1_source_payload_data <= basesoc_rx_demux_sink_payload_data;
        end
    endcase
end
assign mmap_spi_dummy_bits = mmap_storage;
always @(*) begin
    mmap_cs <= 1'd0;
    if (mmap_request) begin
        mmap_cs <= 1'd1;
    end
end
assign mmap_done = (mmap_count == 1'd0);
always @(*) begin
    basesoc_litespimmap_next_state <= 4'd0;
    mmap_burst_adr_litespimmap_next_value2 <= 30'd0;
    mmap_burst_adr_litespimmap_next_value_ce2 <= 1'd0;
    mmap_burst_cs_litespimmap_next_value0 <= 1'd0;
    mmap_burst_cs_litespimmap_next_value_ce0 <= 1'd0;
    mmap_bus_ack <= 1'd0;
    mmap_bus_dat_r <= 32'd0;
    mmap_byte_count_litespimmap_next_value1 <= 2'd0;
    mmap_byte_count_litespimmap_next_value_ce1 <= 1'd0;
    mmap_request <= 1'd0;
    mmap_sink_ready <= 1'd0;
    mmap_source_payload_data <= 32'd0;
    mmap_source_payload_len <= 6'd0;
    mmap_source_payload_mask <= 8'd0;
    mmap_source_payload_width <= 4'd0;
    mmap_source_valid <= 1'd0;
    mmap_wait <= 1'd0;
    basesoc_litespimmap_next_state <= basesoc_litespimmap_state;
    case (basesoc_litespimmap_state)
        1'd1: begin
            mmap_request <= 1'd1;
            mmap_source_valid <= 1'd1;
            mmap_source_payload_data <= 2'd3;
            mmap_source_payload_len <= 4'd8;
            mmap_source_payload_width <= 1'd1;
            mmap_source_payload_mask <= 1'd1;
            mmap_burst_adr_litespimmap_next_value2 <= mmap_bus_adr;
            mmap_burst_adr_litespimmap_next_value_ce2 <= 1'd1;
            if (mmap_source_ready) begin
                basesoc_litespimmap_next_state <= 2'd2;
            end
        end
        2'd2: begin
            mmap_request <= 1'd1;
            mmap_sink_ready <= 1'd1;
            if (mmap_sink_valid) begin
                basesoc_litespimmap_next_state <= 2'd3;
            end
        end
        2'd3: begin
            mmap_request <= 1'd1;
            mmap_source_valid <= 1'd1;
            mmap_source_payload_width <= 1'd1;
            mmap_source_payload_mask <= 1'd1;
            mmap_source_payload_data <= {mmap_bus_adr, mmap_byte_count};
            mmap_source_payload_len <= 5'd24;
            mmap_burst_cs_litespimmap_next_value0 <= 1'd1;
            mmap_burst_cs_litespimmap_next_value_ce0 <= 1'd1;
            mmap_burst_adr_litespimmap_next_value2 <= mmap_bus_adr;
            mmap_burst_adr_litespimmap_next_value_ce2 <= 1'd1;
            if (mmap_source_ready) begin
                basesoc_litespimmap_next_state <= 3'd4;
            end
        end
        3'd4: begin
            mmap_request <= 1'd1;
            mmap_sink_ready <= 1'd1;
            if (mmap_sink_valid) begin
                if ((mmap_spi_dummy_bits == 1'd0)) begin
                    basesoc_litespimmap_next_state <= 3'd7;
                end else begin
                    basesoc_litespimmap_next_state <= 3'd5;
                end
            end
        end
        3'd5: begin
            mmap_request <= 1'd1;
            mmap_source_valid <= 1'd1;
            mmap_source_payload_width <= 1'd1;
            mmap_source_payload_mask <= 1'd0;
            mmap_source_payload_data <= mmap_dummy;
            mmap_source_payload_len <= mmap_spi_dummy_bits;
            if (mmap_source_ready) begin
                basesoc_litespimmap_next_state <= 3'd6;
            end
        end
        3'd6: begin
            mmap_request <= 1'd1;
            mmap_sink_ready <= 1'd1;
            if (mmap_sink_valid) begin
                basesoc_litespimmap_next_state <= 3'd7;
            end
        end
        3'd7: begin
            mmap_request <= 1'd1;
            mmap_source_valid <= 1'd1;
            mmap_source_payload_width <= 1'd1;
            mmap_source_payload_len <= 6'd32;
            mmap_source_payload_mask <= 1'd0;
            if (mmap_source_ready) begin
                basesoc_litespimmap_next_state <= 4'd8;
            end
        end
        4'd8: begin
            mmap_request <= 1'd1;
            mmap_sink_ready <= 1'd1;
            mmap_bus_dat_r <= {mmap_sink_payload_data[7:0], mmap_sink_payload_data[15:8], mmap_sink_payload_data[23:16], mmap_sink_payload_data[31:24]};
            if (mmap_sink_valid) begin
                mmap_bus_ack <= 1'd1;
                mmap_burst_adr_litespimmap_next_value2 <= (mmap_burst_adr + 1'd1);
                mmap_burst_adr_litespimmap_next_value_ce2 <= 1'd1;
                basesoc_litespimmap_next_state <= 1'd0;
            end
        end
        default: begin
            mmap_wait <= 1'd1;
            mmap_burst_cs_litespimmap_next_value0 <= (mmap_burst_cs & (~mmap_done));
            mmap_burst_cs_litespimmap_next_value_ce0 <= 1'd1;
            mmap_request <= mmap_burst_cs;
            if ((mmap_bus_cyc & mmap_bus_stb)) begin
                mmap_byte_count_litespimmap_next_value1 <= 1'd0;
                mmap_byte_count_litespimmap_next_value_ce1 <= 1'd1;
                if ((~mmap_bus_we)) begin
                    if (((mmap_burst_cs & (mmap_bus_adr == mmap_burst_adr)) & ((~1'd0) | (~1'd0)))) begin
                        basesoc_litespimmap_next_state <= 3'd7;
                    end else begin
                        mmap_request <= 1'd0;
                        basesoc_litespimmap_next_state <= 1'd1;
                    end
                end
            end
        end
    endcase
end
assign master_rx_fifo_sink_sink_valid = master_sink_valid;
assign master_sink_ready = master_rx_fifo_sink_sink_ready;
assign master_rx_fifo_sink_sink_first = master_sink_first;
assign master_rx_fifo_sink_sink_last = master_sink_last;
assign master_rx_fifo_sink_sink_payload_data = master_sink_payload_data;
assign master_source_valid = master_tx_fifo_source_source_valid;
assign master_tx_fifo_source_source_ready = master_source_ready;
assign master_source_first = master_tx_fifo_source_source_first;
assign master_source_last = master_tx_fifo_source_source_last;
assign master_source_payload_data = master_tx_fifo_source_source_payload_data;
assign master_source_payload_len = master_tx_fifo_source_source_payload_len;
assign master_source_payload_width = master_tx_fifo_source_source_payload_width;
assign master_source_payload_mask = master_tx_fifo_source_source_payload_mask;
assign master_cs = master_cs_storage;
assign master_tx_fifo_sink_sink_valid = master_rxtx_re;
assign master_tx_ready = master_tx_fifo_sink_sink_ready;
assign master_tx_fifo_sink_sink_payload_data = master_rxtx_r;
assign master_tx_fifo_sink_sink_payload_len = master_len;
assign master_tx_fifo_sink_sink_payload_width = master_width;
assign master_tx_fifo_sink_sink_payload_mask = master_mask;
assign master_rx_fifo_source_source_ready = master_rxtx_we;
assign master_rx_ready = master_rx_fifo_source_source_valid;
assign master_rxtx_w = master_rx_fifo_source_source_payload_data;
assign master_tx_fifo_pipe_valid_sink_ready = ((~master_tx_fifo_pipe_valid_source_valid) | master_tx_fifo_pipe_valid_source_ready);
assign master_tx_fifo_pipe_valid_sink_valid = master_tx_fifo_sink_sink_valid;
assign master_tx_fifo_sink_sink_ready = master_tx_fifo_pipe_valid_sink_ready;
assign master_tx_fifo_pipe_valid_sink_first = master_tx_fifo_sink_sink_first;
assign master_tx_fifo_pipe_valid_sink_last = master_tx_fifo_sink_sink_last;
assign master_tx_fifo_pipe_valid_sink_payload_data = master_tx_fifo_sink_sink_payload_data;
assign master_tx_fifo_pipe_valid_sink_payload_len = master_tx_fifo_sink_sink_payload_len;
assign master_tx_fifo_pipe_valid_sink_payload_width = master_tx_fifo_sink_sink_payload_width;
assign master_tx_fifo_pipe_valid_sink_payload_mask = master_tx_fifo_sink_sink_payload_mask;
assign master_tx_fifo_source_source_valid = master_tx_fifo_pipe_valid_source_valid;
assign master_tx_fifo_pipe_valid_source_ready = master_tx_fifo_source_source_ready;
assign master_tx_fifo_source_source_first = master_tx_fifo_pipe_valid_source_first;
assign master_tx_fifo_source_source_last = master_tx_fifo_pipe_valid_source_last;
assign master_tx_fifo_source_source_payload_data = master_tx_fifo_pipe_valid_source_payload_data;
assign master_tx_fifo_source_source_payload_len = master_tx_fifo_pipe_valid_source_payload_len;
assign master_tx_fifo_source_source_payload_width = master_tx_fifo_pipe_valid_source_payload_width;
assign master_tx_fifo_source_source_payload_mask = master_tx_fifo_pipe_valid_source_payload_mask;
assign master_rx_fifo_pipe_valid_sink_ready = ((~master_rx_fifo_pipe_valid_source_valid) | master_rx_fifo_pipe_valid_source_ready);
assign master_rx_fifo_pipe_valid_sink_valid = master_rx_fifo_sink_sink_valid;
assign master_rx_fifo_sink_sink_ready = master_rx_fifo_pipe_valid_sink_ready;
assign master_rx_fifo_pipe_valid_sink_first = master_rx_fifo_sink_sink_first;
assign master_rx_fifo_pipe_valid_sink_last = master_rx_fifo_sink_sink_last;
assign master_rx_fifo_pipe_valid_sink_payload_data = master_rx_fifo_sink_sink_payload_data;
assign master_rx_fifo_source_source_valid = master_rx_fifo_pipe_valid_source_valid;
assign master_rx_fifo_pipe_valid_source_ready = master_rx_fifo_source_source_ready;
assign master_rx_fifo_source_source_first = master_rx_fifo_pipe_valid_source_first;
assign master_rx_fifo_source_source_last = master_rx_fifo_pipe_valid_source_last;
assign master_rx_fifo_source_source_payload_data = master_rx_fifo_pipe_valid_source_payload_data;
always @(*) begin
    spiflash_phy_dq_o <= 1'd0;
    case (spiflash_phy_sink_payload_width)
        1'd1: begin
            spiflash_phy_dq_o <= spiflash_phy_sr_out[31];
        end
        2'd2: begin
            spiflash_phy_dq_o <= spiflash_phy_sr_out[31:30];
        end
        3'd4: begin
            spiflash_phy_dq_o <= spiflash_phy_sr_out[31:28];
        end
        4'd8: begin
            spiflash_phy_dq_o <= spiflash_phy_sr_out[31:24];
        end
    endcase
end
assign spiflash_phy_source_payload_data = spiflash_phy_sr_in;
assign spiflash_phy_spi_clk_divisor = spiflash_phy_storage;
assign spiflash_phy_posedge = ((spiflash_phy_en & (~spiflash_phy_clk)) & (spiflash_phy_cnt == spiflash_phy_div));
assign spiflash_phy_negedge = ((spiflash_phy_en & spiflash_phy_clk) & (spiflash_phy_cnt == spiflash_phy_div));
assign spiflash_phy_posedge_reg2 = spiflash_phy_posedge_reg[0];
assign spiflash_phy_wait = (spiflash_phy_cs != 1'd0);
assign spiflash_phy_enable = spiflash_phy_done;
assign spiflash_phy_cs_n = (~({1{spiflash_phy_enable}} & spiflash_phy_cs));
assign spiflash_phy_done = (spiflash_phy_count == 1'd0);
always @(*) begin
    basesoc_litespiphy_next_state <= 2'd0;
    spiflash_phy_dq_oe_litespiphy_next_value2 <= 1'd0;
    spiflash_phy_dq_oe_litespiphy_next_value_ce2 <= 1'd0;
    spiflash_phy_en <= 1'd0;
    spiflash_phy_sink_ready <= 1'd0;
    spiflash_phy_source_valid <= 1'd0;
    spiflash_phy_sr_in_cnt_litespiphy_next_value1 <= 6'd0;
    spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 <= 1'd0;
    spiflash_phy_sr_in_shift <= 1'd0;
    spiflash_phy_sr_out_cnt_litespiphy_next_value0 <= 6'd0;
    spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 <= 1'd0;
    spiflash_phy_sr_out_load <= 1'd0;
    spiflash_phy_sr_out_shift <= 1'd0;
    basesoc_litespiphy_next_state <= basesoc_litespiphy_state;
    case (basesoc_litespiphy_state)
        1'd1: begin
            spiflash_phy_en <= 1'd1;
            if (spiflash_phy_posedge_reg2) begin
                spiflash_phy_sr_in_shift <= 1'd1;
            end
            if (spiflash_phy_negedge) begin
                spiflash_phy_sr_out_shift <= 1'd1;
            end
            if (spiflash_phy_posedge_reg2) begin
                spiflash_phy_sr_in_cnt_litespiphy_next_value1 <= (spiflash_phy_sr_in_cnt - spiflash_phy_sink_payload_width);
                spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 <= 1'd1;
            end
            if (spiflash_phy_negedge) begin
                spiflash_phy_sr_out_cnt_litespiphy_next_value0 <= (spiflash_phy_sr_out_cnt - spiflash_phy_sink_payload_width);
                spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 <= 1'd1;
                if ((spiflash_phy_sr_out_cnt == 1'd0)) begin
                    basesoc_litespiphy_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            if ((spiflash_phy_sr_in_cnt == 1'd0)) begin
                spiflash_phy_sink_ready <= 1'd1;
                basesoc_litespiphy_next_state <= 2'd3;
            end else begin
                spiflash_phy_sr_in_shift <= spiflash_phy_posedge_reg2;
                if (spiflash_phy_posedge_reg2) begin
                    spiflash_phy_sr_in_cnt_litespiphy_next_value1 <= (spiflash_phy_sr_in_cnt - spiflash_phy_sink_payload_width);
                    spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 <= 1'd1;
                    if ((spiflash_phy_sr_in_cnt == spiflash_phy_sink_payload_width)) begin
                        spiflash_phy_sink_ready <= 1'd1;
                        basesoc_litespiphy_next_state <= 2'd3;
                    end
                end
            end
        end
        2'd3: begin
            spiflash_phy_source_valid <= 1'd1;
            spiflash_phy_dq_oe_litespiphy_next_value2 <= 1'd0;
            spiflash_phy_dq_oe_litespiphy_next_value_ce2 <= 1'd1;
            if (spiflash_phy_source_ready) begin
                basesoc_litespiphy_next_state <= 1'd0;
            end
        end
        default: begin
            if ((spiflash_phy_enable & spiflash_phy_sink_valid)) begin
                spiflash_phy_sr_out_cnt_litespiphy_next_value0 <= (spiflash_phy_sink_payload_len - spiflash_phy_sink_payload_width);
                spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 <= 1'd1;
                spiflash_phy_sr_in_cnt_litespiphy_next_value1 <= spiflash_phy_sink_payload_len;
                spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 <= 1'd1;
                spiflash_phy_dq_oe_litespiphy_next_value2 <= spiflash_phy_sink_payload_mask;
                spiflash_phy_dq_oe_litespiphy_next_value_ce2 <= 1'd1;
                spiflash_phy_sr_out_load <= 1'd1;
                basesoc_litespiphy_next_state <= 1'd1;
            end
        end
    endcase
end
assign dfi_p0_address = sdram_master_p0_address;
assign dfi_p0_bank = sdram_master_p0_bank;
assign dfi_p0_cas_n = sdram_master_p0_cas_n;
assign dfi_p0_cs_n = sdram_master_p0_cs_n;
assign dfi_p0_ras_n = sdram_master_p0_ras_n;
assign dfi_p0_we_n = sdram_master_p0_we_n;
assign dfi_p0_cke = sdram_master_p0_cke;
assign dfi_p0_odt = sdram_master_p0_odt;
assign dfi_p0_reset_n = sdram_master_p0_reset_n;
assign dfi_p0_act_n = sdram_master_p0_act_n;
assign dfi_p0_wrdata = sdram_master_p0_wrdata;
assign dfi_p0_wrdata_en = sdram_master_p0_wrdata_en;
assign dfi_p0_wrdata_mask = sdram_master_p0_wrdata_mask;
assign dfi_p0_rddata_en = sdram_master_p0_rddata_en;
assign sdram_master_p0_rddata = dfi_p0_rddata;
assign sdram_master_p0_rddata_valid = dfi_p0_rddata_valid;
assign sdram_slave_p0_address = sdram_dfi_p0_address;
assign sdram_slave_p0_bank = sdram_dfi_p0_bank;
assign sdram_slave_p0_cas_n = sdram_dfi_p0_cas_n;
assign sdram_slave_p0_cs_n = sdram_dfi_p0_cs_n;
assign sdram_slave_p0_ras_n = sdram_dfi_p0_ras_n;
assign sdram_slave_p0_we_n = sdram_dfi_p0_we_n;
assign sdram_slave_p0_cke = sdram_dfi_p0_cke;
assign sdram_slave_p0_odt = sdram_dfi_p0_odt;
assign sdram_slave_p0_reset_n = sdram_dfi_p0_reset_n;
assign sdram_slave_p0_act_n = sdram_dfi_p0_act_n;
assign sdram_slave_p0_wrdata = sdram_dfi_p0_wrdata;
assign sdram_slave_p0_wrdata_en = sdram_dfi_p0_wrdata_en;
assign sdram_slave_p0_wrdata_mask = sdram_dfi_p0_wrdata_mask;
assign sdram_slave_p0_rddata_en = sdram_dfi_p0_rddata_en;
assign sdram_dfi_p0_rddata = sdram_slave_p0_rddata;
assign sdram_dfi_p0_rddata_valid = sdram_slave_p0_rddata_valid;
always @(*) begin
    sdram_csr_dfi_p0_rddata <= 32'd0;
    sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    sdram_ext_dfi_p0_rddata <= 32'd0;
    sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    sdram_master_p0_act_n <= 1'd1;
    sdram_master_p0_address <= 11'd0;
    sdram_master_p0_bank <= 2'd0;
    sdram_master_p0_cas_n <= 1'd1;
    sdram_master_p0_cke <= 1'd0;
    sdram_master_p0_cs_n <= 1'd1;
    sdram_master_p0_odt <= 1'd0;
    sdram_master_p0_ras_n <= 1'd1;
    sdram_master_p0_rddata_en <= 1'd0;
    sdram_master_p0_reset_n <= 1'd0;
    sdram_master_p0_we_n <= 1'd1;
    sdram_master_p0_wrdata <= 32'd0;
    sdram_master_p0_wrdata_en <= 1'd0;
    sdram_master_p0_wrdata_mask <= 4'd0;
    sdram_slave_p0_rddata <= 32'd0;
    sdram_slave_p0_rddata_valid <= 1'd0;
    if (sdram_sel) begin
        if (sdram_ext_dfi_sel) begin
            sdram_master_p0_address <= sdram_ext_dfi_p0_address;
            sdram_master_p0_bank <= sdram_ext_dfi_p0_bank;
            sdram_master_p0_cas_n <= sdram_ext_dfi_p0_cas_n;
            sdram_master_p0_cs_n <= sdram_ext_dfi_p0_cs_n;
            sdram_master_p0_ras_n <= sdram_ext_dfi_p0_ras_n;
            sdram_master_p0_we_n <= sdram_ext_dfi_p0_we_n;
            sdram_master_p0_cke <= sdram_ext_dfi_p0_cke;
            sdram_master_p0_odt <= sdram_ext_dfi_p0_odt;
            sdram_master_p0_reset_n <= sdram_ext_dfi_p0_reset_n;
            sdram_master_p0_act_n <= sdram_ext_dfi_p0_act_n;
            sdram_master_p0_wrdata <= sdram_ext_dfi_p0_wrdata;
            sdram_master_p0_wrdata_en <= sdram_ext_dfi_p0_wrdata_en;
            sdram_master_p0_wrdata_mask <= sdram_ext_dfi_p0_wrdata_mask;
            sdram_master_p0_rddata_en <= sdram_ext_dfi_p0_rddata_en;
            sdram_ext_dfi_p0_rddata <= sdram_master_p0_rddata;
            sdram_ext_dfi_p0_rddata_valid <= sdram_master_p0_rddata_valid;
        end else begin
            sdram_master_p0_address <= sdram_slave_p0_address;
            sdram_master_p0_bank <= sdram_slave_p0_bank;
            sdram_master_p0_cas_n <= sdram_slave_p0_cas_n;
            sdram_master_p0_cs_n <= sdram_slave_p0_cs_n;
            sdram_master_p0_ras_n <= sdram_slave_p0_ras_n;
            sdram_master_p0_we_n <= sdram_slave_p0_we_n;
            sdram_master_p0_cke <= sdram_slave_p0_cke;
            sdram_master_p0_odt <= sdram_slave_p0_odt;
            sdram_master_p0_reset_n <= sdram_slave_p0_reset_n;
            sdram_master_p0_act_n <= sdram_slave_p0_act_n;
            sdram_master_p0_wrdata <= sdram_slave_p0_wrdata;
            sdram_master_p0_wrdata_en <= sdram_slave_p0_wrdata_en;
            sdram_master_p0_wrdata_mask <= sdram_slave_p0_wrdata_mask;
            sdram_master_p0_rddata_en <= sdram_slave_p0_rddata_en;
            sdram_slave_p0_rddata <= sdram_master_p0_rddata;
            sdram_slave_p0_rddata_valid <= sdram_master_p0_rddata_valid;
            if (1'd0) begin
                sdram_master_p0_cs_n <= {2{sdram_slave_p0_cs_n}};
            end
        end
    end else begin
        sdram_master_p0_address <= sdram_csr_dfi_p0_address;
        sdram_master_p0_bank <= sdram_csr_dfi_p0_bank;
        sdram_master_p0_cas_n <= sdram_csr_dfi_p0_cas_n;
        sdram_master_p0_cs_n <= sdram_csr_dfi_p0_cs_n;
        sdram_master_p0_ras_n <= sdram_csr_dfi_p0_ras_n;
        sdram_master_p0_we_n <= sdram_csr_dfi_p0_we_n;
        sdram_master_p0_cke <= sdram_csr_dfi_p0_cke;
        sdram_master_p0_odt <= sdram_csr_dfi_p0_odt;
        sdram_master_p0_reset_n <= sdram_csr_dfi_p0_reset_n;
        sdram_master_p0_act_n <= sdram_csr_dfi_p0_act_n;
        sdram_master_p0_wrdata <= sdram_csr_dfi_p0_wrdata;
        sdram_master_p0_wrdata_en <= sdram_csr_dfi_p0_wrdata_en;
        sdram_master_p0_wrdata_mask <= sdram_csr_dfi_p0_wrdata_mask;
        sdram_master_p0_rddata_en <= sdram_csr_dfi_p0_rddata_en;
        sdram_csr_dfi_p0_rddata <= sdram_master_p0_rddata;
        sdram_csr_dfi_p0_rddata_valid <= sdram_master_p0_rddata_valid;
    end
end
assign sdram_csr_dfi_p0_cke = sdram_cke;
assign sdram_csr_dfi_p0_odt = sdram_odt;
assign sdram_csr_dfi_p0_reset_n = sdram_reset_n;
always @(*) begin
    sdram_csr_dfi_p0_cas_n <= 1'd1;
    sdram_csr_dfi_p0_cs_n <= 1'd1;
    sdram_csr_dfi_p0_ras_n <= 1'd1;
    sdram_csr_dfi_p0_we_n <= 1'd1;
    if (sdram_command_issue_re) begin
        if (sdram_csrfield_cs_top) begin
            sdram_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (sdram_csrfield_cs_bottom) begin
                sdram_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                sdram_csr_dfi_p0_cs_n <= {1{(~sdram_csrfield_cs)}};
            end
        end
        sdram_csr_dfi_p0_we_n <= (~sdram_csrfield_we);
        sdram_csr_dfi_p0_cas_n <= (~sdram_csrfield_cas);
        sdram_csr_dfi_p0_ras_n <= (~sdram_csrfield_ras);
    end else begin
        sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        sdram_csr_dfi_p0_we_n <= 1'd1;
        sdram_csr_dfi_p0_cas_n <= 1'd1;
        sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign sdram_csr_dfi_p0_address = sdram_address_storage;
assign sdram_csr_dfi_p0_bank = sdram_baddress_storage;
assign sdram_csr_dfi_p0_wrdata_en = (sdram_command_issue_re & sdram_csrfield_wren);
assign sdram_csr_dfi_p0_rddata_en = (sdram_command_issue_re & sdram_csrfield_rden);
assign sdram_csr_dfi_p0_wrdata = sdram_wrdata_storage;
assign sdram_csr_dfi_p0_wrdata_mask = 1'd0;
assign sdram_bankmachine0_req_valid = sdram_interface_bank0_valid;
assign sdram_interface_bank0_ready = sdram_bankmachine0_req_ready;
assign sdram_bankmachine0_req_we = sdram_interface_bank0_we;
assign sdram_bankmachine0_req_addr = sdram_interface_bank0_addr;
assign sdram_interface_bank0_lock = sdram_bankmachine0_req_lock;
assign sdram_interface_bank0_wdata_ready = sdram_bankmachine0_req_wdata_ready;
assign sdram_interface_bank0_rdata_valid = sdram_bankmachine0_req_rdata_valid;
assign sdram_bankmachine1_req_valid = sdram_interface_bank1_valid;
assign sdram_interface_bank1_ready = sdram_bankmachine1_req_ready;
assign sdram_bankmachine1_req_we = sdram_interface_bank1_we;
assign sdram_bankmachine1_req_addr = sdram_interface_bank1_addr;
assign sdram_interface_bank1_lock = sdram_bankmachine1_req_lock;
assign sdram_interface_bank1_wdata_ready = sdram_bankmachine1_req_wdata_ready;
assign sdram_interface_bank1_rdata_valid = sdram_bankmachine1_req_rdata_valid;
assign sdram_bankmachine2_req_valid = sdram_interface_bank2_valid;
assign sdram_interface_bank2_ready = sdram_bankmachine2_req_ready;
assign sdram_bankmachine2_req_we = sdram_interface_bank2_we;
assign sdram_bankmachine2_req_addr = sdram_interface_bank2_addr;
assign sdram_interface_bank2_lock = sdram_bankmachine2_req_lock;
assign sdram_interface_bank2_wdata_ready = sdram_bankmachine2_req_wdata_ready;
assign sdram_interface_bank2_rdata_valid = sdram_bankmachine2_req_rdata_valid;
assign sdram_bankmachine3_req_valid = sdram_interface_bank3_valid;
assign sdram_interface_bank3_ready = sdram_bankmachine3_req_ready;
assign sdram_bankmachine3_req_we = sdram_interface_bank3_we;
assign sdram_bankmachine3_req_addr = sdram_interface_bank3_addr;
assign sdram_interface_bank3_lock = sdram_bankmachine3_req_lock;
assign sdram_interface_bank3_wdata_ready = sdram_bankmachine3_req_wdata_ready;
assign sdram_interface_bank3_rdata_valid = sdram_bankmachine3_req_rdata_valid;
assign sdram_timer_wait = (~sdram_timer_done0);
assign sdram_postponer_req_i = sdram_timer_done0;
assign sdram_wants_refresh = sdram_postponer_req_o;
assign sdram_timer_done1 = (sdram_timer_count1 == 1'd0);
assign sdram_timer_done0 = sdram_timer_done1;
assign sdram_timer_count0 = sdram_timer_count1;
assign sdram_sequencer_start1 = (sdram_sequencer_start0 | (sdram_sequencer_count != 1'd0));
assign sdram_sequencer_done0 = (sdram_sequencer_done1 & (sdram_sequencer_count == 1'd0));
always @(*) begin
    basesoc_litedramcore_refresher_next_state <= 2'd0;
    sdram_cmd_last <= 1'd0;
    sdram_cmd_valid <= 1'd0;
    sdram_sequencer_start0 <= 1'd0;
    basesoc_litedramcore_refresher_next_state <= basesoc_litedramcore_refresher_state;
    case (basesoc_litedramcore_refresher_state)
        1'd1: begin
            sdram_cmd_valid <= 1'd1;
            if (sdram_cmd_ready) begin
                sdram_sequencer_start0 <= 1'd1;
                basesoc_litedramcore_refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            sdram_cmd_valid <= 1'd1;
            if (sdram_sequencer_done0) begin
                sdram_cmd_valid <= 1'd0;
                sdram_cmd_last <= 1'd1;
                basesoc_litedramcore_refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (sdram_wants_refresh) begin
                    basesoc_litedramcore_refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign sdram_bankmachine0_sink_valid = sdram_bankmachine0_req_valid;
assign sdram_bankmachine0_req_ready = sdram_bankmachine0_sink_ready;
assign sdram_bankmachine0_sink_payload_we = sdram_bankmachine0_req_we;
assign sdram_bankmachine0_sink_payload_addr = sdram_bankmachine0_req_addr;
assign sdram_bankmachine0_sink_sink_valid = sdram_bankmachine0_source_valid;
assign sdram_bankmachine0_source_ready = sdram_bankmachine0_sink_sink_ready;
assign sdram_bankmachine0_sink_sink_first = sdram_bankmachine0_source_first;
assign sdram_bankmachine0_sink_sink_last = sdram_bankmachine0_source_last;
assign sdram_bankmachine0_sink_sink_payload_we = sdram_bankmachine0_source_payload_we;
assign sdram_bankmachine0_sink_sink_payload_addr = sdram_bankmachine0_source_payload_addr;
assign sdram_bankmachine0_source_source_ready = (sdram_bankmachine0_req_wdata_ready | sdram_bankmachine0_req_rdata_valid);
assign sdram_bankmachine0_req_lock = (sdram_bankmachine0_source_valid | sdram_bankmachine0_source_source_valid);
assign sdram_bankmachine0_row_hit = (sdram_bankmachine0_row == sdram_bankmachine0_source_source_payload_addr[18:8]);
assign sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    sdram_bankmachine0_cmd_payload_a <= 11'd0;
    if (sdram_bankmachine0_row_col_n_addr_sel) begin
        sdram_bankmachine0_cmd_payload_a <= sdram_bankmachine0_source_source_payload_addr[18:8];
    end else begin
        sdram_bankmachine0_cmd_payload_a <= ((sdram_bankmachine0_auto_precharge <<< 4'd10) | {sdram_bankmachine0_source_source_payload_addr[7:0], {0{1'd0}}});
    end
end
assign sdram_bankmachine0_twtpcon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_cmd_payload_is_write);
assign sdram_bankmachine0_trccon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_row_open);
assign sdram_bankmachine0_trascon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_row_open);
always @(*) begin
    sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((sdram_bankmachine0_source_valid & sdram_bankmachine0_source_source_valid)) begin
        if ((sdram_bankmachine0_source_payload_addr[18:8] != sdram_bankmachine0_source_source_payload_addr[18:8])) begin
            sdram_bankmachine0_auto_precharge <= (sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign sdram_bankmachine0_syncfifo0_din = {sdram_bankmachine0_fifo_in_last, sdram_bankmachine0_fifo_in_first, sdram_bankmachine0_fifo_in_payload_addr, sdram_bankmachine0_fifo_in_payload_we};
assign {sdram_bankmachine0_fifo_out_last, sdram_bankmachine0_fifo_out_first, sdram_bankmachine0_fifo_out_payload_addr, sdram_bankmachine0_fifo_out_payload_we} = sdram_bankmachine0_syncfifo0_dout;
assign sdram_bankmachine0_sink_ready = sdram_bankmachine0_syncfifo0_writable;
assign sdram_bankmachine0_syncfifo0_we = sdram_bankmachine0_sink_valid;
assign sdram_bankmachine0_fifo_in_first = sdram_bankmachine0_sink_first;
assign sdram_bankmachine0_fifo_in_last = sdram_bankmachine0_sink_last;
assign sdram_bankmachine0_fifo_in_payload_we = sdram_bankmachine0_sink_payload_we;
assign sdram_bankmachine0_fifo_in_payload_addr = sdram_bankmachine0_sink_payload_addr;
assign sdram_bankmachine0_source_valid = sdram_bankmachine0_syncfifo0_readable;
assign sdram_bankmachine0_source_first = sdram_bankmachine0_fifo_out_first;
assign sdram_bankmachine0_source_last = sdram_bankmachine0_fifo_out_last;
assign sdram_bankmachine0_source_payload_we = sdram_bankmachine0_fifo_out_payload_we;
assign sdram_bankmachine0_source_payload_addr = sdram_bankmachine0_fifo_out_payload_addr;
assign sdram_bankmachine0_syncfifo0_re = sdram_bankmachine0_source_ready;
always @(*) begin
    sdram_bankmachine0_wrport_adr <= 3'd0;
    if (sdram_bankmachine0_replace) begin
        sdram_bankmachine0_wrport_adr <= (sdram_bankmachine0_produce - 1'd1);
    end else begin
        sdram_bankmachine0_wrport_adr <= sdram_bankmachine0_produce;
    end
end
assign sdram_bankmachine0_wrport_dat_w = sdram_bankmachine0_syncfifo0_din;
assign sdram_bankmachine0_wrport_we = (sdram_bankmachine0_syncfifo0_we & (sdram_bankmachine0_syncfifo0_writable | sdram_bankmachine0_replace));
assign sdram_bankmachine0_do_read = (sdram_bankmachine0_syncfifo0_readable & sdram_bankmachine0_syncfifo0_re);
assign sdram_bankmachine0_rdport_adr = sdram_bankmachine0_consume;
assign sdram_bankmachine0_syncfifo0_dout = sdram_bankmachine0_rdport_dat_r;
assign sdram_bankmachine0_syncfifo0_writable = (sdram_bankmachine0_level != 4'd8);
assign sdram_bankmachine0_syncfifo0_readable = (sdram_bankmachine0_level != 1'd0);
assign sdram_bankmachine0_pipe_valid_sink_ready = ((~sdram_bankmachine0_pipe_valid_source_valid) | sdram_bankmachine0_pipe_valid_source_ready);
assign sdram_bankmachine0_pipe_valid_sink_valid = sdram_bankmachine0_sink_sink_valid;
assign sdram_bankmachine0_sink_sink_ready = sdram_bankmachine0_pipe_valid_sink_ready;
assign sdram_bankmachine0_pipe_valid_sink_first = sdram_bankmachine0_sink_sink_first;
assign sdram_bankmachine0_pipe_valid_sink_last = sdram_bankmachine0_sink_sink_last;
assign sdram_bankmachine0_pipe_valid_sink_payload_we = sdram_bankmachine0_sink_sink_payload_we;
assign sdram_bankmachine0_pipe_valid_sink_payload_addr = sdram_bankmachine0_sink_sink_payload_addr;
assign sdram_bankmachine0_source_source_valid = sdram_bankmachine0_pipe_valid_source_valid;
assign sdram_bankmachine0_pipe_valid_source_ready = sdram_bankmachine0_source_source_ready;
assign sdram_bankmachine0_source_source_first = sdram_bankmachine0_pipe_valid_source_first;
assign sdram_bankmachine0_source_source_last = sdram_bankmachine0_pipe_valid_source_last;
assign sdram_bankmachine0_source_source_payload_we = sdram_bankmachine0_pipe_valid_source_payload_we;
assign sdram_bankmachine0_source_source_payload_addr = sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    basesoc_litedramcore_bankmachine0_next_state <= 3'd0;
    sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    sdram_bankmachine0_cmd_payload_we <= 1'd0;
    sdram_bankmachine0_cmd_valid <= 1'd0;
    sdram_bankmachine0_refresh_gnt <= 1'd0;
    sdram_bankmachine0_req_rdata_valid <= 1'd0;
    sdram_bankmachine0_req_wdata_ready <= 1'd0;
    sdram_bankmachine0_row_close <= 1'd0;
    sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    sdram_bankmachine0_row_open <= 1'd0;
    basesoc_litedramcore_bankmachine0_next_state <= basesoc_litedramcore_bankmachine0_state;
    case (basesoc_litedramcore_bankmachine0_state)
        1'd1: begin
            if ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin
                sdram_bankmachine0_cmd_valid <= 1'd1;
                if (sdram_bankmachine0_cmd_ready) begin
                    basesoc_litedramcore_bankmachine0_next_state <= 2'd3;
                end
                sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                sdram_bankmachine0_cmd_payload_we <= 1'd1;
                sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin
                basesoc_litedramcore_bankmachine0_next_state <= 2'd3;
            end
            sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (sdram_bankmachine0_trccon_ready) begin
                sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                sdram_bankmachine0_row_open <= 1'd1;
                sdram_bankmachine0_cmd_valid <= 1'd1;
                sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (sdram_bankmachine0_cmd_ready) begin
                    basesoc_litedramcore_bankmachine0_next_state <= 1'd0;
                end
                sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (sdram_bankmachine0_twtpcon_ready) begin
                sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            sdram_bankmachine0_row_close <= 1'd1;
            sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~sdram_bankmachine0_refresh_req)) begin
                basesoc_litedramcore_bankmachine0_next_state <= 1'd0;
            end
        end
        default: begin
            if (sdram_bankmachine0_refresh_req) begin
                basesoc_litedramcore_bankmachine0_next_state <= 3'd4;
            end else begin
                if (sdram_bankmachine0_source_source_valid) begin
                    if (sdram_bankmachine0_row_opened) begin
                        if (sdram_bankmachine0_row_hit) begin
                            sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (sdram_bankmachine0_source_source_payload_we) begin
                                sdram_bankmachine0_req_wdata_ready <= sdram_bankmachine0_cmd_ready;
                                sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                sdram_bankmachine0_req_rdata_valid <= sdram_bankmachine0_cmd_ready;
                                sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((sdram_bankmachine0_cmd_ready & sdram_bankmachine0_auto_precharge)) begin
                                basesoc_litedramcore_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            basesoc_litedramcore_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        basesoc_litedramcore_bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign sdram_bankmachine1_sink_valid = sdram_bankmachine1_req_valid;
assign sdram_bankmachine1_req_ready = sdram_bankmachine1_sink_ready;
assign sdram_bankmachine1_sink_payload_we = sdram_bankmachine1_req_we;
assign sdram_bankmachine1_sink_payload_addr = sdram_bankmachine1_req_addr;
assign sdram_bankmachine1_sink_sink_valid = sdram_bankmachine1_source_valid;
assign sdram_bankmachine1_source_ready = sdram_bankmachine1_sink_sink_ready;
assign sdram_bankmachine1_sink_sink_first = sdram_bankmachine1_source_first;
assign sdram_bankmachine1_sink_sink_last = sdram_bankmachine1_source_last;
assign sdram_bankmachine1_sink_sink_payload_we = sdram_bankmachine1_source_payload_we;
assign sdram_bankmachine1_sink_sink_payload_addr = sdram_bankmachine1_source_payload_addr;
assign sdram_bankmachine1_source_source_ready = (sdram_bankmachine1_req_wdata_ready | sdram_bankmachine1_req_rdata_valid);
assign sdram_bankmachine1_req_lock = (sdram_bankmachine1_source_valid | sdram_bankmachine1_source_source_valid);
assign sdram_bankmachine1_row_hit = (sdram_bankmachine1_row == sdram_bankmachine1_source_source_payload_addr[18:8]);
assign sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    sdram_bankmachine1_cmd_payload_a <= 11'd0;
    if (sdram_bankmachine1_row_col_n_addr_sel) begin
        sdram_bankmachine1_cmd_payload_a <= sdram_bankmachine1_source_source_payload_addr[18:8];
    end else begin
        sdram_bankmachine1_cmd_payload_a <= ((sdram_bankmachine1_auto_precharge <<< 4'd10) | {sdram_bankmachine1_source_source_payload_addr[7:0], {0{1'd0}}});
    end
end
assign sdram_bankmachine1_twtpcon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_cmd_payload_is_write);
assign sdram_bankmachine1_trccon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_row_open);
assign sdram_bankmachine1_trascon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_row_open);
always @(*) begin
    sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((sdram_bankmachine1_source_valid & sdram_bankmachine1_source_source_valid)) begin
        if ((sdram_bankmachine1_source_payload_addr[18:8] != sdram_bankmachine1_source_source_payload_addr[18:8])) begin
            sdram_bankmachine1_auto_precharge <= (sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign sdram_bankmachine1_syncfifo1_din = {sdram_bankmachine1_fifo_in_last, sdram_bankmachine1_fifo_in_first, sdram_bankmachine1_fifo_in_payload_addr, sdram_bankmachine1_fifo_in_payload_we};
assign {sdram_bankmachine1_fifo_out_last, sdram_bankmachine1_fifo_out_first, sdram_bankmachine1_fifo_out_payload_addr, sdram_bankmachine1_fifo_out_payload_we} = sdram_bankmachine1_syncfifo1_dout;
assign sdram_bankmachine1_sink_ready = sdram_bankmachine1_syncfifo1_writable;
assign sdram_bankmachine1_syncfifo1_we = sdram_bankmachine1_sink_valid;
assign sdram_bankmachine1_fifo_in_first = sdram_bankmachine1_sink_first;
assign sdram_bankmachine1_fifo_in_last = sdram_bankmachine1_sink_last;
assign sdram_bankmachine1_fifo_in_payload_we = sdram_bankmachine1_sink_payload_we;
assign sdram_bankmachine1_fifo_in_payload_addr = sdram_bankmachine1_sink_payload_addr;
assign sdram_bankmachine1_source_valid = sdram_bankmachine1_syncfifo1_readable;
assign sdram_bankmachine1_source_first = sdram_bankmachine1_fifo_out_first;
assign sdram_bankmachine1_source_last = sdram_bankmachine1_fifo_out_last;
assign sdram_bankmachine1_source_payload_we = sdram_bankmachine1_fifo_out_payload_we;
assign sdram_bankmachine1_source_payload_addr = sdram_bankmachine1_fifo_out_payload_addr;
assign sdram_bankmachine1_syncfifo1_re = sdram_bankmachine1_source_ready;
always @(*) begin
    sdram_bankmachine1_wrport_adr <= 3'd0;
    if (sdram_bankmachine1_replace) begin
        sdram_bankmachine1_wrport_adr <= (sdram_bankmachine1_produce - 1'd1);
    end else begin
        sdram_bankmachine1_wrport_adr <= sdram_bankmachine1_produce;
    end
end
assign sdram_bankmachine1_wrport_dat_w = sdram_bankmachine1_syncfifo1_din;
assign sdram_bankmachine1_wrport_we = (sdram_bankmachine1_syncfifo1_we & (sdram_bankmachine1_syncfifo1_writable | sdram_bankmachine1_replace));
assign sdram_bankmachine1_do_read = (sdram_bankmachine1_syncfifo1_readable & sdram_bankmachine1_syncfifo1_re);
assign sdram_bankmachine1_rdport_adr = sdram_bankmachine1_consume;
assign sdram_bankmachine1_syncfifo1_dout = sdram_bankmachine1_rdport_dat_r;
assign sdram_bankmachine1_syncfifo1_writable = (sdram_bankmachine1_level != 4'd8);
assign sdram_bankmachine1_syncfifo1_readable = (sdram_bankmachine1_level != 1'd0);
assign sdram_bankmachine1_pipe_valid_sink_ready = ((~sdram_bankmachine1_pipe_valid_source_valid) | sdram_bankmachine1_pipe_valid_source_ready);
assign sdram_bankmachine1_pipe_valid_sink_valid = sdram_bankmachine1_sink_sink_valid;
assign sdram_bankmachine1_sink_sink_ready = sdram_bankmachine1_pipe_valid_sink_ready;
assign sdram_bankmachine1_pipe_valid_sink_first = sdram_bankmachine1_sink_sink_first;
assign sdram_bankmachine1_pipe_valid_sink_last = sdram_bankmachine1_sink_sink_last;
assign sdram_bankmachine1_pipe_valid_sink_payload_we = sdram_bankmachine1_sink_sink_payload_we;
assign sdram_bankmachine1_pipe_valid_sink_payload_addr = sdram_bankmachine1_sink_sink_payload_addr;
assign sdram_bankmachine1_source_source_valid = sdram_bankmachine1_pipe_valid_source_valid;
assign sdram_bankmachine1_pipe_valid_source_ready = sdram_bankmachine1_source_source_ready;
assign sdram_bankmachine1_source_source_first = sdram_bankmachine1_pipe_valid_source_first;
assign sdram_bankmachine1_source_source_last = sdram_bankmachine1_pipe_valid_source_last;
assign sdram_bankmachine1_source_source_payload_we = sdram_bankmachine1_pipe_valid_source_payload_we;
assign sdram_bankmachine1_source_source_payload_addr = sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    basesoc_litedramcore_bankmachine1_next_state <= 3'd0;
    sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    sdram_bankmachine1_cmd_payload_we <= 1'd0;
    sdram_bankmachine1_cmd_valid <= 1'd0;
    sdram_bankmachine1_refresh_gnt <= 1'd0;
    sdram_bankmachine1_req_rdata_valid <= 1'd0;
    sdram_bankmachine1_req_wdata_ready <= 1'd0;
    sdram_bankmachine1_row_close <= 1'd0;
    sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    sdram_bankmachine1_row_open <= 1'd0;
    basesoc_litedramcore_bankmachine1_next_state <= basesoc_litedramcore_bankmachine1_state;
    case (basesoc_litedramcore_bankmachine1_state)
        1'd1: begin
            if ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin
                sdram_bankmachine1_cmd_valid <= 1'd1;
                if (sdram_bankmachine1_cmd_ready) begin
                    basesoc_litedramcore_bankmachine1_next_state <= 2'd3;
                end
                sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                sdram_bankmachine1_cmd_payload_we <= 1'd1;
                sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin
                basesoc_litedramcore_bankmachine1_next_state <= 2'd3;
            end
            sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (sdram_bankmachine1_trccon_ready) begin
                sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                sdram_bankmachine1_row_open <= 1'd1;
                sdram_bankmachine1_cmd_valid <= 1'd1;
                sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (sdram_bankmachine1_cmd_ready) begin
                    basesoc_litedramcore_bankmachine1_next_state <= 1'd0;
                end
                sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (sdram_bankmachine1_twtpcon_ready) begin
                sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            sdram_bankmachine1_row_close <= 1'd1;
            sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~sdram_bankmachine1_refresh_req)) begin
                basesoc_litedramcore_bankmachine1_next_state <= 1'd0;
            end
        end
        default: begin
            if (sdram_bankmachine1_refresh_req) begin
                basesoc_litedramcore_bankmachine1_next_state <= 3'd4;
            end else begin
                if (sdram_bankmachine1_source_source_valid) begin
                    if (sdram_bankmachine1_row_opened) begin
                        if (sdram_bankmachine1_row_hit) begin
                            sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (sdram_bankmachine1_source_source_payload_we) begin
                                sdram_bankmachine1_req_wdata_ready <= sdram_bankmachine1_cmd_ready;
                                sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                sdram_bankmachine1_req_rdata_valid <= sdram_bankmachine1_cmd_ready;
                                sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((sdram_bankmachine1_cmd_ready & sdram_bankmachine1_auto_precharge)) begin
                                basesoc_litedramcore_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            basesoc_litedramcore_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        basesoc_litedramcore_bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign sdram_bankmachine2_sink_valid = sdram_bankmachine2_req_valid;
assign sdram_bankmachine2_req_ready = sdram_bankmachine2_sink_ready;
assign sdram_bankmachine2_sink_payload_we = sdram_bankmachine2_req_we;
assign sdram_bankmachine2_sink_payload_addr = sdram_bankmachine2_req_addr;
assign sdram_bankmachine2_sink_sink_valid = sdram_bankmachine2_source_valid;
assign sdram_bankmachine2_source_ready = sdram_bankmachine2_sink_sink_ready;
assign sdram_bankmachine2_sink_sink_first = sdram_bankmachine2_source_first;
assign sdram_bankmachine2_sink_sink_last = sdram_bankmachine2_source_last;
assign sdram_bankmachine2_sink_sink_payload_we = sdram_bankmachine2_source_payload_we;
assign sdram_bankmachine2_sink_sink_payload_addr = sdram_bankmachine2_source_payload_addr;
assign sdram_bankmachine2_source_source_ready = (sdram_bankmachine2_req_wdata_ready | sdram_bankmachine2_req_rdata_valid);
assign sdram_bankmachine2_req_lock = (sdram_bankmachine2_source_valid | sdram_bankmachine2_source_source_valid);
assign sdram_bankmachine2_row_hit = (sdram_bankmachine2_row == sdram_bankmachine2_source_source_payload_addr[18:8]);
assign sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    sdram_bankmachine2_cmd_payload_a <= 11'd0;
    if (sdram_bankmachine2_row_col_n_addr_sel) begin
        sdram_bankmachine2_cmd_payload_a <= sdram_bankmachine2_source_source_payload_addr[18:8];
    end else begin
        sdram_bankmachine2_cmd_payload_a <= ((sdram_bankmachine2_auto_precharge <<< 4'd10) | {sdram_bankmachine2_source_source_payload_addr[7:0], {0{1'd0}}});
    end
end
assign sdram_bankmachine2_twtpcon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_cmd_payload_is_write);
assign sdram_bankmachine2_trccon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_row_open);
assign sdram_bankmachine2_trascon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_row_open);
always @(*) begin
    sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((sdram_bankmachine2_source_valid & sdram_bankmachine2_source_source_valid)) begin
        if ((sdram_bankmachine2_source_payload_addr[18:8] != sdram_bankmachine2_source_source_payload_addr[18:8])) begin
            sdram_bankmachine2_auto_precharge <= (sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign sdram_bankmachine2_syncfifo2_din = {sdram_bankmachine2_fifo_in_last, sdram_bankmachine2_fifo_in_first, sdram_bankmachine2_fifo_in_payload_addr, sdram_bankmachine2_fifo_in_payload_we};
assign {sdram_bankmachine2_fifo_out_last, sdram_bankmachine2_fifo_out_first, sdram_bankmachine2_fifo_out_payload_addr, sdram_bankmachine2_fifo_out_payload_we} = sdram_bankmachine2_syncfifo2_dout;
assign sdram_bankmachine2_sink_ready = sdram_bankmachine2_syncfifo2_writable;
assign sdram_bankmachine2_syncfifo2_we = sdram_bankmachine2_sink_valid;
assign sdram_bankmachine2_fifo_in_first = sdram_bankmachine2_sink_first;
assign sdram_bankmachine2_fifo_in_last = sdram_bankmachine2_sink_last;
assign sdram_bankmachine2_fifo_in_payload_we = sdram_bankmachine2_sink_payload_we;
assign sdram_bankmachine2_fifo_in_payload_addr = sdram_bankmachine2_sink_payload_addr;
assign sdram_bankmachine2_source_valid = sdram_bankmachine2_syncfifo2_readable;
assign sdram_bankmachine2_source_first = sdram_bankmachine2_fifo_out_first;
assign sdram_bankmachine2_source_last = sdram_bankmachine2_fifo_out_last;
assign sdram_bankmachine2_source_payload_we = sdram_bankmachine2_fifo_out_payload_we;
assign sdram_bankmachine2_source_payload_addr = sdram_bankmachine2_fifo_out_payload_addr;
assign sdram_bankmachine2_syncfifo2_re = sdram_bankmachine2_source_ready;
always @(*) begin
    sdram_bankmachine2_wrport_adr <= 3'd0;
    if (sdram_bankmachine2_replace) begin
        sdram_bankmachine2_wrport_adr <= (sdram_bankmachine2_produce - 1'd1);
    end else begin
        sdram_bankmachine2_wrport_adr <= sdram_bankmachine2_produce;
    end
end
assign sdram_bankmachine2_wrport_dat_w = sdram_bankmachine2_syncfifo2_din;
assign sdram_bankmachine2_wrport_we = (sdram_bankmachine2_syncfifo2_we & (sdram_bankmachine2_syncfifo2_writable | sdram_bankmachine2_replace));
assign sdram_bankmachine2_do_read = (sdram_bankmachine2_syncfifo2_readable & sdram_bankmachine2_syncfifo2_re);
assign sdram_bankmachine2_rdport_adr = sdram_bankmachine2_consume;
assign sdram_bankmachine2_syncfifo2_dout = sdram_bankmachine2_rdport_dat_r;
assign sdram_bankmachine2_syncfifo2_writable = (sdram_bankmachine2_level != 4'd8);
assign sdram_bankmachine2_syncfifo2_readable = (sdram_bankmachine2_level != 1'd0);
assign sdram_bankmachine2_pipe_valid_sink_ready = ((~sdram_bankmachine2_pipe_valid_source_valid) | sdram_bankmachine2_pipe_valid_source_ready);
assign sdram_bankmachine2_pipe_valid_sink_valid = sdram_bankmachine2_sink_sink_valid;
assign sdram_bankmachine2_sink_sink_ready = sdram_bankmachine2_pipe_valid_sink_ready;
assign sdram_bankmachine2_pipe_valid_sink_first = sdram_bankmachine2_sink_sink_first;
assign sdram_bankmachine2_pipe_valid_sink_last = sdram_bankmachine2_sink_sink_last;
assign sdram_bankmachine2_pipe_valid_sink_payload_we = sdram_bankmachine2_sink_sink_payload_we;
assign sdram_bankmachine2_pipe_valid_sink_payload_addr = sdram_bankmachine2_sink_sink_payload_addr;
assign sdram_bankmachine2_source_source_valid = sdram_bankmachine2_pipe_valid_source_valid;
assign sdram_bankmachine2_pipe_valid_source_ready = sdram_bankmachine2_source_source_ready;
assign sdram_bankmachine2_source_source_first = sdram_bankmachine2_pipe_valid_source_first;
assign sdram_bankmachine2_source_source_last = sdram_bankmachine2_pipe_valid_source_last;
assign sdram_bankmachine2_source_source_payload_we = sdram_bankmachine2_pipe_valid_source_payload_we;
assign sdram_bankmachine2_source_source_payload_addr = sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    basesoc_litedramcore_bankmachine2_next_state <= 3'd0;
    sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    sdram_bankmachine2_cmd_payload_we <= 1'd0;
    sdram_bankmachine2_cmd_valid <= 1'd0;
    sdram_bankmachine2_refresh_gnt <= 1'd0;
    sdram_bankmachine2_req_rdata_valid <= 1'd0;
    sdram_bankmachine2_req_wdata_ready <= 1'd0;
    sdram_bankmachine2_row_close <= 1'd0;
    sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    sdram_bankmachine2_row_open <= 1'd0;
    basesoc_litedramcore_bankmachine2_next_state <= basesoc_litedramcore_bankmachine2_state;
    case (basesoc_litedramcore_bankmachine2_state)
        1'd1: begin
            if ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin
                sdram_bankmachine2_cmd_valid <= 1'd1;
                if (sdram_bankmachine2_cmd_ready) begin
                    basesoc_litedramcore_bankmachine2_next_state <= 2'd3;
                end
                sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                sdram_bankmachine2_cmd_payload_we <= 1'd1;
                sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin
                basesoc_litedramcore_bankmachine2_next_state <= 2'd3;
            end
            sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (sdram_bankmachine2_trccon_ready) begin
                sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                sdram_bankmachine2_row_open <= 1'd1;
                sdram_bankmachine2_cmd_valid <= 1'd1;
                sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (sdram_bankmachine2_cmd_ready) begin
                    basesoc_litedramcore_bankmachine2_next_state <= 1'd0;
                end
                sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (sdram_bankmachine2_twtpcon_ready) begin
                sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            sdram_bankmachine2_row_close <= 1'd1;
            sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~sdram_bankmachine2_refresh_req)) begin
                basesoc_litedramcore_bankmachine2_next_state <= 1'd0;
            end
        end
        default: begin
            if (sdram_bankmachine2_refresh_req) begin
                basesoc_litedramcore_bankmachine2_next_state <= 3'd4;
            end else begin
                if (sdram_bankmachine2_source_source_valid) begin
                    if (sdram_bankmachine2_row_opened) begin
                        if (sdram_bankmachine2_row_hit) begin
                            sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (sdram_bankmachine2_source_source_payload_we) begin
                                sdram_bankmachine2_req_wdata_ready <= sdram_bankmachine2_cmd_ready;
                                sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                sdram_bankmachine2_req_rdata_valid <= sdram_bankmachine2_cmd_ready;
                                sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((sdram_bankmachine2_cmd_ready & sdram_bankmachine2_auto_precharge)) begin
                                basesoc_litedramcore_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            basesoc_litedramcore_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        basesoc_litedramcore_bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign sdram_bankmachine3_sink_valid = sdram_bankmachine3_req_valid;
assign sdram_bankmachine3_req_ready = sdram_bankmachine3_sink_ready;
assign sdram_bankmachine3_sink_payload_we = sdram_bankmachine3_req_we;
assign sdram_bankmachine3_sink_payload_addr = sdram_bankmachine3_req_addr;
assign sdram_bankmachine3_sink_sink_valid = sdram_bankmachine3_source_valid;
assign sdram_bankmachine3_source_ready = sdram_bankmachine3_sink_sink_ready;
assign sdram_bankmachine3_sink_sink_first = sdram_bankmachine3_source_first;
assign sdram_bankmachine3_sink_sink_last = sdram_bankmachine3_source_last;
assign sdram_bankmachine3_sink_sink_payload_we = sdram_bankmachine3_source_payload_we;
assign sdram_bankmachine3_sink_sink_payload_addr = sdram_bankmachine3_source_payload_addr;
assign sdram_bankmachine3_source_source_ready = (sdram_bankmachine3_req_wdata_ready | sdram_bankmachine3_req_rdata_valid);
assign sdram_bankmachine3_req_lock = (sdram_bankmachine3_source_valid | sdram_bankmachine3_source_source_valid);
assign sdram_bankmachine3_row_hit = (sdram_bankmachine3_row == sdram_bankmachine3_source_source_payload_addr[18:8]);
assign sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    sdram_bankmachine3_cmd_payload_a <= 11'd0;
    if (sdram_bankmachine3_row_col_n_addr_sel) begin
        sdram_bankmachine3_cmd_payload_a <= sdram_bankmachine3_source_source_payload_addr[18:8];
    end else begin
        sdram_bankmachine3_cmd_payload_a <= ((sdram_bankmachine3_auto_precharge <<< 4'd10) | {sdram_bankmachine3_source_source_payload_addr[7:0], {0{1'd0}}});
    end
end
assign sdram_bankmachine3_twtpcon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_cmd_payload_is_write);
assign sdram_bankmachine3_trccon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_row_open);
assign sdram_bankmachine3_trascon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_row_open);
always @(*) begin
    sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((sdram_bankmachine3_source_valid & sdram_bankmachine3_source_source_valid)) begin
        if ((sdram_bankmachine3_source_payload_addr[18:8] != sdram_bankmachine3_source_source_payload_addr[18:8])) begin
            sdram_bankmachine3_auto_precharge <= (sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign sdram_bankmachine3_syncfifo3_din = {sdram_bankmachine3_fifo_in_last, sdram_bankmachine3_fifo_in_first, sdram_bankmachine3_fifo_in_payload_addr, sdram_bankmachine3_fifo_in_payload_we};
assign {sdram_bankmachine3_fifo_out_last, sdram_bankmachine3_fifo_out_first, sdram_bankmachine3_fifo_out_payload_addr, sdram_bankmachine3_fifo_out_payload_we} = sdram_bankmachine3_syncfifo3_dout;
assign sdram_bankmachine3_sink_ready = sdram_bankmachine3_syncfifo3_writable;
assign sdram_bankmachine3_syncfifo3_we = sdram_bankmachine3_sink_valid;
assign sdram_bankmachine3_fifo_in_first = sdram_bankmachine3_sink_first;
assign sdram_bankmachine3_fifo_in_last = sdram_bankmachine3_sink_last;
assign sdram_bankmachine3_fifo_in_payload_we = sdram_bankmachine3_sink_payload_we;
assign sdram_bankmachine3_fifo_in_payload_addr = sdram_bankmachine3_sink_payload_addr;
assign sdram_bankmachine3_source_valid = sdram_bankmachine3_syncfifo3_readable;
assign sdram_bankmachine3_source_first = sdram_bankmachine3_fifo_out_first;
assign sdram_bankmachine3_source_last = sdram_bankmachine3_fifo_out_last;
assign sdram_bankmachine3_source_payload_we = sdram_bankmachine3_fifo_out_payload_we;
assign sdram_bankmachine3_source_payload_addr = sdram_bankmachine3_fifo_out_payload_addr;
assign sdram_bankmachine3_syncfifo3_re = sdram_bankmachine3_source_ready;
always @(*) begin
    sdram_bankmachine3_wrport_adr <= 3'd0;
    if (sdram_bankmachine3_replace) begin
        sdram_bankmachine3_wrport_adr <= (sdram_bankmachine3_produce - 1'd1);
    end else begin
        sdram_bankmachine3_wrport_adr <= sdram_bankmachine3_produce;
    end
end
assign sdram_bankmachine3_wrport_dat_w = sdram_bankmachine3_syncfifo3_din;
assign sdram_bankmachine3_wrport_we = (sdram_bankmachine3_syncfifo3_we & (sdram_bankmachine3_syncfifo3_writable | sdram_bankmachine3_replace));
assign sdram_bankmachine3_do_read = (sdram_bankmachine3_syncfifo3_readable & sdram_bankmachine3_syncfifo3_re);
assign sdram_bankmachine3_rdport_adr = sdram_bankmachine3_consume;
assign sdram_bankmachine3_syncfifo3_dout = sdram_bankmachine3_rdport_dat_r;
assign sdram_bankmachine3_syncfifo3_writable = (sdram_bankmachine3_level != 4'd8);
assign sdram_bankmachine3_syncfifo3_readable = (sdram_bankmachine3_level != 1'd0);
assign sdram_bankmachine3_pipe_valid_sink_ready = ((~sdram_bankmachine3_pipe_valid_source_valid) | sdram_bankmachine3_pipe_valid_source_ready);
assign sdram_bankmachine3_pipe_valid_sink_valid = sdram_bankmachine3_sink_sink_valid;
assign sdram_bankmachine3_sink_sink_ready = sdram_bankmachine3_pipe_valid_sink_ready;
assign sdram_bankmachine3_pipe_valid_sink_first = sdram_bankmachine3_sink_sink_first;
assign sdram_bankmachine3_pipe_valid_sink_last = sdram_bankmachine3_sink_sink_last;
assign sdram_bankmachine3_pipe_valid_sink_payload_we = sdram_bankmachine3_sink_sink_payload_we;
assign sdram_bankmachine3_pipe_valid_sink_payload_addr = sdram_bankmachine3_sink_sink_payload_addr;
assign sdram_bankmachine3_source_source_valid = sdram_bankmachine3_pipe_valid_source_valid;
assign sdram_bankmachine3_pipe_valid_source_ready = sdram_bankmachine3_source_source_ready;
assign sdram_bankmachine3_source_source_first = sdram_bankmachine3_pipe_valid_source_first;
assign sdram_bankmachine3_source_source_last = sdram_bankmachine3_pipe_valid_source_last;
assign sdram_bankmachine3_source_source_payload_we = sdram_bankmachine3_pipe_valid_source_payload_we;
assign sdram_bankmachine3_source_source_payload_addr = sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    basesoc_litedramcore_bankmachine3_next_state <= 3'd0;
    sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    sdram_bankmachine3_cmd_payload_we <= 1'd0;
    sdram_bankmachine3_cmd_valid <= 1'd0;
    sdram_bankmachine3_refresh_gnt <= 1'd0;
    sdram_bankmachine3_req_rdata_valid <= 1'd0;
    sdram_bankmachine3_req_wdata_ready <= 1'd0;
    sdram_bankmachine3_row_close <= 1'd0;
    sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    sdram_bankmachine3_row_open <= 1'd0;
    basesoc_litedramcore_bankmachine3_next_state <= basesoc_litedramcore_bankmachine3_state;
    case (basesoc_litedramcore_bankmachine3_state)
        1'd1: begin
            if ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin
                sdram_bankmachine3_cmd_valid <= 1'd1;
                if (sdram_bankmachine3_cmd_ready) begin
                    basesoc_litedramcore_bankmachine3_next_state <= 2'd3;
                end
                sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                sdram_bankmachine3_cmd_payload_we <= 1'd1;
                sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin
                basesoc_litedramcore_bankmachine3_next_state <= 2'd3;
            end
            sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (sdram_bankmachine3_trccon_ready) begin
                sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                sdram_bankmachine3_row_open <= 1'd1;
                sdram_bankmachine3_cmd_valid <= 1'd1;
                sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (sdram_bankmachine3_cmd_ready) begin
                    basesoc_litedramcore_bankmachine3_next_state <= 1'd0;
                end
                sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (sdram_bankmachine3_twtpcon_ready) begin
                sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            sdram_bankmachine3_row_close <= 1'd1;
            sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~sdram_bankmachine3_refresh_req)) begin
                basesoc_litedramcore_bankmachine3_next_state <= 1'd0;
            end
        end
        default: begin
            if (sdram_bankmachine3_refresh_req) begin
                basesoc_litedramcore_bankmachine3_next_state <= 3'd4;
            end else begin
                if (sdram_bankmachine3_source_source_valid) begin
                    if (sdram_bankmachine3_row_opened) begin
                        if (sdram_bankmachine3_row_hit) begin
                            sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (sdram_bankmachine3_source_source_payload_we) begin
                                sdram_bankmachine3_req_wdata_ready <= sdram_bankmachine3_cmd_ready;
                                sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                sdram_bankmachine3_req_rdata_valid <= sdram_bankmachine3_cmd_ready;
                                sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((sdram_bankmachine3_cmd_ready & sdram_bankmachine3_auto_precharge)) begin
                                basesoc_litedramcore_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            basesoc_litedramcore_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        basesoc_litedramcore_bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign sdram_choose_req_want_cmds = 1'd1;
assign sdram_trrdcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & ((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we)));
assign sdram_tfawcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & ((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we)));
assign sdram_ras_allowed = (sdram_trrdcon_ready & sdram_tfawcon_ready);
assign sdram_tccdcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_cmd_payload_is_write | sdram_choose_req_cmd_payload_is_read));
assign sdram_cas_allowed = sdram_tccdcon_ready;
assign sdram_twtrcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
assign sdram_read_available = ((((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_payload_is_read) | (sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_payload_is_read)) | (sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_payload_is_read)) | (sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_payload_is_read));
assign sdram_write_available = ((((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_payload_is_write) | (sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_payload_is_write)) | (sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_payload_is_write)) | (sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_payload_is_write));
assign sdram_max_time0 = (sdram_time0 == 1'd0);
assign sdram_max_time1 = (sdram_time1 == 1'd0);
assign sdram_bankmachine0_refresh_req = sdram_cmd_valid;
assign sdram_bankmachine1_refresh_req = sdram_cmd_valid;
assign sdram_bankmachine2_refresh_req = sdram_cmd_valid;
assign sdram_bankmachine3_refresh_req = sdram_cmd_valid;
assign sdram_go_to_refresh = (((sdram_bankmachine0_refresh_gnt & sdram_bankmachine1_refresh_gnt) & sdram_bankmachine2_refresh_gnt) & sdram_bankmachine3_refresh_gnt);
assign sdram_interface_rdata = {sdram_dfi_p0_rddata};
assign {sdram_dfi_p0_wrdata} = sdram_interface_wdata;
assign {sdram_dfi_p0_wrdata_mask} = (~sdram_interface_wdata_we);
always @(*) begin
    sdram_choose_cmd_valids <= 4'd0;
    sdram_choose_cmd_valids[0] <= (sdram_bankmachine0_cmd_valid & (((sdram_bankmachine0_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine0_cmd_payload_ras & (~sdram_bankmachine0_cmd_payload_cas)) & (~sdram_bankmachine0_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine0_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine0_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
    sdram_choose_cmd_valids[1] <= (sdram_bankmachine1_cmd_valid & (((sdram_bankmachine1_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine1_cmd_payload_ras & (~sdram_bankmachine1_cmd_payload_cas)) & (~sdram_bankmachine1_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine1_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine1_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
    sdram_choose_cmd_valids[2] <= (sdram_bankmachine2_cmd_valid & (((sdram_bankmachine2_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine2_cmd_payload_ras & (~sdram_bankmachine2_cmd_payload_cas)) & (~sdram_bankmachine2_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine2_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine2_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
    sdram_choose_cmd_valids[3] <= (sdram_bankmachine3_cmd_valid & (((sdram_bankmachine3_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine3_cmd_payload_ras & (~sdram_bankmachine3_cmd_payload_cas)) & (~sdram_bankmachine3_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine3_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine3_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
end
assign sdram_choose_cmd_request = sdram_choose_cmd_valids;
assign sdram_choose_cmd_cmd_valid = rhs_self8;
assign sdram_choose_cmd_cmd_payload_a = rhs_self9;
assign sdram_choose_cmd_cmd_payload_ba = rhs_self10;
assign sdram_choose_cmd_cmd_payload_is_read = rhs_self11;
assign sdram_choose_cmd_cmd_payload_is_write = rhs_self12;
assign sdram_choose_cmd_cmd_payload_is_cmd = rhs_self13;
always @(*) begin
    sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (sdram_choose_cmd_cmd_valid) begin
        sdram_choose_cmd_cmd_payload_cas <= t_self0;
    end
end
always @(*) begin
    sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (sdram_choose_cmd_cmd_valid) begin
        sdram_choose_cmd_cmd_payload_ras <= t_self1;
    end
end
always @(*) begin
    sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (sdram_choose_cmd_cmd_valid) begin
        sdram_choose_cmd_cmd_payload_we <= t_self2;
    end
end
assign sdram_choose_cmd_ce = (sdram_choose_cmd_cmd_ready | (~sdram_choose_cmd_cmd_valid));
always @(*) begin
    sdram_choose_req_valids <= 4'd0;
    sdram_choose_req_valids[0] <= (sdram_bankmachine0_cmd_valid & (((sdram_bankmachine0_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine0_cmd_payload_ras & (~sdram_bankmachine0_cmd_payload_cas)) & (~sdram_bankmachine0_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine0_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine0_cmd_payload_is_write == sdram_choose_req_want_writes))));
    sdram_choose_req_valids[1] <= (sdram_bankmachine1_cmd_valid & (((sdram_bankmachine1_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine1_cmd_payload_ras & (~sdram_bankmachine1_cmd_payload_cas)) & (~sdram_bankmachine1_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine1_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine1_cmd_payload_is_write == sdram_choose_req_want_writes))));
    sdram_choose_req_valids[2] <= (sdram_bankmachine2_cmd_valid & (((sdram_bankmachine2_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine2_cmd_payload_ras & (~sdram_bankmachine2_cmd_payload_cas)) & (~sdram_bankmachine2_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine2_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine2_cmd_payload_is_write == sdram_choose_req_want_writes))));
    sdram_choose_req_valids[3] <= (sdram_bankmachine3_cmd_valid & (((sdram_bankmachine3_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine3_cmd_payload_ras & (~sdram_bankmachine3_cmd_payload_cas)) & (~sdram_bankmachine3_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine3_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine3_cmd_payload_is_write == sdram_choose_req_want_writes))));
end
assign sdram_choose_req_request = sdram_choose_req_valids;
assign sdram_choose_req_cmd_valid = rhs_self14;
assign sdram_choose_req_cmd_payload_a = rhs_self15;
assign sdram_choose_req_cmd_payload_ba = rhs_self16;
assign sdram_choose_req_cmd_payload_is_read = rhs_self17;
assign sdram_choose_req_cmd_payload_is_write = rhs_self18;
assign sdram_choose_req_cmd_payload_is_cmd = rhs_self19;
always @(*) begin
    sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (sdram_choose_req_cmd_valid) begin
        sdram_choose_req_cmd_payload_cas <= t_self3;
    end
end
always @(*) begin
    sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (sdram_choose_req_cmd_valid) begin
        sdram_choose_req_cmd_payload_ras <= t_self4;
    end
end
always @(*) begin
    sdram_choose_req_cmd_payload_we <= 1'd0;
    if (sdram_choose_req_cmd_valid) begin
        sdram_choose_req_cmd_payload_we <= t_self5;
    end
end
always @(*) begin
    sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 1'd0))) begin
        sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 1'd0))) begin
        sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 1'd1))) begin
        sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 1'd1))) begin
        sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 2'd2))) begin
        sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 2'd2))) begin
        sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 2'd3))) begin
        sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 2'd3))) begin
        sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
assign sdram_choose_req_ce = (sdram_choose_req_cmd_ready | (~sdram_choose_req_cmd_valid));
assign sdram_dfi_p0_reset_n = 1'd1;
assign sdram_dfi_p0_cke = {1{sdram_steerer0}};
assign sdram_dfi_p0_odt = {1{sdram_steerer1}};
always @(*) begin
    basesoc_litedramcore_multiplexer_next_state <= 3'd0;
    sdram_choose_req_cmd_ready <= 1'd0;
    sdram_choose_req_want_activates <= 1'd0;
    sdram_choose_req_want_reads <= 1'd0;
    sdram_choose_req_want_writes <= 1'd0;
    sdram_cmd_ready <= 1'd0;
    sdram_en0 <= 1'd0;
    sdram_en1 <= 1'd0;
    sdram_steerer_sel <= 2'd0;
    sdram_choose_req_want_activates <= sdram_ras_allowed;
    basesoc_litedramcore_multiplexer_next_state <= basesoc_litedramcore_multiplexer_state;
    case (basesoc_litedramcore_multiplexer_state)
        1'd1: begin
            sdram_en1 <= 1'd1;
            sdram_choose_req_want_writes <= 1'd1;
            if (1'd1) begin
                sdram_choose_req_cmd_ready <= (sdram_cas_allowed & ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed));
            end else begin
                sdram_choose_req_want_activates <= sdram_ras_allowed;
                sdram_choose_req_cmd_ready <= ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed);
                sdram_choose_req_cmd_ready <= sdram_cas_allowed;
            end
            sdram_steerer_sel <= 1'd0;
            if (1'd1) begin
                sdram_steerer_sel <= 2'd2;
            end
            if (1'd1) begin
                sdram_steerer_sel <= 1'd1;
            end
            if (sdram_read_available) begin
                if (((~sdram_write_available) | sdram_max_time1)) begin
                    basesoc_litedramcore_multiplexer_next_state <= 2'd3;
                end
            end
            if (sdram_go_to_refresh) begin
                basesoc_litedramcore_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            sdram_steerer_sel <= 2'd3;
            sdram_cmd_ready <= 1'd1;
            if (sdram_cmd_last) begin
                basesoc_litedramcore_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (sdram_twtrcon_ready) begin
                basesoc_litedramcore_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            basesoc_litedramcore_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            basesoc_litedramcore_multiplexer_next_state <= 1'd1;
        end
        default: begin
            sdram_en0 <= 1'd1;
            sdram_choose_req_want_reads <= 1'd1;
            if (1'd1) begin
                sdram_choose_req_cmd_ready <= (sdram_cas_allowed & ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed));
            end else begin
                sdram_choose_req_want_activates <= sdram_ras_allowed;
                sdram_choose_req_cmd_ready <= ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed);
                sdram_choose_req_cmd_ready <= sdram_cas_allowed;
            end
            sdram_steerer_sel <= 1'd0;
            if (1'd1) begin
                sdram_steerer_sel <= 2'd2;
            end
            if (1'd1) begin
                sdram_steerer_sel <= 1'd1;
            end
            if (sdram_write_available) begin
                if (((~sdram_read_available) | sdram_max_time0)) begin
                    basesoc_litedramcore_multiplexer_next_state <= 3'd4;
                end
            end
            if (sdram_go_to_refresh) begin
                basesoc_litedramcore_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign basesoc_litedramcore_roundrobin0_request = {(((port_cmd_payload_addr[9:8] == 1'd0) & (~(((basesoc_litedramcore_locked0 | (sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & port_cmd_valid)};
assign basesoc_litedramcore_roundrobin0_ce = ((~sdram_interface_bank0_valid) & (~sdram_interface_bank0_lock));
assign sdram_interface_bank0_addr = rhs_self20;
assign sdram_interface_bank0_we = rhs_self21;
assign sdram_interface_bank0_valid = rhs_self22;
assign basesoc_litedramcore_roundrobin1_request = {(((port_cmd_payload_addr[9:8] == 1'd1) & (~(((basesoc_litedramcore_locked1 | (sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & port_cmd_valid)};
assign basesoc_litedramcore_roundrobin1_ce = ((~sdram_interface_bank1_valid) & (~sdram_interface_bank1_lock));
assign sdram_interface_bank1_addr = rhs_self23;
assign sdram_interface_bank1_we = rhs_self24;
assign sdram_interface_bank1_valid = rhs_self25;
assign basesoc_litedramcore_roundrobin2_request = {(((port_cmd_payload_addr[9:8] == 2'd2) & (~(((basesoc_litedramcore_locked2 | (sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & port_cmd_valid)};
assign basesoc_litedramcore_roundrobin2_ce = ((~sdram_interface_bank2_valid) & (~sdram_interface_bank2_lock));
assign sdram_interface_bank2_addr = rhs_self26;
assign sdram_interface_bank2_we = rhs_self27;
assign sdram_interface_bank2_valid = rhs_self28;
assign basesoc_litedramcore_roundrobin3_request = {(((port_cmd_payload_addr[9:8] == 2'd3) & (~(((basesoc_litedramcore_locked3 | (sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))))) & port_cmd_valid)};
assign basesoc_litedramcore_roundrobin3_ce = ((~sdram_interface_bank3_valid) & (~sdram_interface_bank3_lock));
assign sdram_interface_bank3_addr = rhs_self29;
assign sdram_interface_bank3_we = rhs_self30;
assign sdram_interface_bank3_valid = rhs_self31;
assign port_cmd_ready = ((((1'd0 | (((basesoc_litedramcore_roundrobin0_grant == 1'd0) & ((port_cmd_payload_addr[9:8] == 1'd0) & (~(((basesoc_litedramcore_locked0 | (sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0)))))) & sdram_interface_bank0_ready)) | (((basesoc_litedramcore_roundrobin1_grant == 1'd0) & ((port_cmd_payload_addr[9:8] == 1'd1) & (~(((basesoc_litedramcore_locked1 | (sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0)))))) & sdram_interface_bank1_ready)) | (((basesoc_litedramcore_roundrobin2_grant == 1'd0) & ((port_cmd_payload_addr[9:8] == 2'd2) & (~(((basesoc_litedramcore_locked2 | (sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0)))))) & sdram_interface_bank2_ready)) | (((basesoc_litedramcore_roundrobin3_grant == 1'd0) & ((port_cmd_payload_addr[9:8] == 2'd3) & (~(((basesoc_litedramcore_locked3 | (sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0)))))) & sdram_interface_bank3_ready));
assign port_wdata_ready = basesoc_litedramcore_new_master_wdata_ready;
assign port_rdata_valid = basesoc_litedramcore_new_master_rdata_valid3;
always @(*) begin
    sdram_interface_wdata <= 32'd0;
    sdram_interface_wdata_we <= 4'd0;
    case ({basesoc_litedramcore_new_master_wdata_ready})
        1'd1: begin
            sdram_interface_wdata <= port_wdata_payload_data;
            sdram_interface_wdata_we <= port_wdata_payload_we;
        end
        default: begin
            sdram_interface_wdata <= 1'd0;
            sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign port_rdata_payload_data = sdram_interface_rdata;
assign basesoc_litedramcore_roundrobin0_grant = 1'd0;
assign basesoc_litedramcore_roundrobin1_grant = 1'd0;
assign basesoc_litedramcore_roundrobin2_grant = 1'd0;
assign basesoc_litedramcore_roundrobin3_grant = 1'd0;
assign data_port_adr = wb_sdram_adr[10:2];
always @(*) begin
    data_port_dat_w <= 128'd0;
    data_port_we <= 16'd0;
    if (write_from_slave) begin
        data_port_dat_w <= interface_dat_r;
        data_port_we <= {16{1'd1}};
    end else begin
        data_port_dat_w <= {4{wb_sdram_dat_w}};
        if ((((wb_sdram_cyc & wb_sdram_stb) & wb_sdram_we) & wb_sdram_ack)) begin
            data_port_we <= {({4{(wb_sdram_adr[1:0] == 2'd3)}} & wb_sdram_sel), ({4{(wb_sdram_adr[1:0] == 2'd2)}} & wb_sdram_sel), ({4{(wb_sdram_adr[1:0] == 1'd1)}} & wb_sdram_sel), ({4{(wb_sdram_adr[1:0] == 1'd0)}} & wb_sdram_sel)};
        end
    end
end
assign interface_dat_w = data_port_dat_r;
assign interface_sel = 16'd65535;
always @(*) begin
    wb_sdram_dat_r <= 32'd0;
    case (adr_offset_r)
        1'd0: begin
            wb_sdram_dat_r <= data_port_dat_r[31:0];
        end
        1'd1: begin
            wb_sdram_dat_r <= data_port_dat_r[63:32];
        end
        2'd2: begin
            wb_sdram_dat_r <= data_port_dat_r[95:64];
        end
        default: begin
            wb_sdram_dat_r <= data_port_dat_r[127:96];
        end
    endcase
end
assign {tag_do_dirty, tag_do_tag} = tag_port_dat_r;
assign tag_port_dat_w = {tag_di_dirty, tag_di_tag};
assign tag_port_adr = wb_sdram_adr[10:2];
assign tag_di_tag = wb_sdram_adr[29:11];
assign interface_adr = {tag_do_tag, wb_sdram_adr[10:2]};
always @(*) begin
    basesoc_fullmemorywe_next_state <= 2'd0;
    interface_cyc <= 1'd0;
    interface_stb <= 1'd0;
    interface_we <= 1'd0;
    tag_di_dirty <= 1'd0;
    tag_port_we <= 1'd0;
    wb_sdram_ack <= 1'd0;
    word_clr <= 1'd0;
    word_inc <= 1'd0;
    write_from_slave <= 1'd0;
    basesoc_fullmemorywe_next_state <= basesoc_fullmemorywe_state;
    case (basesoc_fullmemorywe_state)
        1'd1: begin
            word_clr <= 1'd1;
            if ((tag_do_tag == wb_sdram_adr[29:11])) begin
                wb_sdram_ack <= 1'd1;
                if (wb_sdram_we) begin
                    tag_di_dirty <= 1'd1;
                    tag_port_we <= 1'd1;
                end
                basesoc_fullmemorywe_next_state <= 1'd0;
            end else begin
                if (tag_do_dirty) begin
                    basesoc_fullmemorywe_next_state <= 2'd2;
                end else begin
                    tag_port_we <= 1'd1;
                    word_clr <= 1'd1;
                    basesoc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            interface_stb <= 1'd1;
            interface_cyc <= 1'd1;
            interface_we <= 1'd1;
            if (interface_ack) begin
                word_inc <= 1'd1;
                if (1'd1) begin
                    tag_port_we <= 1'd1;
                    word_clr <= 1'd1;
                    basesoc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            interface_stb <= 1'd1;
            interface_cyc <= 1'd1;
            interface_we <= 1'd0;
            if (interface_ack) begin
                write_from_slave <= 1'd1;
                word_inc <= 1'd1;
                if (1'd1) begin
                    basesoc_fullmemorywe_next_state <= 1'd1;
                end else begin
                    basesoc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        default: begin
            if ((wb_sdram_cyc & wb_sdram_stb)) begin
                basesoc_fullmemorywe_next_state <= 1'd1;
            end
        end
    endcase
end
assign wishbone_bridge_cmd_payload_addr = (interface_adr - 27'd67108864);
assign wishbone_bridge_cmd_payload_we = interface_we;
assign wishbone_bridge_cmd_last = (~interface_we);
assign wishbone_bridge_flush = (~interface_cyc);
always @(*) begin
    wishbone_bridge_wdata_valid <= 1'd0;
    wishbone_bridge_wdata_valid <= (interface_stb & interface_we);
    if (1'd0) begin
        if ((~wishbone_bridge_is_ongoing)) begin
            wishbone_bridge_wdata_valid <= 1'd0;
        end
    end
end
assign wishbone_bridge_wdata_payload_data = interface_dat_w;
assign wishbone_bridge_wdata_payload_we = interface_sel;
assign wishbone_bridge_rdata_ready = 1'd1;
always @(*) begin
    basesoc_litedramnativeportconverter_next_state <= 1'd0;
    port_cmd_payload_addr <= 21'd0;
    port_cmd_payload_we <= 1'd0;
    port_cmd_valid <= 1'd0;
    wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 <= 19'd0;
    wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 <= 1'd0;
    wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 <= 2'd0;
    wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 <= 1'd0;
    wishbone_bridge_cmd_ready <= 1'd0;
    wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 <= 1'd0;
    wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 <= 1'd0;
    basesoc_litedramnativeportconverter_next_state <= basesoc_litedramnativeportconverter_state;
    case (basesoc_litedramnativeportconverter_state)
        1'd1: begin
            port_cmd_valid <= 1'd1;
            port_cmd_payload_we <= wishbone_bridge_cmd_we;
            port_cmd_payload_addr <= ((wishbone_bridge_cmd_addr * 3'd4) + wishbone_bridge_cmd_count);
            if (port_cmd_ready) begin
                wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 <= (wishbone_bridge_cmd_count + 1'd1);
                wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 <= 1'd1;
                if ((wishbone_bridge_cmd_count == 2'd3)) begin
                    basesoc_litedramnativeportconverter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            wishbone_bridge_cmd_ready <= 1'd1;
            if (wishbone_bridge_cmd_valid) begin
                wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 <= 1'd0;
                wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 <= 1'd1;
                wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 <= wishbone_bridge_cmd_payload_addr;
                wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 <= 1'd1;
                wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 <= wishbone_bridge_cmd_payload_we;
                wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 <= 1'd1;
                basesoc_litedramnativeportconverter_next_state <= 1'd1;
            end
        end
    endcase
end
assign wishbone_bridge_wdata_converter_converter_sink_valid = wishbone_bridge_wdata_converter_sink_valid;
assign wishbone_bridge_wdata_converter_converter_sink_first = wishbone_bridge_wdata_converter_sink_first;
assign wishbone_bridge_wdata_converter_converter_sink_last = wishbone_bridge_wdata_converter_sink_last;
assign wishbone_bridge_wdata_converter_sink_ready = wishbone_bridge_wdata_converter_converter_sink_ready;
always @(*) begin
    wishbone_bridge_wdata_converter_converter_sink_payload_data <= 144'd0;
    wishbone_bridge_wdata_converter_converter_sink_payload_data[31:0] <= wishbone_bridge_wdata_converter_sink_payload_data[31:0];
    wishbone_bridge_wdata_converter_converter_sink_payload_data[35:32] <= wishbone_bridge_wdata_converter_sink_payload_we[3:0];
    wishbone_bridge_wdata_converter_converter_sink_payload_data[67:36] <= wishbone_bridge_wdata_converter_sink_payload_data[63:32];
    wishbone_bridge_wdata_converter_converter_sink_payload_data[71:68] <= wishbone_bridge_wdata_converter_sink_payload_we[7:4];
    wishbone_bridge_wdata_converter_converter_sink_payload_data[103:72] <= wishbone_bridge_wdata_converter_sink_payload_data[95:64];
    wishbone_bridge_wdata_converter_converter_sink_payload_data[107:104] <= wishbone_bridge_wdata_converter_sink_payload_we[11:8];
    wishbone_bridge_wdata_converter_converter_sink_payload_data[139:108] <= wishbone_bridge_wdata_converter_sink_payload_data[127:96];
    wishbone_bridge_wdata_converter_converter_sink_payload_data[143:140] <= wishbone_bridge_wdata_converter_sink_payload_we[15:12];
end
assign wishbone_bridge_wdata_converter_source_valid = wishbone_bridge_wdata_converter_source_source_valid;
assign wishbone_bridge_wdata_converter_source_first = wishbone_bridge_wdata_converter_source_source_first;
assign wishbone_bridge_wdata_converter_source_last = wishbone_bridge_wdata_converter_source_source_last;
assign wishbone_bridge_wdata_converter_source_source_ready = wishbone_bridge_wdata_converter_source_ready;
assign {wishbone_bridge_wdata_converter_source_payload_we, wishbone_bridge_wdata_converter_source_payload_data} = wishbone_bridge_wdata_converter_source_source_payload_data;
assign wishbone_bridge_wdata_converter_source_source_valid = wishbone_bridge_wdata_converter_converter_source_valid;
assign wishbone_bridge_wdata_converter_converter_source_ready = wishbone_bridge_wdata_converter_source_source_ready;
assign wishbone_bridge_wdata_converter_source_source_first = wishbone_bridge_wdata_converter_converter_source_first;
assign wishbone_bridge_wdata_converter_source_source_last = wishbone_bridge_wdata_converter_converter_source_last;
assign wishbone_bridge_wdata_converter_source_source_payload_data = wishbone_bridge_wdata_converter_converter_source_payload_data;
assign wishbone_bridge_wdata_converter_converter_first = (wishbone_bridge_wdata_converter_converter_mux == 1'd0);
assign wishbone_bridge_wdata_converter_converter_last = (wishbone_bridge_wdata_converter_converter_mux == 2'd3);
assign wishbone_bridge_wdata_converter_converter_source_valid = wishbone_bridge_wdata_converter_converter_sink_valid;
assign wishbone_bridge_wdata_converter_converter_source_first = (wishbone_bridge_wdata_converter_converter_sink_first & wishbone_bridge_wdata_converter_converter_first);
assign wishbone_bridge_wdata_converter_converter_source_last = (wishbone_bridge_wdata_converter_converter_sink_last & wishbone_bridge_wdata_converter_converter_last);
assign wishbone_bridge_wdata_converter_converter_sink_ready = (wishbone_bridge_wdata_converter_converter_last & wishbone_bridge_wdata_converter_converter_source_ready);
always @(*) begin
    wishbone_bridge_wdata_converter_converter_source_payload_data <= 36'd0;
    case (wishbone_bridge_wdata_converter_converter_mux)
        1'd0: begin
            wishbone_bridge_wdata_converter_converter_source_payload_data <= wishbone_bridge_wdata_converter_converter_sink_payload_data[35:0];
        end
        1'd1: begin
            wishbone_bridge_wdata_converter_converter_source_payload_data <= wishbone_bridge_wdata_converter_converter_sink_payload_data[71:36];
        end
        2'd2: begin
            wishbone_bridge_wdata_converter_converter_source_payload_data <= wishbone_bridge_wdata_converter_converter_sink_payload_data[107:72];
        end
        default: begin
            wishbone_bridge_wdata_converter_converter_source_payload_data <= wishbone_bridge_wdata_converter_converter_sink_payload_data[143:108];
        end
    endcase
end
assign wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count = wishbone_bridge_wdata_converter_converter_last;
assign wishbone_bridge_wdata_converter_sink_valid = wishbone_bridge_wdata_valid;
assign wishbone_bridge_wdata_ready = wishbone_bridge_wdata_converter_sink_ready;
assign wishbone_bridge_wdata_converter_sink_first = wishbone_bridge_wdata_first;
assign wishbone_bridge_wdata_converter_sink_last = wishbone_bridge_wdata_last;
assign wishbone_bridge_wdata_converter_sink_payload_data = wishbone_bridge_wdata_payload_data;
assign wishbone_bridge_wdata_converter_sink_payload_we = wishbone_bridge_wdata_payload_we;
assign port_wdata_valid = wishbone_bridge_wdata_converter_source_valid;
assign wishbone_bridge_wdata_converter_source_ready = port_wdata_ready;
assign port_wdata_first = wishbone_bridge_wdata_converter_source_first;
assign port_wdata_last = wishbone_bridge_wdata_converter_source_last;
assign port_wdata_payload_data = wishbone_bridge_wdata_converter_source_payload_data;
assign port_wdata_payload_we = wishbone_bridge_wdata_converter_source_payload_we;
assign wishbone_bridge_rdata_converter_converter_sink_valid = wishbone_bridge_rdata_converter_sink_valid;
assign wishbone_bridge_rdata_converter_converter_sink_first = wishbone_bridge_rdata_converter_sink_first;
assign wishbone_bridge_rdata_converter_converter_sink_last = wishbone_bridge_rdata_converter_sink_last;
assign wishbone_bridge_rdata_converter_sink_ready = wishbone_bridge_rdata_converter_converter_sink_ready;
assign wishbone_bridge_rdata_converter_converter_sink_payload_data = {wishbone_bridge_rdata_converter_sink_payload_data};
assign wishbone_bridge_rdata_converter_source_valid = wishbone_bridge_rdata_converter_source_source_valid;
assign wishbone_bridge_rdata_converter_source_first = wishbone_bridge_rdata_converter_source_source_first;
assign wishbone_bridge_rdata_converter_source_last = wishbone_bridge_rdata_converter_source_source_last;
assign wishbone_bridge_rdata_converter_source_source_ready = wishbone_bridge_rdata_converter_source_ready;
always @(*) begin
    wishbone_bridge_rdata_converter_source_payload_data <= 128'd0;
    wishbone_bridge_rdata_converter_source_payload_data[31:0] <= wishbone_bridge_rdata_converter_source_source_payload_data[31:0];
    wishbone_bridge_rdata_converter_source_payload_data[63:32] <= wishbone_bridge_rdata_converter_source_source_payload_data[63:32];
    wishbone_bridge_rdata_converter_source_payload_data[95:64] <= wishbone_bridge_rdata_converter_source_source_payload_data[95:64];
    wishbone_bridge_rdata_converter_source_payload_data[127:96] <= wishbone_bridge_rdata_converter_source_source_payload_data[127:96];
end
assign wishbone_bridge_rdata_converter_source_source_valid = wishbone_bridge_rdata_converter_converter_source_valid;
assign wishbone_bridge_rdata_converter_converter_source_ready = wishbone_bridge_rdata_converter_source_source_ready;
assign wishbone_bridge_rdata_converter_source_source_first = wishbone_bridge_rdata_converter_converter_source_first;
assign wishbone_bridge_rdata_converter_source_source_last = wishbone_bridge_rdata_converter_converter_source_last;
assign wishbone_bridge_rdata_converter_source_source_payload_data = wishbone_bridge_rdata_converter_converter_source_payload_data;
assign wishbone_bridge_rdata_converter_converter_sink_ready = ((~wishbone_bridge_rdata_converter_converter_strobe_all) | wishbone_bridge_rdata_converter_converter_source_ready);
assign wishbone_bridge_rdata_converter_converter_source_valid = wishbone_bridge_rdata_converter_converter_strobe_all;
assign wishbone_bridge_rdata_converter_converter_load_part = (wishbone_bridge_rdata_converter_converter_sink_valid & wishbone_bridge_rdata_converter_converter_sink_ready);
assign wishbone_bridge_rdata_converter_sink_valid = port_rdata_valid;
assign port_rdata_ready = wishbone_bridge_rdata_converter_sink_ready;
assign wishbone_bridge_rdata_converter_sink_first = port_rdata_first;
assign wishbone_bridge_rdata_converter_sink_last = port_rdata_last;
assign wishbone_bridge_rdata_converter_sink_payload_data = port_rdata_payload_data;
assign wishbone_bridge_rdata_valid = wishbone_bridge_rdata_converter_source_valid;
assign wishbone_bridge_rdata_converter_source_ready = wishbone_bridge_rdata_ready;
assign wishbone_bridge_rdata_first = wishbone_bridge_rdata_converter_source_first;
assign wishbone_bridge_rdata_last = wishbone_bridge_rdata_converter_source_last;
assign wishbone_bridge_rdata_payload_data = wishbone_bridge_rdata_converter_source_payload_data;
always @(*) begin
    basesoc_fsm_next_state <= 2'd0;
    interface_ack <= 1'd0;
    interface_dat_r <= 128'd0;
    wishbone_bridge_aborted_fsm_next_value <= 1'd0;
    wishbone_bridge_aborted_fsm_next_value_ce <= 1'd0;
    wishbone_bridge_cmd_valid <= 1'd0;
    wishbone_bridge_is_ongoing <= 1'd0;
    basesoc_fsm_next_state <= basesoc_fsm_state;
    case (basesoc_fsm_state)
        1'd1: begin
            wishbone_bridge_is_ongoing <= 1'd1;
            wishbone_bridge_aborted_fsm_next_value <= ((~interface_cyc) | wishbone_bridge_aborted);
            wishbone_bridge_aborted_fsm_next_value_ce <= 1'd1;
            if ((wishbone_bridge_wdata_valid & wishbone_bridge_wdata_ready)) begin
                interface_ack <= (interface_cyc & (~wishbone_bridge_aborted));
                basesoc_fsm_next_state <= 1'd0;
            end
        end
        2'd2: begin
            wishbone_bridge_aborted_fsm_next_value <= ((~interface_cyc) | wishbone_bridge_aborted);
            wishbone_bridge_aborted_fsm_next_value_ce <= 1'd1;
            if (wishbone_bridge_rdata_valid) begin
                interface_ack <= (interface_cyc & (~wishbone_bridge_aborted));
                interface_dat_r <= wishbone_bridge_rdata_payload_data;
                basesoc_fsm_next_state <= 1'd0;
            end
        end
        default: begin
            wishbone_bridge_cmd_valid <= (interface_cyc & interface_stb);
            if (((wishbone_bridge_cmd_valid & wishbone_bridge_cmd_ready) & interface_we)) begin
                basesoc_fsm_next_state <= 1'd1;
            end
            if (((wishbone_bridge_cmd_valid & wishbone_bridge_cmd_ready) & (~interface_we))) begin
                basesoc_fsm_next_state <= 2'd2;
            end
            wishbone_bridge_aborted_fsm_next_value <= 1'd0;
            wishbone_bridge_aborted_fsm_next_value_ce <= 1'd1;
        end
    endcase
end
assign leds_ext = storage;
always @(*) begin
    basesoc_interface0_ack <= 1'd0;
    basesoc_interface0_dat_r <= 32'd0;
    basesoc_interface1_adr_next_value1 <= 14'd0;
    basesoc_interface1_adr_next_value_ce1 <= 1'd0;
    basesoc_interface1_dat_w_next_value0 <= 32'd0;
    basesoc_interface1_dat_w_next_value_ce0 <= 1'd0;
    basesoc_interface1_re_next_value2 <= 1'd0;
    basesoc_interface1_re_next_value_ce2 <= 1'd0;
    basesoc_interface1_we_next_value3 <= 1'd0;
    basesoc_interface1_we_next_value_ce3 <= 1'd0;
    basesoc_wishbone2csr_next_state <= 2'd0;
    basesoc_wishbone2csr_next_state <= basesoc_wishbone2csr_state;
    case (basesoc_wishbone2csr_state)
        1'd1: begin
            basesoc_interface1_adr_next_value1 <= 1'd0;
            basesoc_interface1_adr_next_value_ce1 <= 1'd1;
            basesoc_interface1_re_next_value2 <= 1'd0;
            basesoc_interface1_re_next_value_ce2 <= 1'd1;
            basesoc_interface1_we_next_value3 <= 1'd0;
            basesoc_interface1_we_next_value_ce3 <= 1'd1;
            basesoc_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            basesoc_interface0_ack <= 1'd1;
            basesoc_interface0_dat_r <= basesoc_interface1_dat_r;
            basesoc_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            basesoc_interface1_dat_w_next_value0 <= basesoc_interface0_dat_w;
            basesoc_interface1_dat_w_next_value_ce0 <= 1'd1;
            if ((basesoc_interface0_cyc & basesoc_interface0_stb)) begin
                basesoc_interface1_adr_next_value1 <= basesoc_interface0_adr;
                basesoc_interface1_adr_next_value_ce1 <= 1'd1;
                basesoc_interface1_re_next_value2 <= ((~basesoc_interface0_we) & (basesoc_interface0_sel != 1'd0));
                basesoc_interface1_re_next_value_ce2 <= 1'd1;
                basesoc_interface1_we_next_value3 <= (basesoc_interface0_we & (basesoc_interface0_sel != 1'd0));
                basesoc_interface1_we_next_value_ce3 <= 1'd1;
                basesoc_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign csr_bankarray_csrbank0_sel = (csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd1);
assign csr_bankarray_csrbank0_reset0_r = csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank0_reset0_re <= 1'd0;
    csr_bankarray_csrbank0_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank0_reset0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_reset0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scratch0_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_scratch0_re <= 1'd0;
    csr_bankarray_csrbank0_scratch0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank0_scratch0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scratch0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_bus_errors_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
    csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank0_bus_errors_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_bus_errors_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
always @(*) begin
    basesoc_soc_rst <= 1'd0;
    if (basesoc_reset_re) begin
        basesoc_soc_rst <= basesoc_reset_storage[0];
    end
end
assign basesoc_cpu_rst = basesoc_reset_storage[1];
assign csr_bankarray_csrbank0_reset0_w = basesoc_reset_storage;
assign csr_bankarray_csrbank0_scratch0_w = basesoc_scratch_storage;
assign csr_bankarray_csrbank0_bus_errors_w = basesoc_bus_errors_status;
assign basesoc_bus_errors_we = csr_bankarray_csrbank0_bus_errors_we;
assign csr_bankarray_sel = (csr_bankarray_sram_bus_adr[13:9] == 2'd2);
always @(*) begin
    csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (csr_bankarray_sel_r) begin
        csr_bankarray_sram_bus_dat_r <= csr_bankarray_dat_r;
    end
end
assign csr_bankarray_adr = csr_bankarray_sram_bus_adr[5:0];
assign csr_bankarray_csrbank1_sel = (csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd0);
assign csr_bankarray_csrbank1_out0_r = csr_bankarray_interface1_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank1_out0_re <= 1'd0;
    csr_bankarray_csrbank1_out0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank1_out0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_out0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_out0_w = storage;
assign csr_bankarray_csrbank2_sel = (csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd3);
assign csr_bankarray_csrbank2_dfii_control0_r = csr_bankarray_interface2_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank2_dfii_control0_re <= 1'd0;
    csr_bankarray_csrbank2_dfii_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank2_dfii_control0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_dfii_control0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_dfii_pi0_command0_r = csr_bankarray_interface2_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank2_dfii_pi0_command0_re <= 1'd0;
    csr_bankarray_csrbank2_dfii_pi0_command0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank2_dfii_pi0_command0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_dfii_pi0_command0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign sdram_command_issue_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    sdram_command_issue_re <= 1'd0;
    sdram_command_issue_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
        sdram_command_issue_re <= csr_bankarray_interface2_bank_bus_we;
        sdram_command_issue_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_dfii_pi0_address0_r = csr_bankarray_interface2_bank_bus_dat_w[10:0];
always @(*) begin
    csr_bankarray_csrbank2_dfii_pi0_address0_re <= 1'd0;
    csr_bankarray_csrbank2_dfii_pi0_address0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank2_dfii_pi0_address0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_dfii_pi0_address0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_dfii_pi0_baddress0_r = csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank2_dfii_pi0_baddress0_re <= 1'd0;
    csr_bankarray_csrbank2_dfii_pi0_baddress0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank2_dfii_pi0_baddress0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_dfii_pi0_baddress0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_dfii_pi0_wrdata0_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_dfii_pi0_wrdata0_re <= 1'd0;
    csr_bankarray_csrbank2_dfii_pi0_wrdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank2_dfii_pi0_wrdata0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_dfii_pi0_wrdata0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_dfii_pi0_rddata_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_dfii_pi0_rddata_re <= 1'd0;
    csr_bankarray_csrbank2_dfii_pi0_rddata_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank2_dfii_pi0_rddata_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_dfii_pi0_rddata_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign sdram_sel = sdram_storage[0];
assign sdram_cke = sdram_storage[1];
assign sdram_odt = sdram_storage[2];
assign sdram_reset_n = sdram_storage[3];
assign csr_bankarray_csrbank2_dfii_control0_w = sdram_storage;
assign sdram_csrfield_cs = sdram_command_storage[0];
assign sdram_csrfield_we = sdram_command_storage[1];
assign sdram_csrfield_cas = sdram_command_storage[2];
assign sdram_csrfield_ras = sdram_command_storage[3];
assign sdram_csrfield_wren = sdram_command_storage[4];
assign sdram_csrfield_rden = sdram_command_storage[5];
assign sdram_csrfield_cs_top = sdram_command_storage[6];
assign sdram_csrfield_cs_bottom = sdram_command_storage[7];
assign csr_bankarray_csrbank2_dfii_pi0_command0_w = sdram_command_storage;
assign csr_bankarray_csrbank2_dfii_pi0_address0_w = sdram_address_storage;
assign csr_bankarray_csrbank2_dfii_pi0_baddress0_w = sdram_baddress_storage;
assign csr_bankarray_csrbank2_dfii_pi0_wrdata0_w = sdram_wrdata_storage;
assign csr_bankarray_csrbank2_dfii_pi0_rddata_w = sdram_rddata_status;
assign sdram_rddata_we = csr_bankarray_csrbank2_dfii_pi0_rddata_we;
assign csr_bankarray_csrbank3_sel = (csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd4);
assign csr_bankarray_csrbank3_phy_clk_divisor0_r = csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank3_phy_clk_divisor0_re <= 1'd0;
    csr_bankarray_csrbank3_phy_clk_divisor0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank3_phy_clk_divisor0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_phy_clk_divisor0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_mmap_dummy_bits0_r = csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank3_mmap_dummy_bits0_re <= 1'd0;
    csr_bankarray_csrbank3_mmap_dummy_bits0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank3_mmap_dummy_bits0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_mmap_dummy_bits0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_master_cs0_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_master_cs0_re <= 1'd0;
    csr_bankarray_csrbank3_master_cs0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank3_master_cs0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_master_cs0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_master_phyconfig0_r = csr_bankarray_interface3_bank_bus_dat_w[23:0];
always @(*) begin
    csr_bankarray_csrbank3_master_phyconfig0_re <= 1'd0;
    csr_bankarray_csrbank3_master_phyconfig0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank3_master_phyconfig0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_master_phyconfig0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign master_rxtx_r = csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    master_rxtx_re <= 1'd0;
    master_rxtx_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        master_rxtx_re <= csr_bankarray_interface3_bank_bus_we;
        master_rxtx_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_master_status_r = csr_bankarray_interface3_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank3_master_status_re <= 1'd0;
    csr_bankarray_csrbank3_master_status_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank3_master_status_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_master_status_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_phy_clk_divisor0_w = spiflash_phy_storage;
assign csr_bankarray_csrbank3_mmap_dummy_bits0_w = mmap_storage;
assign csr_bankarray_csrbank3_master_cs0_w = master_cs_storage;
assign master_len = master_phyconfig_storage[7:0];
assign master_width = master_phyconfig_storage[11:8];
assign master_mask = master_phyconfig_storage[23:16];
assign csr_bankarray_csrbank3_master_phyconfig0_w = master_phyconfig_storage;
always @(*) begin
    master_status_status <= 2'd0;
    master_status_status[0] <= master_tx_ready;
    master_status_status[1] <= master_rx_ready;
end
assign csr_bankarray_csrbank3_master_status_w = master_status_status;
assign master_status_we = csr_bankarray_csrbank3_master_status_we;
assign csr_bankarray_csrbank4_sel = (csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign csr_bankarray_csrbank4_load0_r = csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank4_load0_re <= 1'd0;
    csr_bankarray_csrbank4_load0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank4_load0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_load0_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_reload0_r = csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank4_reload0_re <= 1'd0;
    csr_bankarray_csrbank4_reload0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank4_reload0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_reload0_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_en0_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank4_en0_re <= 1'd0;
    csr_bankarray_csrbank4_en0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank4_en0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_en0_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_update_value0_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank4_update_value0_re <= 1'd0;
    csr_bankarray_csrbank4_update_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank4_update_value0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_update_value0_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_value_r = csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank4_value_re <= 1'd0;
    csr_bankarray_csrbank4_value_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank4_value_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_value_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_ev_status_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank4_ev_status_re <= 1'd0;
    csr_bankarray_csrbank4_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank4_ev_status_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_ev_status_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_ev_pending_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank4_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank4_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank4_ev_pending_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_ev_pending_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_ev_enable0_r = csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank4_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank4_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank4_ev_enable0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_ev_enable0_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_load0_w = basesoc_timer_load_storage;
assign csr_bankarray_csrbank4_reload0_w = basesoc_timer_reload_storage;
assign csr_bankarray_csrbank4_en0_w = basesoc_timer_en_storage;
assign csr_bankarray_csrbank4_update_value0_w = basesoc_timer_update_value_storage;
assign csr_bankarray_csrbank4_value_w = basesoc_timer_value_status;
assign basesoc_timer_value_we = csr_bankarray_csrbank4_value_we;
assign basesoc_timer_status_status = basesoc_timer_zero0;
assign csr_bankarray_csrbank4_ev_status_w = basesoc_timer_status_status;
assign basesoc_timer_status_we = csr_bankarray_csrbank4_ev_status_we;
assign basesoc_timer_pending_status = basesoc_timer_zero1;
assign csr_bankarray_csrbank4_ev_pending_w = basesoc_timer_pending_status;
assign basesoc_timer_pending_we = csr_bankarray_csrbank4_ev_pending_we;
assign basesoc_timer_zero2 = basesoc_timer_enable_storage;
assign csr_bankarray_csrbank4_ev_enable0_w = basesoc_timer_enable_storage;
assign csr_bankarray_csrbank5_sel = (csr_bankarray_interface5_bank_bus_adr[13:9] == 3'd6);
assign basesoc_uart_rxtx_r = csr_bankarray_interface5_bank_bus_dat_w[7:0];
always @(*) begin
    basesoc_uart_rxtx_re <= 1'd0;
    basesoc_uart_rxtx_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        basesoc_uart_rxtx_re <= csr_bankarray_interface5_bank_bus_we;
        basesoc_uart_rxtx_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_txfull_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_txfull_re <= 1'd0;
    csr_bankarray_csrbank5_txfull_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank5_txfull_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_txfull_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_rxempty_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_rxempty_re <= 1'd0;
    csr_bankarray_csrbank5_rxempty_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank5_rxempty_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_rxempty_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_ev_status_r = csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank5_ev_status_re <= 1'd0;
    csr_bankarray_csrbank5_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank5_ev_status_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_ev_status_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_ev_pending_r = csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank5_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank5_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank5_ev_pending_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_ev_pending_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_ev_enable0_r = csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank5_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank5_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank5_ev_enable0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_ev_enable0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_txempty_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_txempty_re <= 1'd0;
    csr_bankarray_csrbank5_txempty_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank5_txempty_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_txempty_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_rxfull_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_rxfull_re <= 1'd0;
    csr_bankarray_csrbank5_rxfull_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank5_rxfull_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_rxfull_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_txfull_w = basesoc_uart_txfull_status;
assign basesoc_uart_txfull_we = csr_bankarray_csrbank5_txfull_we;
assign csr_bankarray_csrbank5_rxempty_w = basesoc_uart_rxempty_status;
assign basesoc_uart_rxempty_we = csr_bankarray_csrbank5_rxempty_we;
always @(*) begin
    basesoc_uart_status_status <= 2'd0;
    basesoc_uart_status_status[0] <= basesoc_uart_tx0;
    basesoc_uart_status_status[1] <= basesoc_uart_rx0;
end
assign csr_bankarray_csrbank5_ev_status_w = basesoc_uart_status_status;
assign basesoc_uart_status_we = csr_bankarray_csrbank5_ev_status_we;
always @(*) begin
    basesoc_uart_pending_status <= 2'd0;
    basesoc_uart_pending_status[0] <= basesoc_uart_tx1;
    basesoc_uart_pending_status[1] <= basesoc_uart_rx1;
end
assign csr_bankarray_csrbank5_ev_pending_w = basesoc_uart_pending_status;
assign basesoc_uart_pending_we = csr_bankarray_csrbank5_ev_pending_we;
assign basesoc_uart_tx2 = basesoc_uart_enable_storage[0];
assign basesoc_uart_rx2 = basesoc_uart_enable_storage[1];
assign csr_bankarray_csrbank5_ev_enable0_w = basesoc_uart_enable_storage;
assign csr_bankarray_csrbank5_txempty_w = basesoc_uart_txempty_status;
assign basesoc_uart_txempty_we = csr_bankarray_csrbank5_txempty_we;
assign csr_bankarray_csrbank5_rxfull_w = basesoc_uart_rxfull_status;
assign basesoc_uart_rxfull_we = csr_bankarray_csrbank5_rxfull_we;
assign csr_interconnect_adr = basesoc_interface1_adr;
assign csr_interconnect_re = basesoc_interface1_re;
assign csr_interconnect_we = basesoc_interface1_we;
assign csr_interconnect_dat_w = basesoc_interface1_dat_w;
assign basesoc_interface1_dat_r = csr_interconnect_dat_r;
assign csr_bankarray_interface0_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface1_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface2_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface3_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface4_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface5_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_sram_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface0_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface1_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface2_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface3_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface4_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface5_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_sram_bus_re = csr_interconnect_re;
assign csr_bankarray_interface0_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface1_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface2_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface3_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface4_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface5_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_sram_bus_we = csr_interconnect_we;
assign csr_bankarray_interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface3_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface4_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface5_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_sram_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = ((((((csr_bankarray_interface0_bank_bus_dat_r | csr_bankarray_interface1_bank_bus_dat_r) | csr_bankarray_interface2_bank_bus_dat_r) | csr_bankarray_interface3_bank_bus_dat_r) | csr_bankarray_interface4_bank_bus_dat_r) | csr_bankarray_interface5_bank_bus_dat_r) | csr_bankarray_sram_bus_dat_r);
always @(*) begin
    rhs_self0 <= 30'd0;
    case (socbushandler_grant)
        default: begin
            rhs_self0 <= basesoc_adapted_interface_adr;
        end
    endcase
end
always @(*) begin
    rhs_self1 <= 32'd0;
    case (socbushandler_grant)
        default: begin
            rhs_self1 <= basesoc_adapted_interface_dat_w;
        end
    endcase
end
always @(*) begin
    rhs_self2 <= 4'd0;
    case (socbushandler_grant)
        default: begin
            rhs_self2 <= basesoc_adapted_interface_sel;
        end
    endcase
end
always @(*) begin
    rhs_self3 <= 1'd0;
    case (socbushandler_grant)
        default: begin
            rhs_self3 <= basesoc_adapted_interface_cyc;
        end
    endcase
end
always @(*) begin
    rhs_self4 <= 1'd0;
    case (socbushandler_grant)
        default: begin
            rhs_self4 <= basesoc_adapted_interface_stb;
        end
    endcase
end
always @(*) begin
    rhs_self5 <= 1'd0;
    case (socbushandler_grant)
        default: begin
            rhs_self5 <= basesoc_adapted_interface_we;
        end
    endcase
end
always @(*) begin
    rhs_self6 <= 3'd0;
    case (socbushandler_grant)
        default: begin
            rhs_self6 <= basesoc_adapted_interface_cti;
        end
    endcase
end
always @(*) begin
    rhs_self7 <= 2'd0;
    case (socbushandler_grant)
        default: begin
            rhs_self7 <= basesoc_adapted_interface_bte;
        end
    endcase
end
always @(*) begin
    rhs_self8 <= 1'd0;
    case (sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self8 <= sdram_choose_cmd_valids[0];
        end
        1'd1: begin
            rhs_self8 <= sdram_choose_cmd_valids[1];
        end
        2'd2: begin
            rhs_self8 <= sdram_choose_cmd_valids[2];
        end
        default: begin
            rhs_self8 <= sdram_choose_cmd_valids[3];
        end
    endcase
end
always @(*) begin
    rhs_self9 <= 11'd0;
    case (sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self9 <= sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            rhs_self9 <= sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            rhs_self9 <= sdram_bankmachine2_cmd_payload_a;
        end
        default: begin
            rhs_self9 <= sdram_bankmachine3_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    rhs_self10 <= 2'd0;
    case (sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self10 <= sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            rhs_self10 <= sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            rhs_self10 <= sdram_bankmachine2_cmd_payload_ba;
        end
        default: begin
            rhs_self10 <= sdram_bankmachine3_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    rhs_self11 <= 1'd0;
    case (sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self11 <= sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            rhs_self11 <= sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            rhs_self11 <= sdram_bankmachine2_cmd_payload_is_read;
        end
        default: begin
            rhs_self11 <= sdram_bankmachine3_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    rhs_self12 <= 1'd0;
    case (sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self12 <= sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            rhs_self12 <= sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            rhs_self12 <= sdram_bankmachine2_cmd_payload_is_write;
        end
        default: begin
            rhs_self12 <= sdram_bankmachine3_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    rhs_self13 <= 1'd0;
    case (sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self13 <= sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            rhs_self13 <= sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            rhs_self13 <= sdram_bankmachine2_cmd_payload_is_cmd;
        end
        default: begin
            rhs_self13 <= sdram_bankmachine3_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    t_self0 <= 1'd0;
    case (sdram_choose_cmd_grant)
        1'd0: begin
            t_self0 <= sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            t_self0 <= sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            t_self0 <= sdram_bankmachine2_cmd_payload_cas;
        end
        default: begin
            t_self0 <= sdram_bankmachine3_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    t_self1 <= 1'd0;
    case (sdram_choose_cmd_grant)
        1'd0: begin
            t_self1 <= sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            t_self1 <= sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            t_self1 <= sdram_bankmachine2_cmd_payload_ras;
        end
        default: begin
            t_self1 <= sdram_bankmachine3_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    t_self2 <= 1'd0;
    case (sdram_choose_cmd_grant)
        1'd0: begin
            t_self2 <= sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            t_self2 <= sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            t_self2 <= sdram_bankmachine2_cmd_payload_we;
        end
        default: begin
            t_self2 <= sdram_bankmachine3_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self14 <= 1'd0;
    case (sdram_choose_req_grant)
        1'd0: begin
            rhs_self14 <= sdram_choose_req_valids[0];
        end
        1'd1: begin
            rhs_self14 <= sdram_choose_req_valids[1];
        end
        2'd2: begin
            rhs_self14 <= sdram_choose_req_valids[2];
        end
        default: begin
            rhs_self14 <= sdram_choose_req_valids[3];
        end
    endcase
end
always @(*) begin
    rhs_self15 <= 11'd0;
    case (sdram_choose_req_grant)
        1'd0: begin
            rhs_self15 <= sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            rhs_self15 <= sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            rhs_self15 <= sdram_bankmachine2_cmd_payload_a;
        end
        default: begin
            rhs_self15 <= sdram_bankmachine3_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    rhs_self16 <= 2'd0;
    case (sdram_choose_req_grant)
        1'd0: begin
            rhs_self16 <= sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            rhs_self16 <= sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            rhs_self16 <= sdram_bankmachine2_cmd_payload_ba;
        end
        default: begin
            rhs_self16 <= sdram_bankmachine3_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    rhs_self17 <= 1'd0;
    case (sdram_choose_req_grant)
        1'd0: begin
            rhs_self17 <= sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            rhs_self17 <= sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            rhs_self17 <= sdram_bankmachine2_cmd_payload_is_read;
        end
        default: begin
            rhs_self17 <= sdram_bankmachine3_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    rhs_self18 <= 1'd0;
    case (sdram_choose_req_grant)
        1'd0: begin
            rhs_self18 <= sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            rhs_self18 <= sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            rhs_self18 <= sdram_bankmachine2_cmd_payload_is_write;
        end
        default: begin
            rhs_self18 <= sdram_bankmachine3_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    rhs_self19 <= 1'd0;
    case (sdram_choose_req_grant)
        1'd0: begin
            rhs_self19 <= sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            rhs_self19 <= sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            rhs_self19 <= sdram_bankmachine2_cmd_payload_is_cmd;
        end
        default: begin
            rhs_self19 <= sdram_bankmachine3_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    t_self3 <= 1'd0;
    case (sdram_choose_req_grant)
        1'd0: begin
            t_self3 <= sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            t_self3 <= sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            t_self3 <= sdram_bankmachine2_cmd_payload_cas;
        end
        default: begin
            t_self3 <= sdram_bankmachine3_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    t_self4 <= 1'd0;
    case (sdram_choose_req_grant)
        1'd0: begin
            t_self4 <= sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            t_self4 <= sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            t_self4 <= sdram_bankmachine2_cmd_payload_ras;
        end
        default: begin
            t_self4 <= sdram_bankmachine3_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    t_self5 <= 1'd0;
    case (sdram_choose_req_grant)
        1'd0: begin
            t_self5 <= sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            t_self5 <= sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            t_self5 <= sdram_bankmachine2_cmd_payload_we;
        end
        default: begin
            t_self5 <= sdram_bankmachine3_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self20 <= 19'd0;
    case (basesoc_litedramcore_roundrobin0_grant)
        default: begin
            rhs_self20 <= {port_cmd_payload_addr[20:10], port_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self21 <= 1'd0;
    case (basesoc_litedramcore_roundrobin0_grant)
        default: begin
            rhs_self21 <= port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self22 <= 1'd0;
    case (basesoc_litedramcore_roundrobin0_grant)
        default: begin
            rhs_self22 <= (((port_cmd_payload_addr[9:8] == 1'd0) & (~(((basesoc_litedramcore_locked0 | (sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self23 <= 19'd0;
    case (basesoc_litedramcore_roundrobin1_grant)
        default: begin
            rhs_self23 <= {port_cmd_payload_addr[20:10], port_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self24 <= 1'd0;
    case (basesoc_litedramcore_roundrobin1_grant)
        default: begin
            rhs_self24 <= port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self25 <= 1'd0;
    case (basesoc_litedramcore_roundrobin1_grant)
        default: begin
            rhs_self25 <= (((port_cmd_payload_addr[9:8] == 1'd1) & (~(((basesoc_litedramcore_locked1 | (sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self26 <= 19'd0;
    case (basesoc_litedramcore_roundrobin2_grant)
        default: begin
            rhs_self26 <= {port_cmd_payload_addr[20:10], port_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self27 <= 1'd0;
    case (basesoc_litedramcore_roundrobin2_grant)
        default: begin
            rhs_self27 <= port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self28 <= 1'd0;
    case (basesoc_litedramcore_roundrobin2_grant)
        default: begin
            rhs_self28 <= (((port_cmd_payload_addr[9:8] == 2'd2) & (~(((basesoc_litedramcore_locked2 | (sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (basesoc_litedramcore_roundrobin3_grant == 1'd0))))) & port_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self29 <= 19'd0;
    case (basesoc_litedramcore_roundrobin3_grant)
        default: begin
            rhs_self29 <= {port_cmd_payload_addr[20:10], port_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self30 <= 1'd0;
    case (basesoc_litedramcore_roundrobin3_grant)
        default: begin
            rhs_self30 <= port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self31 <= 1'd0;
    case (basesoc_litedramcore_roundrobin3_grant)
        default: begin
            rhs_self31 <= (((port_cmd_payload_addr[9:8] == 2'd3) & (~(((basesoc_litedramcore_locked3 | (sdram_interface_bank0_lock & (basesoc_litedramcore_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (basesoc_litedramcore_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (basesoc_litedramcore_roundrobin2_grant == 1'd0))))) & port_cmd_valid);
        end
    endcase
end
always @(*) begin
    self0 <= 2'd0;
    case (sdram_steerer_sel)
        1'd0: begin
            self0 <= sdram_nop_ba;
        end
        1'd1: begin
            self0 <= sdram_choose_req_cmd_payload_ba;
        end
        2'd2: begin
            self0 <= sdram_choose_req_cmd_payload_ba;
        end
        default: begin
            self0 <= sdram_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    self1 <= 11'd0;
    case (sdram_steerer_sel)
        1'd0: begin
            self1 <= sdram_nop_a;
        end
        1'd1: begin
            self1 <= sdram_choose_req_cmd_payload_a;
        end
        2'd2: begin
            self1 <= sdram_choose_req_cmd_payload_a;
        end
        default: begin
            self1 <= sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    self2 <= 1'd0;
    case (sdram_steerer_sel)
        1'd0: begin
            self2 <= 1'd0;
        end
        1'd1: begin
            self2 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_cas);
        end
        2'd2: begin
            self2 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            self2 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    self3 <= 1'd0;
    case (sdram_steerer_sel)
        1'd0: begin
            self3 <= 1'd0;
        end
        1'd1: begin
            self3 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_ras);
        end
        2'd2: begin
            self3 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            self3 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    self4 <= 1'd0;
    case (sdram_steerer_sel)
        1'd0: begin
            self4 <= 1'd0;
        end
        1'd1: begin
            self4 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_we);
        end
        2'd2: begin
            self4 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_we);
        end
        default: begin
            self4 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    self5 <= 1'd0;
    case (sdram_steerer_sel)
        1'd0: begin
            self5 <= 1'd0;
        end
        1'd1: begin
            self5 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_read);
        end
        2'd2: begin
            self5 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            self5 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    self6 <= 1'd0;
    case (sdram_steerer_sel)
        1'd0: begin
            self6 <= 1'd0;
        end
        1'd1: begin
            self6 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
        end
        2'd2: begin
            self6 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            self6 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_write);
        end
    endcase
end
assign basesoc_rx_rx = regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge sys_clk) begin
    socbushandler_slaves <= socbushandler_master;
    if (socbushandler_wait) begin
        if ((~socbushandler_done)) begin
            socbushandler_count <= (socbushandler_count - 1'd1);
        end
    end else begin
        socbushandler_count <= 20'd1000000;
    end
    if ((basesoc_bus_errors != 32'd4294967295)) begin
        if (basesoc_bus_error) begin
            basesoc_bus_errors <= (basesoc_bus_errors + 1'd1);
        end
    end
    basesoc_basesoc_ram_bus_ack <= 1'd0;
    if (((basesoc_basesoc_ram_bus_cyc & basesoc_basesoc_ram_bus_stb) & ((~basesoc_basesoc_ram_bus_ack) | basesoc_basesoc_adr_burst))) begin
        basesoc_basesoc_ram_bus_ack <= 1'd1;
    end
    basesoc_ram_bus_ram_bus_ack <= 1'd0;
    if (((basesoc_ram_bus_ram_bus_cyc & basesoc_ram_bus_ram_bus_stb) & ((~basesoc_ram_bus_ram_bus_ack) | basesoc_ram_adr_burst))) begin
        basesoc_ram_bus_ram_bus_ack <= 1'd1;
    end
    {basesoc_tx_tick, basesoc_tx_phase} <= 23'd8246337;
    if (basesoc_tx_enable) begin
        {basesoc_tx_tick, basesoc_tx_phase} <= (basesoc_tx_phase + 23'd8246337);
    end
    basesoc_rs232phytx_state <= basesoc_rs232phytx_next_state;
    if (basesoc_tx_count_rs232phytx_next_value_ce0) begin
        basesoc_tx_count <= basesoc_tx_count_rs232phytx_next_value0;
    end
    if (basesoc_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= basesoc_serial_tx_rs232phytx_next_value1;
    end
    if (basesoc_tx_data_rs232phytx_next_value_ce2) begin
        basesoc_tx_data <= basesoc_tx_data_rs232phytx_next_value2;
    end
    basesoc_rx_rx_d <= basesoc_rx_rx;
    {basesoc_rx_tick, basesoc_rx_phase} <= 32'd2147483648;
    if (basesoc_rx_enable) begin
        {basesoc_rx_tick, basesoc_rx_phase} <= (basesoc_rx_phase + 23'd8246337);
    end
    basesoc_rs232phyrx_state <= basesoc_rs232phyrx_next_state;
    if (basesoc_rx_count_rs232phyrx_next_value_ce0) begin
        basesoc_rx_count <= basesoc_rx_count_rs232phyrx_next_value0;
    end
    if (basesoc_rx_data_rs232phyrx_next_value_ce1) begin
        basesoc_rx_data <= basesoc_rx_data_rs232phyrx_next_value1;
    end
    if (basesoc_uart_tx_fifo_syncfifo_re) begin
        basesoc_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (basesoc_uart_tx_fifo_re) begin
            basesoc_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((basesoc_uart_tx_fifo_syncfifo_we & basesoc_uart_tx_fifo_syncfifo_writable) & (~basesoc_uart_tx_fifo_replace))) begin
        basesoc_uart_tx_fifo_produce <= (basesoc_uart_tx_fifo_produce + 1'd1);
    end
    if (basesoc_uart_tx_fifo_do_read) begin
        basesoc_uart_tx_fifo_consume <= (basesoc_uart_tx_fifo_consume + 1'd1);
    end
    if (((basesoc_uart_tx_fifo_syncfifo_we & basesoc_uart_tx_fifo_syncfifo_writable) & (~basesoc_uart_tx_fifo_replace))) begin
        if ((~basesoc_uart_tx_fifo_do_read)) begin
            basesoc_uart_tx_fifo_level0 <= (basesoc_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (basesoc_uart_tx_fifo_do_read) begin
            basesoc_uart_tx_fifo_level0 <= (basesoc_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (basesoc_uart_rx_fifo_syncfifo_re) begin
        basesoc_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (basesoc_uart_rx_fifo_re) begin
            basesoc_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((basesoc_uart_rx_fifo_syncfifo_we & basesoc_uart_rx_fifo_syncfifo_writable) & (~basesoc_uart_rx_fifo_replace))) begin
        basesoc_uart_rx_fifo_produce <= (basesoc_uart_rx_fifo_produce + 1'd1);
    end
    if (basesoc_uart_rx_fifo_do_read) begin
        basesoc_uart_rx_fifo_consume <= (basesoc_uart_rx_fifo_consume + 1'd1);
    end
    if (((basesoc_uart_rx_fifo_syncfifo_we & basesoc_uart_rx_fifo_syncfifo_writable) & (~basesoc_uart_rx_fifo_replace))) begin
        if ((~basesoc_uart_rx_fifo_do_read)) begin
            basesoc_uart_rx_fifo_level0 <= (basesoc_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (basesoc_uart_rx_fifo_do_read) begin
            basesoc_uart_rx_fifo_level0 <= (basesoc_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (basesoc_timer_en_storage) begin
        if ((basesoc_timer_value == 1'd0)) begin
            basesoc_timer_value <= basesoc_timer_reload_storage;
        end else begin
            basesoc_timer_value <= (basesoc_timer_value - 1'd1);
        end
    end else begin
        basesoc_timer_value <= basesoc_timer_load_storage;
    end
    if (basesoc_timer_update_value_re) begin
        basesoc_timer_value_status <= basesoc_timer_value;
    end
    if (basesoc_timer_zero_clear) begin
        basesoc_timer_zero_pending <= 1'd0;
    end
    basesoc_timer_zero_trigger_d <= basesoc_timer_zero_trigger;
    if ((basesoc_timer_zero_trigger & (~basesoc_timer_zero_trigger_d))) begin
        basesoc_timer_zero_pending <= 1'd1;
    end
    case (basesoc_grant)
        1'd0: begin
            if ((~basesoc_request[0])) begin
                if (basesoc_request[1]) begin
                    basesoc_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~basesoc_request[1])) begin
                if (basesoc_request[0]) begin
                    basesoc_grant <= 1'd0;
                end
            end
        end
    endcase
    if (mmap_wait) begin
        if ((~mmap_done)) begin
            mmap_count <= (mmap_count - 1'd1);
        end
    end else begin
        mmap_count <= 9'd256;
    end
    basesoc_litespimmap_state <= basesoc_litespimmap_next_state;
    if (mmap_burst_cs_litespimmap_next_value_ce0) begin
        mmap_burst_cs <= mmap_burst_cs_litespimmap_next_value0;
    end
    if (mmap_byte_count_litespimmap_next_value_ce1) begin
        mmap_byte_count <= mmap_byte_count_litespimmap_next_value1;
    end
    if (mmap_burst_adr_litespimmap_next_value_ce2) begin
        mmap_burst_adr <= mmap_burst_adr_litespimmap_next_value2;
    end
    if (((~master_tx_fifo_pipe_valid_source_valid) | master_tx_fifo_pipe_valid_source_ready)) begin
        master_tx_fifo_pipe_valid_source_valid <= master_tx_fifo_pipe_valid_sink_valid;
        master_tx_fifo_pipe_valid_source_first <= master_tx_fifo_pipe_valid_sink_first;
        master_tx_fifo_pipe_valid_source_last <= master_tx_fifo_pipe_valid_sink_last;
        master_tx_fifo_pipe_valid_source_payload_data <= master_tx_fifo_pipe_valid_sink_payload_data;
        master_tx_fifo_pipe_valid_source_payload_len <= master_tx_fifo_pipe_valid_sink_payload_len;
        master_tx_fifo_pipe_valid_source_payload_width <= master_tx_fifo_pipe_valid_sink_payload_width;
        master_tx_fifo_pipe_valid_source_payload_mask <= master_tx_fifo_pipe_valid_sink_payload_mask;
    end
    if (((~master_rx_fifo_pipe_valid_source_valid) | master_rx_fifo_pipe_valid_source_ready)) begin
        master_rx_fifo_pipe_valid_source_valid <= master_rx_fifo_pipe_valid_sink_valid;
        master_rx_fifo_pipe_valid_source_first <= master_rx_fifo_pipe_valid_sink_first;
        master_rx_fifo_pipe_valid_source_last <= master_rx_fifo_pipe_valid_sink_last;
        master_rx_fifo_pipe_valid_source_payload_data <= master_rx_fifo_pipe_valid_sink_payload_data;
    end
    if ((~spiflash_phy_enable)) begin
        spiflash_phy_div <= spiflash_phy_spi_clk_divisor;
    end
    if (spiflash_phy_sr_out_load) begin
        spiflash_phy_sr_out <= (spiflash_phy_sink_payload_data <<< (6'd32 - spiflash_phy_sink_payload_len));
        spiflash_phy_sr_in <= 1'd0;
    end
    if (spiflash_phy_sr_out_shift) begin
        spiflash_phy_sr_out <= (spiflash_phy_sr_out <<< spiflash_phy_sink_payload_width);
    end
    if (spiflash_phy_sr_in_shift) begin
        case (spiflash_phy_sink_payload_width)
            1'd1: begin
                spiflash_phy_sr_in <= {spiflash_phy_sr_in, spiflash_phy_dq_i[1]};
            end
            2'd2: begin
                spiflash_phy_sr_in <= {spiflash_phy_sr_in, spiflash_phy_dq_i};
            end
            3'd4: begin
                spiflash_phy_sr_in <= {spiflash_phy_sr_in, spiflash_phy_dq_i};
            end
            4'd8: begin
                spiflash_phy_sr_in <= {spiflash_phy_sr_in, spiflash_phy_dq_i};
            end
        endcase
    end
    spiflash_phy_posedge_reg <= {spiflash_phy_posedge, spiflash_phy_posedge_reg[1]};
    if ((spiflash_phy_en | spiflash_phy_en_int)) begin
        if ((spiflash_phy_cnt < spiflash_phy_div)) begin
            spiflash_phy_cnt <= (spiflash_phy_cnt + 1'd1);
        end else begin
            spiflash_phy_cnt <= 1'd0;
            spiflash_phy_clk <= (~spiflash_phy_clk);
        end
    end else begin
        spiflash_phy_clk <= 1'd0;
        spiflash_phy_cnt <= 1'd0;
    end
    spiflash_phy_clk_reg <= spiflash_phy_clk;
    if (spiflash_phy_wait) begin
        if ((~spiflash_phy_done)) begin
            spiflash_phy_count <= (spiflash_phy_count - 1'd1);
        end
    end else begin
        spiflash_phy_count <= 4'd11;
    end
    basesoc_litespiphy_state <= basesoc_litespiphy_next_state;
    if (spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0) begin
        spiflash_phy_sr_out_cnt <= spiflash_phy_sr_out_cnt_litespiphy_next_value0;
    end
    if (spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1) begin
        spiflash_phy_sr_in_cnt <= spiflash_phy_sr_in_cnt_litespiphy_next_value1;
    end
    if (spiflash_phy_dq_oe_litespiphy_next_value_ce2) begin
        spiflash_phy_dq_oe <= spiflash_phy_dq_oe_litespiphy_next_value2;
    end
    rddata_en <= {rddata_en, dfi_p0_rddata_en};
    dfi_p0_rddata_valid <= rddata_en[2];
    if (sdram_csr_dfi_p0_rddata_valid) begin
        sdram_rddata_status <= sdram_csr_dfi_p0_rddata;
    end
    if ((sdram_timer_wait & (~sdram_timer_done0))) begin
        sdram_timer_count1 <= (sdram_timer_count1 - 1'd1);
    end else begin
        sdram_timer_count1 <= 10'd937;
    end
    sdram_postponer_req_o <= 1'd0;
    if (sdram_postponer_req_i) begin
        sdram_postponer_count <= (sdram_postponer_count - 1'd1);
        if ((sdram_postponer_count == 1'd0)) begin
            sdram_postponer_count <= 1'd0;
            sdram_postponer_req_o <= 1'd1;
        end
    end
    if (sdram_sequencer_start0) begin
        sdram_sequencer_count <= 1'd0;
    end else begin
        if (sdram_sequencer_done1) begin
            if ((sdram_sequencer_count != 1'd0)) begin
                sdram_sequencer_count <= (sdram_sequencer_count - 1'd1);
            end
        end
    end
    sdram_cmd_payload_a <= 1'd0;
    sdram_cmd_payload_ba <= 1'd0;
    sdram_cmd_payload_cas <= 1'd0;
    sdram_cmd_payload_ras <= 1'd0;
    sdram_cmd_payload_we <= 1'd0;
    sdram_sequencer_done1 <= 1'd0;
    if ((sdram_sequencer_start1 & (sdram_sequencer_trigger == 1'd0))) begin
        sdram_cmd_payload_a <= 11'd1024;
        sdram_cmd_payload_ba <= 1'd0;
        sdram_cmd_payload_cas <= 1'd0;
        sdram_cmd_payload_ras <= 1'd1;
        sdram_cmd_payload_we <= 1'd1;
    end
    if ((sdram_sequencer_trigger == 1'd1)) begin
        sdram_cmd_payload_a <= 11'd1024;
        sdram_cmd_payload_ba <= 1'd0;
        sdram_cmd_payload_cas <= 1'd1;
        sdram_cmd_payload_ras <= 1'd1;
        sdram_cmd_payload_we <= 1'd0;
    end
    if ((sdram_sequencer_trigger == 3'd5)) begin
        sdram_cmd_payload_a <= 1'd0;
        sdram_cmd_payload_ba <= 1'd0;
        sdram_cmd_payload_cas <= 1'd0;
        sdram_cmd_payload_ras <= 1'd0;
        sdram_cmd_payload_we <= 1'd0;
        sdram_sequencer_done1 <= 1'd1;
    end
    if ((sdram_sequencer_trigger == 3'd5)) begin
        sdram_sequencer_trigger <= 1'd0;
    end else begin
        if ((sdram_sequencer_trigger != 1'd0)) begin
            sdram_sequencer_trigger <= (sdram_sequencer_trigger + 1'd1);
        end else begin
            if (sdram_sequencer_start1) begin
                sdram_sequencer_trigger <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_refresher_state <= basesoc_litedramcore_refresher_next_state;
    if (sdram_bankmachine0_row_close) begin
        sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (sdram_bankmachine0_row_open) begin
            sdram_bankmachine0_row_opened <= 1'd1;
            sdram_bankmachine0_row <= sdram_bankmachine0_source_source_payload_addr[18:8];
        end
    end
    if (((sdram_bankmachine0_syncfifo0_we & sdram_bankmachine0_syncfifo0_writable) & (~sdram_bankmachine0_replace))) begin
        sdram_bankmachine0_produce <= (sdram_bankmachine0_produce + 1'd1);
    end
    if (sdram_bankmachine0_do_read) begin
        sdram_bankmachine0_consume <= (sdram_bankmachine0_consume + 1'd1);
    end
    if (((sdram_bankmachine0_syncfifo0_we & sdram_bankmachine0_syncfifo0_writable) & (~sdram_bankmachine0_replace))) begin
        if ((~sdram_bankmachine0_do_read)) begin
            sdram_bankmachine0_level <= (sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (sdram_bankmachine0_do_read) begin
            sdram_bankmachine0_level <= (sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~sdram_bankmachine0_pipe_valid_source_valid) | sdram_bankmachine0_pipe_valid_source_ready)) begin
        sdram_bankmachine0_pipe_valid_source_valid <= sdram_bankmachine0_pipe_valid_sink_valid;
        sdram_bankmachine0_pipe_valid_source_first <= sdram_bankmachine0_pipe_valid_sink_first;
        sdram_bankmachine0_pipe_valid_source_last <= sdram_bankmachine0_pipe_valid_sink_last;
        sdram_bankmachine0_pipe_valid_source_payload_we <= sdram_bankmachine0_pipe_valid_sink_payload_we;
        sdram_bankmachine0_pipe_valid_source_payload_addr <= sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (sdram_bankmachine0_twtpcon_valid) begin
        sdram_bankmachine0_twtpcon_count <= 2'd3;
        if (1'd0) begin
            sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine0_twtpcon_ready)) begin
            sdram_bankmachine0_twtpcon_count <= (sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (sdram_bankmachine0_trccon_valid) begin
        sdram_bankmachine0_trccon_count <= 2'd3;
        if (1'd0) begin
            sdram_bankmachine0_trccon_ready <= 1'd1;
        end else begin
            sdram_bankmachine0_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine0_trccon_ready)) begin
            sdram_bankmachine0_trccon_count <= (sdram_bankmachine0_trccon_count - 1'd1);
            if ((sdram_bankmachine0_trccon_count == 1'd1)) begin
                sdram_bankmachine0_trccon_ready <= 1'd1;
            end
        end
    end
    if (sdram_bankmachine0_trascon_valid) begin
        sdram_bankmachine0_trascon_count <= 2'd2;
        if (1'd0) begin
            sdram_bankmachine0_trascon_ready <= 1'd1;
        end else begin
            sdram_bankmachine0_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine0_trascon_ready)) begin
            sdram_bankmachine0_trascon_count <= (sdram_bankmachine0_trascon_count - 1'd1);
            if ((sdram_bankmachine0_trascon_count == 1'd1)) begin
                sdram_bankmachine0_trascon_ready <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_bankmachine0_state <= basesoc_litedramcore_bankmachine0_next_state;
    if (sdram_bankmachine1_row_close) begin
        sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (sdram_bankmachine1_row_open) begin
            sdram_bankmachine1_row_opened <= 1'd1;
            sdram_bankmachine1_row <= sdram_bankmachine1_source_source_payload_addr[18:8];
        end
    end
    if (((sdram_bankmachine1_syncfifo1_we & sdram_bankmachine1_syncfifo1_writable) & (~sdram_bankmachine1_replace))) begin
        sdram_bankmachine1_produce <= (sdram_bankmachine1_produce + 1'd1);
    end
    if (sdram_bankmachine1_do_read) begin
        sdram_bankmachine1_consume <= (sdram_bankmachine1_consume + 1'd1);
    end
    if (((sdram_bankmachine1_syncfifo1_we & sdram_bankmachine1_syncfifo1_writable) & (~sdram_bankmachine1_replace))) begin
        if ((~sdram_bankmachine1_do_read)) begin
            sdram_bankmachine1_level <= (sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (sdram_bankmachine1_do_read) begin
            sdram_bankmachine1_level <= (sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~sdram_bankmachine1_pipe_valid_source_valid) | sdram_bankmachine1_pipe_valid_source_ready)) begin
        sdram_bankmachine1_pipe_valid_source_valid <= sdram_bankmachine1_pipe_valid_sink_valid;
        sdram_bankmachine1_pipe_valid_source_first <= sdram_bankmachine1_pipe_valid_sink_first;
        sdram_bankmachine1_pipe_valid_source_last <= sdram_bankmachine1_pipe_valid_sink_last;
        sdram_bankmachine1_pipe_valid_source_payload_we <= sdram_bankmachine1_pipe_valid_sink_payload_we;
        sdram_bankmachine1_pipe_valid_source_payload_addr <= sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (sdram_bankmachine1_twtpcon_valid) begin
        sdram_bankmachine1_twtpcon_count <= 2'd3;
        if (1'd0) begin
            sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine1_twtpcon_ready)) begin
            sdram_bankmachine1_twtpcon_count <= (sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (sdram_bankmachine1_trccon_valid) begin
        sdram_bankmachine1_trccon_count <= 2'd3;
        if (1'd0) begin
            sdram_bankmachine1_trccon_ready <= 1'd1;
        end else begin
            sdram_bankmachine1_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine1_trccon_ready)) begin
            sdram_bankmachine1_trccon_count <= (sdram_bankmachine1_trccon_count - 1'd1);
            if ((sdram_bankmachine1_trccon_count == 1'd1)) begin
                sdram_bankmachine1_trccon_ready <= 1'd1;
            end
        end
    end
    if (sdram_bankmachine1_trascon_valid) begin
        sdram_bankmachine1_trascon_count <= 2'd2;
        if (1'd0) begin
            sdram_bankmachine1_trascon_ready <= 1'd1;
        end else begin
            sdram_bankmachine1_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine1_trascon_ready)) begin
            sdram_bankmachine1_trascon_count <= (sdram_bankmachine1_trascon_count - 1'd1);
            if ((sdram_bankmachine1_trascon_count == 1'd1)) begin
                sdram_bankmachine1_trascon_ready <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_bankmachine1_state <= basesoc_litedramcore_bankmachine1_next_state;
    if (sdram_bankmachine2_row_close) begin
        sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (sdram_bankmachine2_row_open) begin
            sdram_bankmachine2_row_opened <= 1'd1;
            sdram_bankmachine2_row <= sdram_bankmachine2_source_source_payload_addr[18:8];
        end
    end
    if (((sdram_bankmachine2_syncfifo2_we & sdram_bankmachine2_syncfifo2_writable) & (~sdram_bankmachine2_replace))) begin
        sdram_bankmachine2_produce <= (sdram_bankmachine2_produce + 1'd1);
    end
    if (sdram_bankmachine2_do_read) begin
        sdram_bankmachine2_consume <= (sdram_bankmachine2_consume + 1'd1);
    end
    if (((sdram_bankmachine2_syncfifo2_we & sdram_bankmachine2_syncfifo2_writable) & (~sdram_bankmachine2_replace))) begin
        if ((~sdram_bankmachine2_do_read)) begin
            sdram_bankmachine2_level <= (sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (sdram_bankmachine2_do_read) begin
            sdram_bankmachine2_level <= (sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~sdram_bankmachine2_pipe_valid_source_valid) | sdram_bankmachine2_pipe_valid_source_ready)) begin
        sdram_bankmachine2_pipe_valid_source_valid <= sdram_bankmachine2_pipe_valid_sink_valid;
        sdram_bankmachine2_pipe_valid_source_first <= sdram_bankmachine2_pipe_valid_sink_first;
        sdram_bankmachine2_pipe_valid_source_last <= sdram_bankmachine2_pipe_valid_sink_last;
        sdram_bankmachine2_pipe_valid_source_payload_we <= sdram_bankmachine2_pipe_valid_sink_payload_we;
        sdram_bankmachine2_pipe_valid_source_payload_addr <= sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (sdram_bankmachine2_twtpcon_valid) begin
        sdram_bankmachine2_twtpcon_count <= 2'd3;
        if (1'd0) begin
            sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine2_twtpcon_ready)) begin
            sdram_bankmachine2_twtpcon_count <= (sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (sdram_bankmachine2_trccon_valid) begin
        sdram_bankmachine2_trccon_count <= 2'd3;
        if (1'd0) begin
            sdram_bankmachine2_trccon_ready <= 1'd1;
        end else begin
            sdram_bankmachine2_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine2_trccon_ready)) begin
            sdram_bankmachine2_trccon_count <= (sdram_bankmachine2_trccon_count - 1'd1);
            if ((sdram_bankmachine2_trccon_count == 1'd1)) begin
                sdram_bankmachine2_trccon_ready <= 1'd1;
            end
        end
    end
    if (sdram_bankmachine2_trascon_valid) begin
        sdram_bankmachine2_trascon_count <= 2'd2;
        if (1'd0) begin
            sdram_bankmachine2_trascon_ready <= 1'd1;
        end else begin
            sdram_bankmachine2_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine2_trascon_ready)) begin
            sdram_bankmachine2_trascon_count <= (sdram_bankmachine2_trascon_count - 1'd1);
            if ((sdram_bankmachine2_trascon_count == 1'd1)) begin
                sdram_bankmachine2_trascon_ready <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_bankmachine2_state <= basesoc_litedramcore_bankmachine2_next_state;
    if (sdram_bankmachine3_row_close) begin
        sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (sdram_bankmachine3_row_open) begin
            sdram_bankmachine3_row_opened <= 1'd1;
            sdram_bankmachine3_row <= sdram_bankmachine3_source_source_payload_addr[18:8];
        end
    end
    if (((sdram_bankmachine3_syncfifo3_we & sdram_bankmachine3_syncfifo3_writable) & (~sdram_bankmachine3_replace))) begin
        sdram_bankmachine3_produce <= (sdram_bankmachine3_produce + 1'd1);
    end
    if (sdram_bankmachine3_do_read) begin
        sdram_bankmachine3_consume <= (sdram_bankmachine3_consume + 1'd1);
    end
    if (((sdram_bankmachine3_syncfifo3_we & sdram_bankmachine3_syncfifo3_writable) & (~sdram_bankmachine3_replace))) begin
        if ((~sdram_bankmachine3_do_read)) begin
            sdram_bankmachine3_level <= (sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (sdram_bankmachine3_do_read) begin
            sdram_bankmachine3_level <= (sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~sdram_bankmachine3_pipe_valid_source_valid) | sdram_bankmachine3_pipe_valid_source_ready)) begin
        sdram_bankmachine3_pipe_valid_source_valid <= sdram_bankmachine3_pipe_valid_sink_valid;
        sdram_bankmachine3_pipe_valid_source_first <= sdram_bankmachine3_pipe_valid_sink_first;
        sdram_bankmachine3_pipe_valid_source_last <= sdram_bankmachine3_pipe_valid_sink_last;
        sdram_bankmachine3_pipe_valid_source_payload_we <= sdram_bankmachine3_pipe_valid_sink_payload_we;
        sdram_bankmachine3_pipe_valid_source_payload_addr <= sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (sdram_bankmachine3_twtpcon_valid) begin
        sdram_bankmachine3_twtpcon_count <= 2'd3;
        if (1'd0) begin
            sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine3_twtpcon_ready)) begin
            sdram_bankmachine3_twtpcon_count <= (sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (sdram_bankmachine3_trccon_valid) begin
        sdram_bankmachine3_trccon_count <= 2'd3;
        if (1'd0) begin
            sdram_bankmachine3_trccon_ready <= 1'd1;
        end else begin
            sdram_bankmachine3_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine3_trccon_ready)) begin
            sdram_bankmachine3_trccon_count <= (sdram_bankmachine3_trccon_count - 1'd1);
            if ((sdram_bankmachine3_trccon_count == 1'd1)) begin
                sdram_bankmachine3_trccon_ready <= 1'd1;
            end
        end
    end
    if (sdram_bankmachine3_trascon_valid) begin
        sdram_bankmachine3_trascon_count <= 2'd2;
        if (1'd0) begin
            sdram_bankmachine3_trascon_ready <= 1'd1;
        end else begin
            sdram_bankmachine3_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_bankmachine3_trascon_ready)) begin
            sdram_bankmachine3_trascon_count <= (sdram_bankmachine3_trascon_count - 1'd1);
            if ((sdram_bankmachine3_trascon_count == 1'd1)) begin
                sdram_bankmachine3_trascon_ready <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_bankmachine3_state <= basesoc_litedramcore_bankmachine3_next_state;
    if ((~sdram_en0)) begin
        sdram_time0 <= 5'd31;
    end else begin
        if ((~sdram_max_time0)) begin
            sdram_time0 <= (sdram_time0 - 1'd1);
        end
    end
    if ((~sdram_en1)) begin
        sdram_time1 <= 4'd15;
    end else begin
        if ((~sdram_max_time1)) begin
            sdram_time1 <= (sdram_time1 - 1'd1);
        end
    end
    if (sdram_choose_cmd_ce) begin
        case (sdram_choose_cmd_grant)
            1'd0: begin
                if (sdram_choose_cmd_request[1]) begin
                    sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (sdram_choose_cmd_request[2]) begin
                        sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (sdram_choose_cmd_request[3]) begin
                            sdram_choose_cmd_grant <= 2'd3;
                        end
                    end
                end
            end
            1'd1: begin
                if (sdram_choose_cmd_request[2]) begin
                    sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (sdram_choose_cmd_request[3]) begin
                        sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (sdram_choose_cmd_request[0]) begin
                            sdram_choose_cmd_grant <= 1'd0;
                        end
                    end
                end
            end
            2'd2: begin
                if (sdram_choose_cmd_request[3]) begin
                    sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (sdram_choose_cmd_request[0]) begin
                        sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (sdram_choose_cmd_request[1]) begin
                            sdram_choose_cmd_grant <= 1'd1;
                        end
                    end
                end
            end
            2'd3: begin
                if (sdram_choose_cmd_request[0]) begin
                    sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (sdram_choose_cmd_request[1]) begin
                        sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (sdram_choose_cmd_request[2]) begin
                            sdram_choose_cmd_grant <= 2'd2;
                        end
                    end
                end
            end
        endcase
    end
    if (sdram_choose_req_ce) begin
        case (sdram_choose_req_grant)
            1'd0: begin
                if (sdram_choose_req_request[1]) begin
                    sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (sdram_choose_req_request[2]) begin
                        sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (sdram_choose_req_request[3]) begin
                            sdram_choose_req_grant <= 2'd3;
                        end
                    end
                end
            end
            1'd1: begin
                if (sdram_choose_req_request[2]) begin
                    sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (sdram_choose_req_request[3]) begin
                        sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (sdram_choose_req_request[0]) begin
                            sdram_choose_req_grant <= 1'd0;
                        end
                    end
                end
            end
            2'd2: begin
                if (sdram_choose_req_request[3]) begin
                    sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (sdram_choose_req_request[0]) begin
                        sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (sdram_choose_req_request[1]) begin
                            sdram_choose_req_grant <= 1'd1;
                        end
                    end
                end
            end
            2'd3: begin
                if (sdram_choose_req_request[0]) begin
                    sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (sdram_choose_req_request[1]) begin
                        sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (sdram_choose_req_request[2]) begin
                            sdram_choose_req_grant <= 2'd2;
                        end
                    end
                end
            end
        endcase
    end
    sdram_dfi_p0_cs_n <= 1'd0;
    sdram_dfi_p0_bank <= self0;
    sdram_dfi_p0_address <= self1;
    sdram_dfi_p0_cas_n <= (~self2);
    sdram_dfi_p0_ras_n <= (~self3);
    sdram_dfi_p0_we_n <= (~self4);
    sdram_dfi_p0_rddata_en <= self5;
    sdram_dfi_p0_wrdata_en <= self6;
    if (sdram_trrdcon_valid) begin
        sdram_trrdcon_count <= 1'd0;
        if (1'd1) begin
            sdram_trrdcon_ready <= 1'd1;
        end else begin
            sdram_trrdcon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_trrdcon_ready)) begin
            sdram_trrdcon_count <= (sdram_trrdcon_count - 1'd1);
            if ((sdram_trrdcon_count == 1'd1)) begin
                sdram_trrdcon_ready <= 1'd1;
            end
        end
    end
    if (sdram_tccdcon_valid) begin
        sdram_tccdcon_count <= 1'd0;
        if (1'd1) begin
            sdram_tccdcon_ready <= 1'd1;
        end else begin
            sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_tccdcon_ready)) begin
            sdram_tccdcon_count <= (sdram_tccdcon_count - 1'd1);
            if ((sdram_tccdcon_count == 1'd1)) begin
                sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (sdram_twtrcon_valid) begin
        sdram_twtrcon_count <= 3'd4;
        if (1'd0) begin
            sdram_twtrcon_ready <= 1'd1;
        end else begin
            sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~sdram_twtrcon_ready)) begin
            sdram_twtrcon_count <= (sdram_twtrcon_count - 1'd1);
            if ((sdram_twtrcon_count == 1'd1)) begin
                sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    basesoc_litedramcore_multiplexer_state <= basesoc_litedramcore_multiplexer_next_state;
    basesoc_litedramcore_new_master_wdata_ready <= ((((1'd0 | ((basesoc_litedramcore_roundrobin0_grant == 1'd0) & sdram_interface_bank0_wdata_ready)) | ((basesoc_litedramcore_roundrobin1_grant == 1'd0) & sdram_interface_bank1_wdata_ready)) | ((basesoc_litedramcore_roundrobin2_grant == 1'd0) & sdram_interface_bank2_wdata_ready)) | ((basesoc_litedramcore_roundrobin3_grant == 1'd0) & sdram_interface_bank3_wdata_ready));
    basesoc_litedramcore_new_master_rdata_valid0 <= ((((1'd0 | ((basesoc_litedramcore_roundrobin0_grant == 1'd0) & sdram_interface_bank0_rdata_valid)) | ((basesoc_litedramcore_roundrobin1_grant == 1'd0) & sdram_interface_bank1_rdata_valid)) | ((basesoc_litedramcore_roundrobin2_grant == 1'd0) & sdram_interface_bank2_rdata_valid)) | ((basesoc_litedramcore_roundrobin3_grant == 1'd0) & sdram_interface_bank3_rdata_valid));
    basesoc_litedramcore_new_master_rdata_valid1 <= basesoc_litedramcore_new_master_rdata_valid0;
    basesoc_litedramcore_new_master_rdata_valid2 <= basesoc_litedramcore_new_master_rdata_valid1;
    basesoc_litedramcore_new_master_rdata_valid3 <= basesoc_litedramcore_new_master_rdata_valid2;
    adr_offset_r <= wb_sdram_adr[1:0];
    basesoc_fullmemorywe_state <= basesoc_fullmemorywe_next_state;
    basesoc_litedramnativeportconverter_state <= basesoc_litedramnativeportconverter_next_state;
    if (wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0) begin
        wishbone_bridge_cmd_count <= wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0;
    end
    if (wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1) begin
        wishbone_bridge_cmd_addr <= wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1;
    end
    if (wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2) begin
        wishbone_bridge_cmd_we <= wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2;
    end
    if ((wishbone_bridge_wdata_converter_converter_source_valid & wishbone_bridge_wdata_converter_converter_source_ready)) begin
        if (wishbone_bridge_wdata_converter_converter_last) begin
            wishbone_bridge_wdata_converter_converter_mux <= 1'd0;
        end else begin
            wishbone_bridge_wdata_converter_converter_mux <= (wishbone_bridge_wdata_converter_converter_mux + 1'd1);
        end
    end
    if (wishbone_bridge_rdata_converter_converter_source_ready) begin
        wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd0;
    end
    if (wishbone_bridge_rdata_converter_converter_load_part) begin
        if (((wishbone_bridge_rdata_converter_converter_demux == 2'd3) | wishbone_bridge_rdata_converter_converter_sink_last)) begin
            wishbone_bridge_rdata_converter_converter_demux <= 1'd0;
            wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd1;
        end else begin
            wishbone_bridge_rdata_converter_converter_demux <= (wishbone_bridge_rdata_converter_converter_demux + 1'd1);
        end
    end
    if ((wishbone_bridge_rdata_converter_converter_source_valid & wishbone_bridge_rdata_converter_converter_source_ready)) begin
        if ((wishbone_bridge_rdata_converter_converter_sink_valid & wishbone_bridge_rdata_converter_converter_sink_ready)) begin
            wishbone_bridge_rdata_converter_converter_source_first <= wishbone_bridge_rdata_converter_converter_sink_first;
            wishbone_bridge_rdata_converter_converter_source_last <= wishbone_bridge_rdata_converter_converter_sink_last;
        end else begin
            wishbone_bridge_rdata_converter_converter_source_first <= 1'd0;
            wishbone_bridge_rdata_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((wishbone_bridge_rdata_converter_converter_sink_valid & wishbone_bridge_rdata_converter_converter_sink_ready)) begin
            wishbone_bridge_rdata_converter_converter_source_first <= (wishbone_bridge_rdata_converter_converter_sink_first | wishbone_bridge_rdata_converter_converter_source_first);
            wishbone_bridge_rdata_converter_converter_source_last <= (wishbone_bridge_rdata_converter_converter_sink_last | wishbone_bridge_rdata_converter_converter_source_last);
        end
    end
    if (wishbone_bridge_rdata_converter_converter_load_part) begin
        case (wishbone_bridge_rdata_converter_converter_demux)
            1'd0: begin
                wishbone_bridge_rdata_converter_converter_source_payload_data[31:0] <= wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            1'd1: begin
                wishbone_bridge_rdata_converter_converter_source_payload_data[63:32] <= wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            2'd2: begin
                wishbone_bridge_rdata_converter_converter_source_payload_data[95:64] <= wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
            2'd3: begin
                wishbone_bridge_rdata_converter_converter_source_payload_data[127:96] <= wishbone_bridge_rdata_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (wishbone_bridge_rdata_converter_converter_load_part) begin
        wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count <= (wishbone_bridge_rdata_converter_converter_demux + 1'd1);
    end
    basesoc_fsm_state <= basesoc_fsm_next_state;
    if (wishbone_bridge_aborted_fsm_next_value_ce) begin
        wishbone_bridge_aborted <= wishbone_bridge_aborted_fsm_next_value;
    end
    basesoc_wishbone2csr_state <= basesoc_wishbone2csr_next_state;
    if (basesoc_interface1_dat_w_next_value_ce0) begin
        basesoc_interface1_dat_w <= basesoc_interface1_dat_w_next_value0;
    end
    if (basesoc_interface1_adr_next_value_ce1) begin
        basesoc_interface1_adr <= basesoc_interface1_adr_next_value1;
    end
    if (basesoc_interface1_re_next_value_ce2) begin
        basesoc_interface1_re <= basesoc_interface1_re_next_value2;
    end
    if (basesoc_interface1_we_next_value_ce3) begin
        basesoc_interface1_we <= basesoc_interface1_we_next_value3;
    end
    csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank0_sel) begin
        case (csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_reset0_w;
            end
            1'd1: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scratch0_w;
            end
            2'd2: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_bus_errors_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank0_reset0_re) begin
        basesoc_reset_storage <= csr_bankarray_csrbank0_reset0_r;
    end
    basesoc_reset_re <= csr_bankarray_csrbank0_reset0_re;
    if (csr_bankarray_csrbank0_scratch0_re) begin
        basesoc_scratch_storage <= csr_bankarray_csrbank0_scratch0_r;
    end
    basesoc_scratch_re <= csr_bankarray_csrbank0_scratch0_re;
    basesoc_bus_errors_re <= csr_bankarray_csrbank0_bus_errors_re;
    csr_bankarray_sel_r <= csr_bankarray_sel;
    csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank1_sel) begin
        case (csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_out0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank1_out0_re) begin
        storage <= csr_bankarray_csrbank1_out0_r;
    end
    re <= csr_bankarray_csrbank1_out0_re;
    csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank2_sel) begin
        case (csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_dfii_control0_w;
            end
            1'd1: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_dfii_pi0_command0_w;
            end
            2'd2: begin
                csr_bankarray_interface2_bank_bus_dat_r <= sdram_command_issue_w;
            end
            2'd3: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_dfii_pi0_address0_w;
            end
            3'd4: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_dfii_pi0_wrdata0_w;
            end
            3'd6: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_dfii_pi0_rddata_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank2_dfii_control0_re) begin
        sdram_storage <= csr_bankarray_csrbank2_dfii_control0_r;
    end
    sdram_re <= csr_bankarray_csrbank2_dfii_control0_re;
    if (csr_bankarray_csrbank2_dfii_pi0_command0_re) begin
        sdram_command_storage <= csr_bankarray_csrbank2_dfii_pi0_command0_r;
    end
    sdram_command_re <= csr_bankarray_csrbank2_dfii_pi0_command0_re;
    if (csr_bankarray_csrbank2_dfii_pi0_address0_re) begin
        sdram_address_storage <= csr_bankarray_csrbank2_dfii_pi0_address0_r;
    end
    sdram_address_re <= csr_bankarray_csrbank2_dfii_pi0_address0_re;
    if (csr_bankarray_csrbank2_dfii_pi0_baddress0_re) begin
        sdram_baddress_storage <= csr_bankarray_csrbank2_dfii_pi0_baddress0_r;
    end
    sdram_baddress_re <= csr_bankarray_csrbank2_dfii_pi0_baddress0_re;
    if (csr_bankarray_csrbank2_dfii_pi0_wrdata0_re) begin
        sdram_wrdata_storage <= csr_bankarray_csrbank2_dfii_pi0_wrdata0_r;
    end
    sdram_wrdata_re <= csr_bankarray_csrbank2_dfii_pi0_wrdata0_re;
    sdram_rddata_re <= csr_bankarray_csrbank2_dfii_pi0_rddata_re;
    csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank3_sel) begin
        case (csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_phy_clk_divisor0_w;
            end
            1'd1: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_mmap_dummy_bits0_w;
            end
            2'd2: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_master_cs0_w;
            end
            2'd3: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_master_phyconfig0_w;
            end
            3'd4: begin
                csr_bankarray_interface3_bank_bus_dat_r <= master_rxtx_w;
            end
            3'd5: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_master_status_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank3_phy_clk_divisor0_re) begin
        spiflash_phy_storage <= csr_bankarray_csrbank3_phy_clk_divisor0_r;
    end
    spiflash_phy_re <= csr_bankarray_csrbank3_phy_clk_divisor0_re;
    if (csr_bankarray_csrbank3_mmap_dummy_bits0_re) begin
        mmap_storage <= csr_bankarray_csrbank3_mmap_dummy_bits0_r;
    end
    mmap_re <= csr_bankarray_csrbank3_mmap_dummy_bits0_re;
    if (csr_bankarray_csrbank3_master_cs0_re) begin
        master_cs_storage <= csr_bankarray_csrbank3_master_cs0_r;
    end
    master_cs_re <= csr_bankarray_csrbank3_master_cs0_re;
    if (csr_bankarray_csrbank3_master_phyconfig0_re) begin
        master_phyconfig_storage <= csr_bankarray_csrbank3_master_phyconfig0_r;
    end
    master_phyconfig_re <= csr_bankarray_csrbank3_master_phyconfig0_re;
    master_status_re <= csr_bankarray_csrbank3_master_status_re;
    csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank4_sel) begin
        case (csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_load0_w;
            end
            1'd1: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_reload0_w;
            end
            2'd2: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_en0_w;
            end
            2'd3: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_update_value0_w;
            end
            3'd4: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_value_w;
            end
            3'd5: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_ev_status_w;
            end
            3'd6: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_ev_pending_w;
            end
            3'd7: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_ev_enable0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank4_load0_re) begin
        basesoc_timer_load_storage <= csr_bankarray_csrbank4_load0_r;
    end
    basesoc_timer_load_re <= csr_bankarray_csrbank4_load0_re;
    if (csr_bankarray_csrbank4_reload0_re) begin
        basesoc_timer_reload_storage <= csr_bankarray_csrbank4_reload0_r;
    end
    basesoc_timer_reload_re <= csr_bankarray_csrbank4_reload0_re;
    if (csr_bankarray_csrbank4_en0_re) begin
        basesoc_timer_en_storage <= csr_bankarray_csrbank4_en0_r;
    end
    basesoc_timer_en_re <= csr_bankarray_csrbank4_en0_re;
    if (csr_bankarray_csrbank4_update_value0_re) begin
        basesoc_timer_update_value_storage <= csr_bankarray_csrbank4_update_value0_r;
    end
    basesoc_timer_update_value_re <= csr_bankarray_csrbank4_update_value0_re;
    basesoc_timer_value_re <= csr_bankarray_csrbank4_value_re;
    basesoc_timer_status_re <= csr_bankarray_csrbank4_ev_status_re;
    if (csr_bankarray_csrbank4_ev_pending_re) begin
        basesoc_timer_pending_r <= csr_bankarray_csrbank4_ev_pending_r;
    end
    basesoc_timer_pending_re <= csr_bankarray_csrbank4_ev_pending_re;
    if (csr_bankarray_csrbank4_ev_enable0_re) begin
        basesoc_timer_enable_storage <= csr_bankarray_csrbank4_ev_enable0_r;
    end
    basesoc_timer_enable_re <= csr_bankarray_csrbank4_ev_enable0_re;
    csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank5_sel) begin
        case (csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface5_bank_bus_dat_r <= basesoc_uart_rxtx_w;
            end
            1'd1: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_txfull_w;
            end
            2'd2: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_rxempty_w;
            end
            2'd3: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_status_w;
            end
            3'd4: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_pending_w;
            end
            3'd5: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_enable0_w;
            end
            3'd6: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_txempty_w;
            end
            3'd7: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_rxfull_w;
            end
        endcase
    end
    basesoc_uart_txfull_re <= csr_bankarray_csrbank5_txfull_re;
    basesoc_uart_rxempty_re <= csr_bankarray_csrbank5_rxempty_re;
    basesoc_uart_status_re <= csr_bankarray_csrbank5_ev_status_re;
    if (csr_bankarray_csrbank5_ev_pending_re) begin
        basesoc_uart_pending_r <= csr_bankarray_csrbank5_ev_pending_r;
    end
    basesoc_uart_pending_re <= csr_bankarray_csrbank5_ev_pending_re;
    if (csr_bankarray_csrbank5_ev_enable0_re) begin
        basesoc_uart_enable_storage <= csr_bankarray_csrbank5_ev_enable0_r;
    end
    basesoc_uart_enable_re <= csr_bankarray_csrbank5_ev_enable0_re;
    basesoc_uart_txempty_re <= csr_bankarray_csrbank5_txempty_re;
    basesoc_uart_rxfull_re <= csr_bankarray_csrbank5_rxfull_re;
    if (sys_rst) begin
        basesoc_reset_storage <= 2'd0;
        basesoc_reset_re <= 1'd0;
        basesoc_scratch_storage <= 32'd305419896;
        basesoc_scratch_re <= 1'd0;
        basesoc_bus_errors_re <= 1'd0;
        basesoc_bus_errors <= 32'd0;
        basesoc_basesoc_ram_bus_ack <= 1'd0;
        basesoc_ram_bus_ram_bus_ack <= 1'd0;
        serial_tx <= 1'd1;
        basesoc_tx_tick <= 1'd0;
        basesoc_rx_tick <= 1'd0;
        basesoc_rx_rx_d <= 1'd0;
        basesoc_uart_txfull_re <= 1'd0;
        basesoc_uart_rxempty_re <= 1'd0;
        basesoc_uart_status_re <= 1'd0;
        basesoc_uart_pending_re <= 1'd0;
        basesoc_uart_pending_r <= 2'd0;
        basesoc_uart_enable_storage <= 2'd0;
        basesoc_uart_enable_re <= 1'd0;
        basesoc_uart_txempty_re <= 1'd0;
        basesoc_uart_rxfull_re <= 1'd0;
        basesoc_uart_tx_fifo_readable <= 1'd0;
        basesoc_uart_tx_fifo_level0 <= 5'd0;
        basesoc_uart_tx_fifo_produce <= 4'd0;
        basesoc_uart_tx_fifo_consume <= 4'd0;
        basesoc_uart_rx_fifo_readable <= 1'd0;
        basesoc_uart_rx_fifo_level0 <= 5'd0;
        basesoc_uart_rx_fifo_produce <= 4'd0;
        basesoc_uart_rx_fifo_consume <= 4'd0;
        basesoc_timer_load_storage <= 32'd0;
        basesoc_timer_load_re <= 1'd0;
        basesoc_timer_reload_storage <= 32'd0;
        basesoc_timer_reload_re <= 1'd0;
        basesoc_timer_en_storage <= 1'd0;
        basesoc_timer_en_re <= 1'd0;
        basesoc_timer_update_value_storage <= 1'd0;
        basesoc_timer_update_value_re <= 1'd0;
        basesoc_timer_value_status <= 32'd0;
        basesoc_timer_value_re <= 1'd0;
        basesoc_timer_zero_pending <= 1'd0;
        basesoc_timer_zero_trigger_d <= 1'd0;
        basesoc_timer_status_re <= 1'd0;
        basesoc_timer_pending_re <= 1'd0;
        basesoc_timer_pending_r <= 1'd0;
        basesoc_timer_enable_storage <= 1'd0;
        basesoc_timer_enable_re <= 1'd0;
        basesoc_timer_value <= 32'd0;
        spiflash_phy_storage <= 8'd1;
        spiflash_phy_re <= 1'd0;
        spiflash_phy_div <= 8'd0;
        spiflash_phy_cnt <= 8'd0;
        spiflash_phy_clk <= 1'd0;
        spiflash_phy_posedge_reg <= 2'd0;
        spiflash_phy_clk_reg <= 1'd0;
        spiflash_phy_count <= 4'd11;
        spiflash_phy_dq_oe <= 1'd0;
        spiflash_phy_sr_out <= 32'd0;
        spiflash_phy_sr_in <= 32'd0;
        mmap_burst_cs <= 1'd0;
        mmap_count <= 9'd256;
        mmap_storage <= 8'd0;
        mmap_re <= 1'd0;
        master_cs_storage <= 1'd0;
        master_cs_re <= 1'd0;
        master_phyconfig_storage <= 24'd0;
        master_phyconfig_re <= 1'd0;
        master_status_re <= 1'd0;
        master_tx_fifo_pipe_valid_source_valid <= 1'd0;
        master_tx_fifo_pipe_valid_source_payload_data <= 32'd0;
        master_tx_fifo_pipe_valid_source_payload_len <= 6'd0;
        master_tx_fifo_pipe_valid_source_payload_width <= 4'd0;
        master_tx_fifo_pipe_valid_source_payload_mask <= 8'd0;
        master_rx_fifo_pipe_valid_source_valid <= 1'd0;
        master_rx_fifo_pipe_valid_source_payload_data <= 32'd0;
        dfi_p0_rddata_valid <= 1'd0;
        rddata_en <= 3'd0;
        sdram_storage <= 4'd1;
        sdram_re <= 1'd0;
        sdram_command_storage <= 8'd0;
        sdram_command_re <= 1'd0;
        sdram_address_re <= 1'd0;
        sdram_baddress_re <= 1'd0;
        sdram_wrdata_re <= 1'd0;
        sdram_rddata_status <= 32'd0;
        sdram_rddata_re <= 1'd0;
        sdram_dfi_p0_address <= 11'd0;
        sdram_dfi_p0_bank <= 2'd0;
        sdram_dfi_p0_cas_n <= 1'd1;
        sdram_dfi_p0_cs_n <= 1'd1;
        sdram_dfi_p0_ras_n <= 1'd1;
        sdram_dfi_p0_we_n <= 1'd1;
        sdram_dfi_p0_wrdata_en <= 1'd0;
        sdram_dfi_p0_rddata_en <= 1'd0;
        sdram_cmd_payload_a <= 11'd0;
        sdram_cmd_payload_ba <= 2'd0;
        sdram_cmd_payload_cas <= 1'd0;
        sdram_cmd_payload_ras <= 1'd0;
        sdram_cmd_payload_we <= 1'd0;
        sdram_timer_count1 <= 10'd937;
        sdram_postponer_req_o <= 1'd0;
        sdram_postponer_count <= 1'd0;
        sdram_sequencer_done1 <= 1'd0;
        sdram_sequencer_trigger <= 3'd0;
        sdram_sequencer_count <= 1'd0;
        sdram_bankmachine0_level <= 4'd0;
        sdram_bankmachine0_produce <= 3'd0;
        sdram_bankmachine0_consume <= 3'd0;
        sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        sdram_bankmachine0_pipe_valid_source_payload_addr <= 19'd0;
        sdram_bankmachine0_row <= 11'd0;
        sdram_bankmachine0_row_opened <= 1'd0;
        sdram_bankmachine0_twtpcon_ready <= 1'd0;
        sdram_bankmachine0_twtpcon_count <= 2'd0;
        sdram_bankmachine0_trccon_ready <= 1'd0;
        sdram_bankmachine0_trccon_count <= 2'd0;
        sdram_bankmachine0_trascon_ready <= 1'd0;
        sdram_bankmachine0_trascon_count <= 2'd0;
        sdram_bankmachine1_level <= 4'd0;
        sdram_bankmachine1_produce <= 3'd0;
        sdram_bankmachine1_consume <= 3'd0;
        sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        sdram_bankmachine1_pipe_valid_source_payload_addr <= 19'd0;
        sdram_bankmachine1_row <= 11'd0;
        sdram_bankmachine1_row_opened <= 1'd0;
        sdram_bankmachine1_twtpcon_ready <= 1'd0;
        sdram_bankmachine1_twtpcon_count <= 2'd0;
        sdram_bankmachine1_trccon_ready <= 1'd0;
        sdram_bankmachine1_trccon_count <= 2'd0;
        sdram_bankmachine1_trascon_ready <= 1'd0;
        sdram_bankmachine1_trascon_count <= 2'd0;
        sdram_bankmachine2_level <= 4'd0;
        sdram_bankmachine2_produce <= 3'd0;
        sdram_bankmachine2_consume <= 3'd0;
        sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        sdram_bankmachine2_pipe_valid_source_payload_addr <= 19'd0;
        sdram_bankmachine2_row <= 11'd0;
        sdram_bankmachine2_row_opened <= 1'd0;
        sdram_bankmachine2_twtpcon_ready <= 1'd0;
        sdram_bankmachine2_twtpcon_count <= 2'd0;
        sdram_bankmachine2_trccon_ready <= 1'd0;
        sdram_bankmachine2_trccon_count <= 2'd0;
        sdram_bankmachine2_trascon_ready <= 1'd0;
        sdram_bankmachine2_trascon_count <= 2'd0;
        sdram_bankmachine3_level <= 4'd0;
        sdram_bankmachine3_produce <= 3'd0;
        sdram_bankmachine3_consume <= 3'd0;
        sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        sdram_bankmachine3_pipe_valid_source_payload_addr <= 19'd0;
        sdram_bankmachine3_row <= 11'd0;
        sdram_bankmachine3_row_opened <= 1'd0;
        sdram_bankmachine3_twtpcon_ready <= 1'd0;
        sdram_bankmachine3_twtpcon_count <= 2'd0;
        sdram_bankmachine3_trccon_ready <= 1'd0;
        sdram_bankmachine3_trccon_count <= 2'd0;
        sdram_bankmachine3_trascon_ready <= 1'd0;
        sdram_bankmachine3_trascon_count <= 2'd0;
        sdram_choose_cmd_grant <= 2'd0;
        sdram_choose_req_grant <= 2'd0;
        sdram_trrdcon_ready <= 1'd0;
        sdram_trrdcon_count <= 1'd0;
        sdram_tccdcon_ready <= 1'd0;
        sdram_tccdcon_count <= 1'd0;
        sdram_twtrcon_ready <= 1'd0;
        sdram_twtrcon_count <= 3'd0;
        sdram_time0 <= 5'd0;
        sdram_time1 <= 4'd0;
        wishbone_bridge_cmd_count <= 2'd0;
        wishbone_bridge_cmd_addr <= 19'd0;
        wishbone_bridge_cmd_we <= 1'd0;
        wishbone_bridge_wdata_converter_converter_mux <= 2'd0;
        wishbone_bridge_rdata_converter_converter_source_payload_data <= 128'd0;
        wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count <= 3'd0;
        wishbone_bridge_rdata_converter_converter_demux <= 2'd0;
        wishbone_bridge_rdata_converter_converter_strobe_all <= 1'd0;
        wishbone_bridge_aborted <= 1'd0;
        storage <= 8'd0;
        re <= 1'd0;
        basesoc_interface1_re <= 1'd0;
        basesoc_interface1_we <= 1'd0;
        socbushandler_slaves <= 5'd0;
        socbushandler_count <= 20'd1000000;
        csr_bankarray_sel_r <= 1'd0;
        basesoc_rs232phytx_state <= 1'd0;
        basesoc_rs232phyrx_state <= 1'd0;
        basesoc_grant <= 1'd0;
        basesoc_litespimmap_state <= 4'd0;
        basesoc_litespiphy_state <= 2'd0;
        basesoc_litedramcore_refresher_state <= 2'd0;
        basesoc_litedramcore_bankmachine0_state <= 3'd0;
        basesoc_litedramcore_bankmachine1_state <= 3'd0;
        basesoc_litedramcore_bankmachine2_state <= 3'd0;
        basesoc_litedramcore_bankmachine3_state <= 3'd0;
        basesoc_litedramcore_multiplexer_state <= 3'd0;
        basesoc_litedramcore_new_master_wdata_ready <= 1'd0;
        basesoc_litedramcore_new_master_rdata_valid0 <= 1'd0;
        basesoc_litedramcore_new_master_rdata_valid1 <= 1'd0;
        basesoc_litedramcore_new_master_rdata_valid2 <= 1'd0;
        basesoc_litedramcore_new_master_rdata_valid3 <= 1'd0;
        basesoc_fullmemorywe_state <= 2'd0;
        basesoc_litedramnativeportconverter_state <= 1'd0;
        basesoc_fsm_state <= 2'd0;
        basesoc_wishbone2csr_state <= 2'd0;
    end
    regs0 <= serial_rx;
    regs1 <= regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Memory rom: 9548-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:9547];
initial begin
	$readmemh("colorlight_i5_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[basesoc_basesoc_adr];
end
assign basesoc_basesoc_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8
reg [31:0] sram[0:2047];
initial begin
	$readmemh("colorlight_i5_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin : mem_write_block
	integer we_index;
	for(we_index = 0; we_index < 4; we_index=we_index+1)
		if (basesoc_ram_we[we_index])
			sram[basesoc_ram_adr][we_index*8 +: 8] <= basesoc_ram_dat_w[we_index*8 +: 8];
	sram_adr0 <= basesoc_ram_adr;
end
assign basesoc_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 47-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:46];
initial begin
	$readmemh("colorlight_i5_mem.init", mem);
end
reg [5:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= csr_bankarray_adr;
end
assign csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (basesoc_uart_tx_fifo_wrport_we)
		storage_1[basesoc_uart_tx_fifo_wrport_adr] <= basesoc_uart_tx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[basesoc_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (basesoc_uart_tx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[basesoc_uart_tx_fifo_rdport_adr];
end
assign basesoc_uart_tx_fifo_wrport_dat_r = storage_1_dat0;
assign basesoc_uart_tx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Memory storage_2: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_2[0:15];
reg [9:0] storage_2_dat0;
reg [9:0] storage_2_dat1;
always @(posedge sys_clk) begin
	if (basesoc_uart_rx_fifo_wrport_we)
		storage_2[basesoc_uart_rx_fifo_wrport_adr] <= basesoc_uart_rx_fifo_wrport_dat_w;
	storage_2_dat0 <= storage_2[basesoc_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (basesoc_uart_rx_fifo_rdport_re)
		storage_2_dat1 <= storage_2[basesoc_uart_rx_fifo_rdport_adr];
end
assign basesoc_uart_rx_fifo_wrport_dat_r = storage_2_dat0;
assign basesoc_uart_rx_fifo_rdport_dat_r = storage_2_dat1;


//------------------------------------------------------------------------------
// Instance USRMCLK of USRMCLK Module.
//------------------------------------------------------------------------------
USRMCLK USRMCLK(
	// Inputs.
	.USRMCLKI  (spiflash_phy_clk_reg),
	.USRMCLKTS (1'd0)
);

//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [21:0] storage_3[0:7];
reg [21:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (sdram_bankmachine0_wrport_we)
		storage_3[sdram_bankmachine0_wrport_adr] <= sdram_bankmachine0_wrport_dat_w;
	storage_3_dat0 <= storage_3[sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign sdram_bankmachine0_wrport_dat_r = storage_3_dat0;
assign sdram_bankmachine0_rdport_dat_r = storage_3[sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [21:0] storage_4[0:7];
reg [21:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (sdram_bankmachine1_wrport_we)
		storage_4[sdram_bankmachine1_wrport_adr] <= sdram_bankmachine1_wrport_dat_w;
	storage_4_dat0 <= storage_4[sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign sdram_bankmachine1_wrport_dat_r = storage_4_dat0;
assign sdram_bankmachine1_rdport_dat_r = storage_4[sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [21:0] storage_5[0:7];
reg [21:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (sdram_bankmachine2_wrport_we)
		storage_5[sdram_bankmachine2_wrport_adr] <= sdram_bankmachine2_wrport_dat_w;
	storage_5_dat0 <= storage_5[sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign sdram_bankmachine2_wrport_dat_r = storage_5_dat0;
assign sdram_bankmachine2_rdport_dat_r = storage_5[sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 8-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [21:0] storage_6[0:7];
reg [21:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (sdram_bankmachine3_wrport_we)
		storage_6[sdram_bankmachine3_wrport_adr] <= sdram_bankmachine3_wrport_dat_w;
	storage_6_dat0 <= storage_6[sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign sdram_bankmachine3_wrport_dat_r = storage_6_dat0;
assign sdram_bankmachine3_rdport_dat_r = storage_6[sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory tag_mem: 512-words x 22-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [21:0] tag_mem[0:511];
reg [8:0] tag_mem_adr0;
always @(posedge sys_clk) begin
	if (tag_port_we)
		tag_mem[tag_port_adr] <= tag_port_dat_w;
	tag_mem_adr0 <= tag_port_adr;
end
assign tag_port_dat_r = tag_mem[tag_mem_adr0];


(* FREQUENCY_PIN_CLKI = "25.0", FREQUENCY_PIN_CLKOP = "60.0", FREQUENCY_PIN_CLKOS = "60.0", ICP_CURRENT = "6", LPF_RESISTOR = "16", MFG_ENABLE_FILTEROPAMP = "1", MFG_GMCREF_SEL = "2" *)
//------------------------------------------------------------------------------
// Instance EHXPLLL of EHXPLLL Module.
//------------------------------------------------------------------------------
EHXPLLL #(
	// Parameters.
	.CLKFB_DIV     (5'd24),
	.CLKI_DIV      (1'd1),
	.CLKOP_CPHASE  (4'd9),
	.CLKOP_DIV     (4'd10),
	.CLKOP_ENABLE  ("ENABLED"),
	.CLKOP_FPHASE  (1'd0),
	.CLKOS2_CPHASE (1'd0),
	.CLKOS2_DIV    (1'd1),
	.CLKOS2_ENABLE ("ENABLED"),
	.CLKOS2_FPHASE (1'd0),
	.CLKOS_CPHASE  (4'd14),
	.CLKOS_DIV     (4'd10),
	.CLKOS_ENABLE  ("ENABLED"),
	.CLKOS_FPHASE  (1'd0),
	.FEEDBK_PATH   ("INT_OS2")
) EHXPLLL (
	// Inputs.
	.CLKI   (clkin),
	.RST    (reset),
	.STDBY  (stdby),

	// Outputs.
	.CLKOP  (clkout0),
	.CLKOS  (clkout1),
	.CLKOS2 (basesoc_crg_ecp5pll),
	.LOCK   (basesoc_crg_locked)
);

//------------------------------------------------------------------------------
// Instance picorv32 of picorv32 Module.
//------------------------------------------------------------------------------
picorv32 #(
	// Parameters.
	.CATCH_ILLINSN        (1'd1),
	.CATCH_MISALIGN       (1'd1),
	.ENABLE_COUNTERS      (1'd1),
	.ENABLE_COUNTERS64    (1'd1),
	.ENABLE_DIV           (1'd1),
	.ENABLE_FAST_MUL      (1'd0),
	.ENABLE_IRQ           (1'd1),
	.ENABLE_IRQ_QREGS     (1'd1),
	.ENABLE_IRQ_TIMER     (1'd1),
	.ENABLE_MUL           (1'd1),
	.ENABLE_PCPI          (1'd0),
	.ENABLE_REGS_16_31    (1'd1),
	.ENABLE_REGS_DUALPORT (1'd1),
	.ENABLE_TRACE         (1'd0),
	.LATCHED_IRQ          (32'd4294967295),
	.LATCHED_MEM_RDATA    (1'd0),
	.MASKED_IRQ           (1'd0),
	.PROGADDR_IRQ         (5'd16),
	.PROGADDR_RESET       (1'd0),
	.STACKADDR            (32'd4294967295),
	.TWO_CYCLE_ALU        (1'd0),
	.TWO_CYCLE_COMPARE    (1'd0),
	.TWO_STAGE_SHIFT      (1'd1)
) picorv32 (
	// Inputs.
	.clk          (sys_clk),
	.irq          (basesoc_picorv32_interrupt),
	.mem_rdata    (basesoc_picorv32_mem_rdata),
	.mem_ready    (basesoc_picorv32_mem_ready),
	.pcpi_rd      (1'd0),
	.pcpi_ready   (1'd0),
	.pcpi_wait    (1'd0),
	.pcpi_wr      (1'd0),
	.resetn       ((~(sys_rst | basesoc_picorv32_reset))),

	// Outputs.
	.eoi          (basesoc_picorv329),
	.mem_addr     (basesoc_picorv32_mem_addr),
	.mem_instr    (basesoc_picorv32_mem_instr),
	.mem_la_addr  (basesoc_picorv322),
	.mem_la_read  (basesoc_picorv320),
	.mem_la_wdata (basesoc_picorv323),
	.mem_la_write (basesoc_picorv321),
	.mem_la_wstrb (basesoc_picorv324),
	.mem_valid    (basesoc_picorv32_mem_valid),
	.mem_wdata    (basesoc_picorv32_mem_wdata),
	.mem_wstrb    (basesoc_picorv32_mem_wstrb),
	.pcpi_insn    (basesoc_picorv326),
	.pcpi_rs1     (basesoc_picorv327),
	.pcpi_rs2     (basesoc_picorv328),
	.pcpi_valid   (basesoc_picorv325),
	.trap         (basesoc_picorv32_trap)
);

//------------------------------------------------------------------------------
// Memory data_mem_grain0: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain0[0:511];
reg [8:0] data_mem_grain0_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[0])
		data_mem_grain0[data_port_adr] <= data_port_dat_w[7:0];
	data_mem_grain0_adr0 <= data_port_adr;
end
assign data_port_dat_r[7:0] = data_mem_grain0[data_mem_grain0_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain1: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain1[0:511];
reg [8:0] data_mem_grain1_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[1])
		data_mem_grain1[data_port_adr] <= data_port_dat_w[15:8];
	data_mem_grain1_adr0 <= data_port_adr;
end
assign data_port_dat_r[15:8] = data_mem_grain1[data_mem_grain1_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain2: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain2[0:511];
reg [8:0] data_mem_grain2_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[2])
		data_mem_grain2[data_port_adr] <= data_port_dat_w[23:16];
	data_mem_grain2_adr0 <= data_port_adr;
end
assign data_port_dat_r[23:16] = data_mem_grain2[data_mem_grain2_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain3: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain3[0:511];
reg [8:0] data_mem_grain3_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[3])
		data_mem_grain3[data_port_adr] <= data_port_dat_w[31:24];
	data_mem_grain3_adr0 <= data_port_adr;
end
assign data_port_dat_r[31:24] = data_mem_grain3[data_mem_grain3_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain4: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain4[0:511];
reg [8:0] data_mem_grain4_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[4])
		data_mem_grain4[data_port_adr] <= data_port_dat_w[39:32];
	data_mem_grain4_adr0 <= data_port_adr;
end
assign data_port_dat_r[39:32] = data_mem_grain4[data_mem_grain4_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain5: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain5[0:511];
reg [8:0] data_mem_grain5_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[5])
		data_mem_grain5[data_port_adr] <= data_port_dat_w[47:40];
	data_mem_grain5_adr0 <= data_port_adr;
end
assign data_port_dat_r[47:40] = data_mem_grain5[data_mem_grain5_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain6: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain6[0:511];
reg [8:0] data_mem_grain6_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[6])
		data_mem_grain6[data_port_adr] <= data_port_dat_w[55:48];
	data_mem_grain6_adr0 <= data_port_adr;
end
assign data_port_dat_r[55:48] = data_mem_grain6[data_mem_grain6_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain7: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain7[0:511];
reg [8:0] data_mem_grain7_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[7])
		data_mem_grain7[data_port_adr] <= data_port_dat_w[63:56];
	data_mem_grain7_adr0 <= data_port_adr;
end
assign data_port_dat_r[63:56] = data_mem_grain7[data_mem_grain7_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain8: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain8[0:511];
reg [8:0] data_mem_grain8_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[8])
		data_mem_grain8[data_port_adr] <= data_port_dat_w[71:64];
	data_mem_grain8_adr0 <= data_port_adr;
end
assign data_port_dat_r[71:64] = data_mem_grain8[data_mem_grain8_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain9: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain9[0:511];
reg [8:0] data_mem_grain9_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[9])
		data_mem_grain9[data_port_adr] <= data_port_dat_w[79:72];
	data_mem_grain9_adr0 <= data_port_adr;
end
assign data_port_dat_r[79:72] = data_mem_grain9[data_mem_grain9_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain10: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain10[0:511];
reg [8:0] data_mem_grain10_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[10])
		data_mem_grain10[data_port_adr] <= data_port_dat_w[87:80];
	data_mem_grain10_adr0 <= data_port_adr;
end
assign data_port_dat_r[87:80] = data_mem_grain10[data_mem_grain10_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain11: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain11[0:511];
reg [8:0] data_mem_grain11_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[11])
		data_mem_grain11[data_port_adr] <= data_port_dat_w[95:88];
	data_mem_grain11_adr0 <= data_port_adr;
end
assign data_port_dat_r[95:88] = data_mem_grain11[data_mem_grain11_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain12: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain12[0:511];
reg [8:0] data_mem_grain12_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[12])
		data_mem_grain12[data_port_adr] <= data_port_dat_w[103:96];
	data_mem_grain12_adr0 <= data_port_adr;
end
assign data_port_dat_r[103:96] = data_mem_grain12[data_mem_grain12_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain13: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain13[0:511];
reg [8:0] data_mem_grain13_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[13])
		data_mem_grain13[data_port_adr] <= data_port_dat_w[111:104];
	data_mem_grain13_adr0 <= data_port_adr;
end
assign data_port_dat_r[111:104] = data_mem_grain13[data_mem_grain13_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain14: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain14[0:511];
reg [8:0] data_mem_grain14_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[14])
		data_mem_grain14[data_port_adr] <= data_port_dat_w[119:112];
	data_mem_grain14_adr0 <= data_port_adr;
end
assign data_port_dat_r[119:112] = data_mem_grain14[data_mem_grain14_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain15: 512-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
reg [7:0] data_mem_grain15[0:511];
reg [8:0] data_mem_grain15_adr0;
always @(posedge sys_clk) begin
	if (data_port_we[15])
		data_mem_grain15[data_port_adr] <= data_port_dat_w[127:120];
	data_mem_grain15_adr0 <= data_port_adr;
end
assign data_port_dat_r[127:120] = data_mem_grain15[data_mem_grain15_adr0];


//------------------------------------------------------------------------------
// Instance FD1S3BX of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX(
	// Inputs.
	.CK (sys_clk),
	.D  (1'd0),
	.PD ((~locked)),

	// Outputs.
	.Q  (rst10)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_1 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_1(
	// Inputs.
	.CK (sys_clk),
	.D  (rst10),
	.PD ((~locked)),

	// Outputs.
	.Q  (sys_rst)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_2 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_2(
	// Inputs.
	.CK (sys_ps_clk),
	.D  (1'd0),
	.PD ((~locked)),

	// Outputs.
	.Q  (rst11)
);

//------------------------------------------------------------------------------
// Instance FD1S3BX_3 of FD1S3BX Module.
//------------------------------------------------------------------------------
FD1S3BX FD1S3BX_3(
	// Inputs.
	.CK (sys_ps_clk),
	.D  (rst11),
	.PD ((~locked)),

	// Outputs.
	.Q  (sys_ps_rst)
);

//------------------------------------------------------------------------------
// Instance ODDRX1F of ODDRX1F Module.
//------------------------------------------------------------------------------
ODDRX1F ODDRX1F(
	// Inputs.
	.D0   (1'd1),
	.D1   (1'd0),
	.SCLK (sys_ps_clk),

	// Outputs.
	.Q    (sdram_clock)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX(
	// Inputs.
	.D    (spiflash_phy_cs_n),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (spiflash_cs_n)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_1 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_1(
	// Inputs.
	.D    (spiflash_phy_dq_o),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (spiflash_mosi)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX(
	// Inputs.
	.D    (spiflash_miso),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (spiflash_phy_dq_i[1])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_2 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_2(
	// Inputs.
	.D    (dfi_p0_address[0]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[0])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_3 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_3(
	// Inputs.
	.D    (dfi_p0_address[1]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[1])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_4 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_4(
	// Inputs.
	.D    (dfi_p0_address[2]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[2])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_5 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_5(
	// Inputs.
	.D    (dfi_p0_address[3]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[3])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_6 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_6(
	// Inputs.
	.D    (dfi_p0_address[4]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[4])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_7 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_7(
	// Inputs.
	.D    (dfi_p0_address[5]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[5])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_8 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_8(
	// Inputs.
	.D    (dfi_p0_address[6]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[6])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_9 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_9(
	// Inputs.
	.D    (dfi_p0_address[7]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[7])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_10 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_10(
	// Inputs.
	.D    (dfi_p0_address[8]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[8])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_11 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_11(
	// Inputs.
	.D    (dfi_p0_address[9]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[9])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_12 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_12(
	// Inputs.
	.D    (dfi_p0_address[10]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_a[10])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_13 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_13(
	// Inputs.
	.D    (dfi_p0_bank[0]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_ba[0])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_14 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_14(
	// Inputs.
	.D    (dfi_p0_bank[1]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_ba[1])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_15 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_15(
	// Inputs.
	.D    (dfi_p0_ras_n),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_ras_n)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_16 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_16(
	// Inputs.
	.D    (dfi_p0_cas_n),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_cas_n)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_17 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_17(
	// Inputs.
	.D    (dfi_p0_we_n),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (sdram_we_n)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO (
	// Inputs.
	.B (sdram_dq[0]),
	.I (latticeecp5trellissdrtristateimpl0__o),
	.T (latticeecp5trellissdrtristateimpl0_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl0__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_1 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_1 (
	// Inputs.
	.B (sdram_dq[1]),
	.I (latticeecp5trellissdrtristateimpl1__o),
	.T (latticeecp5trellissdrtristateimpl1_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl1__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_2 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_2 (
	// Inputs.
	.B (sdram_dq[2]),
	.I (latticeecp5trellissdrtristateimpl2__o),
	.T (latticeecp5trellissdrtristateimpl2_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl2__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_3 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_3 (
	// Inputs.
	.B (sdram_dq[3]),
	.I (latticeecp5trellissdrtristateimpl3__o),
	.T (latticeecp5trellissdrtristateimpl3_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl3__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_4 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_4 (
	// Inputs.
	.B (sdram_dq[4]),
	.I (latticeecp5trellissdrtristateimpl4__o),
	.T (latticeecp5trellissdrtristateimpl4_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl4__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_5 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_5 (
	// Inputs.
	.B (sdram_dq[5]),
	.I (latticeecp5trellissdrtristateimpl5__o),
	.T (latticeecp5trellissdrtristateimpl5_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl5__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_6 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_6 (
	// Inputs.
	.B (sdram_dq[6]),
	.I (latticeecp5trellissdrtristateimpl6__o),
	.T (latticeecp5trellissdrtristateimpl6_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl6__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_7 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_7 (
	// Inputs.
	.B (sdram_dq[7]),
	.I (latticeecp5trellissdrtristateimpl7__o),
	.T (latticeecp5trellissdrtristateimpl7_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl7__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_8 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_8 (
	// Inputs.
	.B (sdram_dq[8]),
	.I (latticeecp5trellissdrtristateimpl8__o),
	.T (latticeecp5trellissdrtristateimpl8_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl8__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_9 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_9 (
	// Inputs.
	.B (sdram_dq[9]),
	.I (latticeecp5trellissdrtristateimpl9__o),
	.T (latticeecp5trellissdrtristateimpl9_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl9__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_10 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_10 (
	// Inputs.
	.B (sdram_dq[10]),
	.I (latticeecp5trellissdrtristateimpl10__o),
	.T (latticeecp5trellissdrtristateimpl10_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl10__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_11 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_11 (
	// Inputs.
	.B (sdram_dq[11]),
	.I (latticeecp5trellissdrtristateimpl11__o),
	.T (latticeecp5trellissdrtristateimpl11_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl11__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_12 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_12 (
	// Inputs.
	.B (sdram_dq[12]),
	.I (latticeecp5trellissdrtristateimpl12__o),
	.T (latticeecp5trellissdrtristateimpl12_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl12__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_13 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_13 (
	// Inputs.
	.B (sdram_dq[13]),
	.I (latticeecp5trellissdrtristateimpl13__o),
	.T (latticeecp5trellissdrtristateimpl13_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl13__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_14 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_14 (
	// Inputs.
	.B (sdram_dq[14]),
	.I (latticeecp5trellissdrtristateimpl14__o),
	.T (latticeecp5trellissdrtristateimpl14_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl14__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_15 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_15 (
	// Inputs.
	.B (sdram_dq[15]),
	.I (latticeecp5trellissdrtristateimpl15__o),
	.T (latticeecp5trellissdrtristateimpl15_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl15__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_16 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_16 (
	// Inputs.
	.B (sdram_dq[16]),
	.I (latticeecp5trellissdrtristateimpl16__o),
	.T (latticeecp5trellissdrtristateimpl16_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl16__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_17 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_17 (
	// Inputs.
	.B (sdram_dq[17]),
	.I (latticeecp5trellissdrtristateimpl17__o),
	.T (latticeecp5trellissdrtristateimpl17_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl17__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_18 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_18 (
	// Inputs.
	.B (sdram_dq[18]),
	.I (latticeecp5trellissdrtristateimpl18__o),
	.T (latticeecp5trellissdrtristateimpl18_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl18__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_19 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_19 (
	// Inputs.
	.B (sdram_dq[19]),
	.I (latticeecp5trellissdrtristateimpl19__o),
	.T (latticeecp5trellissdrtristateimpl19_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl19__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_20 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_20 (
	// Inputs.
	.B (sdram_dq[20]),
	.I (latticeecp5trellissdrtristateimpl20__o),
	.T (latticeecp5trellissdrtristateimpl20_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl20__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_21 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_21 (
	// Inputs.
	.B (sdram_dq[21]),
	.I (latticeecp5trellissdrtristateimpl21__o),
	.T (latticeecp5trellissdrtristateimpl21_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl21__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_22 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_22 (
	// Inputs.
	.B (sdram_dq[22]),
	.I (latticeecp5trellissdrtristateimpl22__o),
	.T (latticeecp5trellissdrtristateimpl22_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl22__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_23 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_23 (
	// Inputs.
	.B (sdram_dq[23]),
	.I (latticeecp5trellissdrtristateimpl23__o),
	.T (latticeecp5trellissdrtristateimpl23_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl23__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_24 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_24 (
	// Inputs.
	.B (sdram_dq[24]),
	.I (latticeecp5trellissdrtristateimpl24__o),
	.T (latticeecp5trellissdrtristateimpl24_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl24__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_25 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_25 (
	// Inputs.
	.B (sdram_dq[25]),
	.I (latticeecp5trellissdrtristateimpl25__o),
	.T (latticeecp5trellissdrtristateimpl25_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl25__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_26 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_26 (
	// Inputs.
	.B (sdram_dq[26]),
	.I (latticeecp5trellissdrtristateimpl26__o),
	.T (latticeecp5trellissdrtristateimpl26_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl26__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_27 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_27 (
	// Inputs.
	.B (sdram_dq[27]),
	.I (latticeecp5trellissdrtristateimpl27__o),
	.T (latticeecp5trellissdrtristateimpl27_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl27__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_28 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_28 (
	// Inputs.
	.B (sdram_dq[28]),
	.I (latticeecp5trellissdrtristateimpl28__o),
	.T (latticeecp5trellissdrtristateimpl28_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl28__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_29 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_29 (
	// Inputs.
	.B (sdram_dq[29]),
	.I (latticeecp5trellissdrtristateimpl29__o),
	.T (latticeecp5trellissdrtristateimpl29_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl29__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_30 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_30 (
	// Inputs.
	.B (sdram_dq[30]),
	.I (latticeecp5trellissdrtristateimpl30__o),
	.T (latticeecp5trellissdrtristateimpl30_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl30__i)
);

//------------------------------------------------------------------------------
// Instance TRELLIS_IO_31 of TRELLIS_IO Module.
//------------------------------------------------------------------------------
TRELLIS_IO #(
	// Parameters.
	.DIR ("BIDIR")
) TRELLIS_IO_31 (
	// Inputs.
	.B (sdram_dq[31]),
	.I (latticeecp5trellissdrtristateimpl31__o),
	.T (latticeecp5trellissdrtristateimpl31_oe_n),

	// Outputs.
	.O (latticeecp5trellissdrtristateimpl31__i)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_18 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_18(
	// Inputs.
	.D    (dfi_p0_wrdata[0]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl0__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_19 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_19(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl0_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_1 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_1(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl0__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[0])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_20 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_20(
	// Inputs.
	.D    (dfi_p0_wrdata[1]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl1__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_21 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_21(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl1_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_2 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_2(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl1__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[1])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_22 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_22(
	// Inputs.
	.D    (dfi_p0_wrdata[2]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl2__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_23 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_23(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl2_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_3 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_3(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl2__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[2])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_24 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_24(
	// Inputs.
	.D    (dfi_p0_wrdata[3]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl3__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_25 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_25(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl3_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_4 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_4(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl3__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[3])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_26 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_26(
	// Inputs.
	.D    (dfi_p0_wrdata[4]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl4__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_27 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_27(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl4_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_5 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_5(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl4__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[4])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_28 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_28(
	// Inputs.
	.D    (dfi_p0_wrdata[5]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl5__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_29 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_29(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl5_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_6 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_6(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl5__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[5])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_30 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_30(
	// Inputs.
	.D    (dfi_p0_wrdata[6]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl6__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_31 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_31(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl6_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_7 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_7(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl6__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[6])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_32 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_32(
	// Inputs.
	.D    (dfi_p0_wrdata[7]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl7__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_33 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_33(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl7_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_8 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_8(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl7__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[7])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_34 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_34(
	// Inputs.
	.D    (dfi_p0_wrdata[8]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl8__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_35 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_35(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl8_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_9 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_9(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl8__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[8])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_36 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_36(
	// Inputs.
	.D    (dfi_p0_wrdata[9]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl9__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_37 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_37(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl9_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_10 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_10(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl9__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[9])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_38 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_38(
	// Inputs.
	.D    (dfi_p0_wrdata[10]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl10__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_39 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_39(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl10_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_11 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_11(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl10__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[10])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_40 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_40(
	// Inputs.
	.D    (dfi_p0_wrdata[11]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl11__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_41 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_41(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl11_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_12 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_12(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl11__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[11])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_42 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_42(
	// Inputs.
	.D    (dfi_p0_wrdata[12]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl12__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_43 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_43(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl12_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_13 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_13(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl12__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[12])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_44 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_44(
	// Inputs.
	.D    (dfi_p0_wrdata[13]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl13__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_45 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_45(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl13_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_14 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_14(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl13__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[13])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_46 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_46(
	// Inputs.
	.D    (dfi_p0_wrdata[14]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl14__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_47 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_47(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl14_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_15 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_15(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl14__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[14])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_48 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_48(
	// Inputs.
	.D    (dfi_p0_wrdata[15]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl15__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_49 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_49(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl15_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_16 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_16(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl15__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[15])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_50 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_50(
	// Inputs.
	.D    (dfi_p0_wrdata[16]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl16__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_51 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_51(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl16_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_17 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_17(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl16__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[16])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_52 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_52(
	// Inputs.
	.D    (dfi_p0_wrdata[17]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl17__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_53 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_53(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl17_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_18 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_18(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl17__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[17])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_54 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_54(
	// Inputs.
	.D    (dfi_p0_wrdata[18]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl18__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_55 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_55(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl18_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_19 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_19(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl18__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[18])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_56 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_56(
	// Inputs.
	.D    (dfi_p0_wrdata[19]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl19__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_57 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_57(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl19_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_20 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_20(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl19__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[19])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_58 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_58(
	// Inputs.
	.D    (dfi_p0_wrdata[20]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl20__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_59 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_59(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl20_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_21 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_21(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl20__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[20])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_60 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_60(
	// Inputs.
	.D    (dfi_p0_wrdata[21]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl21__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_61 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_61(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl21_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_22 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_22(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl21__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[21])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_62 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_62(
	// Inputs.
	.D    (dfi_p0_wrdata[22]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl22__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_63 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_63(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl22_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_23 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_23(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl22__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[22])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_64 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_64(
	// Inputs.
	.D    (dfi_p0_wrdata[23]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl23__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_65 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_65(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl23_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_24 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_24(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl23__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[23])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_66 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_66(
	// Inputs.
	.D    (dfi_p0_wrdata[24]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl24__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_67 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_67(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl24_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_25 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_25(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl24__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[24])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_68 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_68(
	// Inputs.
	.D    (dfi_p0_wrdata[25]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl25__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_69 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_69(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl25_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_26 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_26(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl25__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[25])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_70 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_70(
	// Inputs.
	.D    (dfi_p0_wrdata[26]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl26__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_71 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_71(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl26_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_27 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_27(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl26__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[26])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_72 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_72(
	// Inputs.
	.D    (dfi_p0_wrdata[27]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl27__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_73 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_73(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl27_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_28 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_28(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl27__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[27])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_74 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_74(
	// Inputs.
	.D    (dfi_p0_wrdata[28]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl28__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_75 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_75(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl28_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_29 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_29(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl28__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[28])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_76 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_76(
	// Inputs.
	.D    (dfi_p0_wrdata[29]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl29__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_77 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_77(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl29_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_30 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_30(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl29__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[29])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_78 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_78(
	// Inputs.
	.D    (dfi_p0_wrdata[30]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl30__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_79 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_79(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl30_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_31 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_31(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl30__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[30])
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_80 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_80(
	// Inputs.
	.D    (dfi_p0_wrdata[31]),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl31__o)
);

//------------------------------------------------------------------------------
// Instance OFS1P3BX_81 of OFS1P3BX Module.
//------------------------------------------------------------------------------
OFS1P3BX OFS1P3BX_81(
	// Inputs.
	.D    ((~dfi_p0_wrdata_en)),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (latticeecp5trellissdrtristateimpl31_oe_n)
);

//------------------------------------------------------------------------------
// Instance IFS1P3BX_32 of IFS1P3BX Module.
//------------------------------------------------------------------------------
IFS1P3BX IFS1P3BX_32(
	// Inputs.
	.D    (latticeecp5trellissdrtristateimpl31__i),
	.PD   (1'd0),
	.SCLK (sys_clk),
	.SP   (1'd1),

	// Outputs.
	.Q    (dfi_p0_rddata[31])
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2025-11-28 16:57:12.
//------------------------------------------------------------------------------
