Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  2 01:57:14 2023
| Host         : DESKTOP-6I43JMK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MAIN_control_sets_placed.rpt
| Design       : MAIN
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           25 |
| No           | No                    | Yes                    |              36 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG        | deb1/counter_reg[2]_0 |                  |                2 |              2 |         1.00 |
|  ok2__0               |                       |                  |                1 |              2 |         2.00 |
|  send5_reg[4]_i_2_n_0 |                       |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG        |                       | deb2/Q2_reg_0[0] |                2 |              5 |         2.50 |
|  send7_reg[4]_i_2_n_0 |                       |                  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG        | p_0_in__0             |                  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG        | seq0                  |                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG        |                       |                  |               10 |             22 |         2.20 |
|  send6__0             |                       |                  |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG        |                       | rst_IBUF         |               13 |             31 |         2.38 |
|  CNT1_reg[0]_i_4_n_0  | CNT1[0]_i_2_n_0       | CNT1[0]_i_1_n_0  |                8 |             32 |         4.00 |
|  CNT2_reg[0]_i_3_n_0  | CNT1[0]_i_2_n_0       | CNT2[0]_i_1_n_0  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG        | deb2/Q3_reg_0         | deb2/Q3_reg_1    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG        | deb2/Q3_reg_0         | deb2/clear       |                8 |             32 |         4.00 |
+-----------------------+-----------------------+------------------+------------------+----------------+--------------+


