Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov  3 13:59:41 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/LeNet_wrapper_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                       Path #1                                                      |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                             |
| Path Delay                | 9.659                                                                                                              |
| Logic Delay               | 2.861(30%)                                                                                                         |
| Net Delay                 | 6.798(70%)                                                                                                         |
| Clock Skew                | -0.049                                                                                                             |
| Slack                     | -0.267                                                                                                             |
| Clock Uncertainty         | 0.035                                                                                                              |
| Clock Relationship        | Safely Timed                                                                                                       |
| Clock Delay Group         | Same Clock                                                                                                         |
| Logic Levels              | 12                                                                                                                 |
| Routes                    | NA                                                                                                                 |
| Logical Path              | FDRE/C-(3)-LUT6-(1)-LUT6-(5)-LUT3-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(2)-LUT6-(3)-LUT2-(5)-LUT4-(32)-FDRE/R |
| Start Point Clock         | ap_clk                                                                                                             |
| End Point Clock           | ap_clk                                                                                                             |
| DSP Block                 | None                                                                                                               |
| RAM Registers             | None-None                                                                                                          |
| IO Crossings              | 0                                                                                                                  |
| Config Crossings          | 0                                                                                                                  |
| SLR Crossings             | 0                                                                                                                  |
| PBlocks                   | 0                                                                                                                  |
| High Fanout               | 32                                                                                                                 |
| Dont Touch                | 0                                                                                                                  |
| Mark Debug                | 0                                                                                                                  |
| Start Point Pin Primitive | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/R                                                                                                             |
| Start Point Pin           | inp_fu_76_reg[9]/C                                                                                                 |
| End Point Pin             | kx_fu_80_reg[0]/R                                                                                                  |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+-----+
| End Point Clock | Requirement |  2  |  9  |  10 | 11 |  12 |
+-----------------+-------------+-----+-----+-----+----+-----+
| ap_clk          | 10.000ns    | 192 | 100 | 289 | 59 | 360 |
+-----------------+-------------+-----+-----+-----+----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


