Analysis & Synthesis report for ece385_finalprj
Sun Nov 24 16:57:45 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|State
 12. State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next
 13. State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state
 14. State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next
 15. State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state
 16. State Machine - |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize
 17. State Machine - |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state
 18. State Machine - |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state
 19. State Machine - |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|state
 20. State Machine - |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 28. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 29. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 30. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 31. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 32. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 33. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 34. Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 35. Source assignments for final_soc:final_subsystem|final_soc_PLL:pll
 36. Source assignments for final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3
 37. Source assignments for final_soc:final_subsystem|final_soc_SDRAM:sdram
 38. Source assignments for final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 39. Source assignments for final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 40. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux
 41. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux_001
 42. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 43. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:cmd_demux_003
 44. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux
 45. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:rsp_demux_001
 46. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_002
 47. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_003
 48. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_004
 49. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_005
 50. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_006
 51. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_007
 52. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_008
 53. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_009
 54. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_010
 55. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_011
 56. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_012
 57. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_013
 58. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 67. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 68. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 69. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 70. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 71. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 72. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 73. Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 74. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller
 75. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 76. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 77. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 78. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 79. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated
 82. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a
 83. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram
 84. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b
 85. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 87. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram
 88. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 89. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 90. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 91. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 92. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 93. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy
 94. Parameter Settings for User Entity Instance: final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont
 95. Parameter Settings for User Entity Instance: final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1
 96. Parameter Settings for User Entity Instance: final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram2
 97. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 98. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 99. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:gpu_core_0_gpu_master_translator
100. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_controller_0_vga_master_translator
101. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator
102. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator
103. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
104. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator
105. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator
106. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator
107. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
108. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator
109. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
110. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
111. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
112. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
113. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
114. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
115. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
116. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
117. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:gpu_core_0_gpu_master_agent
118. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_controller_0_vga_master_agent
119. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent
120. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent
121. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
122. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
125. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent
126. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent
129. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent
132. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
135. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent
138. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
141. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
144. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
147. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
150. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
153. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
154. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
155. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
156. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
159. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
162. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
163. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
164. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router_001|final_soc_mm_interconnect_0_router_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_006|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_007|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_008|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_009|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_010|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_011|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_012|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_013|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_014|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_015|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_016|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_017|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
191. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
192. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
193. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
194. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
195. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
196. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
197. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
198. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
199. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
200. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
201. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
202. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
203. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
204. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
205. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
206. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
207. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
208. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
209. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
210. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
211. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
212. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
213. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
214. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
215. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
216. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
217. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
218. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
219. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
220. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
221. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
222. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
223. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
224. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
225. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
226. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
227. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
228. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
229. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
230. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
231. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
232. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
233. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
234. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
235. Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
236. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller
237. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
238. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
239. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001
240. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
241. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
242. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_002
243. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
244. Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
245. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0
246. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0
247. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0
248. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0
249. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0
250. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1
251. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1
252. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1
253. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1
254. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0
255. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0
256. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0
257. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_mult:Mult0
258. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0
259. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_mult:Mult0
260. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult0
261. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult14
262. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]|lpm_mult:Mult0
263. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]|lpm_mult:Mult14
264. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult5
265. Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult5
266. altsyncram Parameter Settings by Entity Instance
267. scfifo Parameter Settings by Entity Instance
268. lpm_mult Parameter Settings by Entity Instance
269. Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
270. Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_002"
271. Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
272. Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_001"
273. Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
274. Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller"
275. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
276. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
277. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
278. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
279. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
280. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
281. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
282. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
283. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
284. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
285. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
286. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
287. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_006|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode"
288. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode"
289. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode"
290. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
291. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
292. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode"
293. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
294. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
295. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
296. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
297. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
298. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
299. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
300. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
301. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
302. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
303. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
304. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
305. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
306. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
307. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
308. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
309. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo"
310. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent"
311. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
312. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
313. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo"
314. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent"
315. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo"
316. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent"
317. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo"
318. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent"
319. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
320. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
321. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
322. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
323. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
324. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_controller_0_vga_master_agent"
325. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
326. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
327. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
328. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
329. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
330. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
331. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
332. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
333. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
334. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
335. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator"
336. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator"
337. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator"
338. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
339. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
340. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
341. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_controller_0_vga_master_translator"
342. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:gpu_core_0_gpu_master_translator"
343. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic"
344. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0"
345. Port Connectivity Checks: "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram2"
346. Port Connectivity Checks: "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1"
347. Port Connectivity Checks: "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0"
348. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module"
349. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1"
350. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_PLL:pll"
351. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy"
352. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
353. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
354. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_pib:the_final_soc_NIOS2_cpu_nios2_oci_pib"
355. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo|final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc"
356. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dtrace:the_final_soc_NIOS2_cpu_nios2_oci_dtrace|final_soc_NIOS2_cpu_nios2_oci_td_mode:final_soc_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode"
357. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_itrace:the_final_soc_NIOS2_cpu_nios2_oci_itrace"
358. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk"
359. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_xbrk:the_final_soc_NIOS2_cpu_nios2_oci_xbrk"
360. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug"
361. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci"
362. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_test_bench:the_final_soc_NIOS2_cpu_test_bench"
363. Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2"
364. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3"
365. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2"
366. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|pos_edge_detect:posdetectors"
367. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1"
368. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]"
369. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]"
370. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]"
371. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[3]"
372. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]"
373. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[5]"
374. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[6]"
375. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[7]"
376. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer"
377. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|gen_prj_mat:m1"
378. Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0"
379. Port Connectivity Checks: "final_soc:final_subsystem"
380. Post-Synthesis Netlist Statistics for Top Partition
381. Elapsed Time Per Partition
382. Analysis & Synthesis Messages
383. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 24 16:57:45 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ece385_finalprj                             ;
; Top-level Entity Name              ; final_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 21,916                                      ;
;     Total combinational functions  ; 20,403                                      ;
;     Dedicated logic registers      ; 3,278                                       ;
; Total registers                    ; 3278                                        ;
; Total pins                         ; 194                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 26,624                                      ;
; Embedded Multiplier 9-bit elements ; 42                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; final_top          ; ece385_finalprj    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                             ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; rasterizer.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv                                                                                   ;             ;
; matrix_ops.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv                                                                                   ;             ;
; gpu_core.sv                                                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv                                                                                     ;             ;
; HexDriver.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/HexDriver.sv                                                                                    ;             ;
; final_top.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv                                                                                    ;             ;
; final_soc/synthesis/final_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v                                                                 ; final_soc   ;
; final_soc/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v                                        ; final_soc   ;
; final_soc/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_synchronizer.v                                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_irq_mapper.sv                                          ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v                                    ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ; final_soc   ;
; final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_003.sv                       ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_002.sv                       ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv                       ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv                       ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_003.sv                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_002.sv                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv                            ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_master_agent.sv                                    ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_master_translator.sv                               ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_timer_0.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_timer_0.v                                              ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v                                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v                                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v                                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_keycode.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_keycode.v                                              ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v                                          ; final_soc   ;
; final_soc/synthesis/submodules/avalon_vga_interface.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_vga_interface.sv                                          ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_SDRAM.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v                                                ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_PLL.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v                                                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2.v                                                ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v                                            ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_sysclk.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_sysclk.v                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_tck.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_tck.v                            ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu_test_bench.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_test_bench.v                                 ; final_soc   ;
; final_soc/synthesis/submodules/avalon_gpu_interface.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_gpu_interface.sv                                          ; final_soc   ;
; VGA_controller.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv                                                                               ;             ;
; util.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/kpalani/Desktop/ece385_finalprj/util.sv                                                                                         ;             ;
; vga_ram0.txt                                                                                    ; yes             ; Auto-Found File                                       ; C:/Users/kpalani/Desktop/ece385_finalprj/vga_ram0.txt                                                                                    ;             ;
; vga_ram1.txt                                                                                    ; yes             ; Auto-Found File                                       ; C:/Users/kpalani/Desktop/ece385_finalprj/vga_ram1.txt                                                                                    ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;             ;
; aglobal181.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                    ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                        ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                        ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                      ;             ;
; db/altsyncram_6mc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_6mc1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                         ;             ;
; db/altsyncram_ac71.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ac71.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                 ;             ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                        ;             ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                     ;             ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                      ;             ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                      ;             ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                      ;             ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                      ;             ;
; db/scfifo_jr21.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/scfifo_jr21.tdf                                                                              ;             ;
; db/a_dpfifo_l011.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/a_dpfifo_l011.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_do7.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/cntr_do7.tdf                                                                                 ;             ;
; db/altsyncram_nio1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_nio1.tdf                                                                          ;             ;
; db/cntr_1ob.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/cntr_1ob.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                               ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                       ; altera_sld  ;
; db/ip/sldf08ad1f3/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                  ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                    ;             ;
; db/altsyncram_ugi1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ugi1.tdf                                                                          ;             ;
; db/ece385_finalprj.ram0_vga_ram_e844ddfa.hdl.mif                                                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/kpalani/Desktop/ece385_finalprj/db/ece385_finalprj.ram0_vga_ram_e844ddfa.hdl.mif                                                ;             ;
; lpm_divide.tdf                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                    ;             ;
; abs_divider.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                   ;             ;
; sign_div_unsign.inc                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                               ;             ;
; db/lpm_divide_92p.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/lpm_divide_92p.tdf                                                                           ;             ;
; db/abs_divider_4dg.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/abs_divider_4dg.tdf                                                                          ;             ;
; db/alt_u_div_6af.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/alt_u_div_6af.tdf                                                                            ;             ;
; db/add_sub_7pc.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/add_sub_7pc.tdf                                                                              ;             ;
; db/add_sub_8pc.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/add_sub_8pc.tdf                                                                              ;             ;
; db/lpm_abs_i0a.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/lpm_abs_i0a.tdf                                                                              ;             ;
; lpm_mult.tdf                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                      ;             ;
; lpm_add_sub.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                   ;             ;
; multcore.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                      ;             ;
; bypassff.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                      ;             ;
; altshift.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                      ;             ;
; db/mult_46t.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/mult_46t.tdf                                                                                 ;             ;
; db/mult_68t.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/kpalani/Desktop/ece385_finalprj/db/mult_68t.tdf                                                                                 ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 21,916         ;
;                                             ;                ;
; Total combinational functions               ; 20403          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 7526           ;
;     -- 3 input functions                    ; 10191          ;
;     -- <=2 input functions                  ; 2686           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 11976          ;
;     -- arithmetic mode                      ; 8427           ;
;                                             ;                ;
; Total registers                             ; 3278           ;
;     -- Dedicated logic registers            ; 3278           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 194            ;
; Total memory bits                           ; 26624          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 42             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2146           ;
; Total fan-out                               ; 79125          ;
; Average fan-out                             ; 3.26           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |final_top                                                                                                                              ; 20403 (1)           ; 3278 (1)                  ; 26624       ; 42           ; 0       ; 21        ; 194  ; 0            ; |final_top                                                                                                                                                                                                                                                                                                                                                                    ; final_top                                  ; work         ;
;    |final_soc:final_subsystem|                                                                                                          ; 20214 (0)           ; 3154 (0)                  ; 26624       ; 42           ; 0       ; 21        ; 0    ; 0            ; |final_top|final_soc:final_subsystem                                                                                                                                                                                                                                                                                                                                          ; final_soc                                  ; final_soc    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                               ; altera_reset_controller                    ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                  ; final_soc    ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                               ; altera_reset_controller                    ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                  ; final_soc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                    ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                  ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                  ; final_soc    ;
;       |avalon_gpu_interface:gpu_core_0|                                                                                                 ; 17302 (0)           ; 525 (0)                   ; 0           ; 42           ; 0       ; 21        ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0                                                                                                                                                                                                                                                                                                          ; avalon_gpu_interface                       ; final_soc    ;
;          |gpu_core:gpu|                                                                                                                 ; 17302 (361)         ; 525 (260)                 ; 0           ; 42           ; 0       ; 21        ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu                                                                                                                                                                                                                                                                                             ; gpu_core                                   ; work         ;
;             |rast_cube:cube_renderer|                                                                                                   ; 16941 (449)         ; 265 (14)                  ; 0           ; 42           ; 0       ; 21        ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer                                                                                                                                                                                                                                                                     ; rast_cube                                  ; work         ;
;                |project_cube:projector|                                                                                                 ; 10480 (96)          ; 0 (0)                     ; 0           ; 24           ; 0       ; 12        ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector                                                                                                                                                                                                                                              ; project_cube                               ; work         ;
;                   |mat_vec_mul:projectors[0]|                                                                                           ; 106 (56)            ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]                                                                                                                                                                                                                    ; mat_vec_mul                                ; work         ;
;                      |lpm_mult:Mult14|                                                                                                  ; 25 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult14                                                                                                                                                                                                    ; lpm_mult                                   ; work         ;
;                         |mult_68t:auto_generated|                                                                                       ; 25 (25)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult14|mult_68t:auto_generated                                                                                                                                                                            ; mult_68t                                   ; work         ;
;                      |lpm_mult:Mult5|                                                                                                   ; 25 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult5                                                                                                                                                                                                     ; lpm_mult                                   ; work         ;
;                         |mult_68t:auto_generated|                                                                                       ; 25 (25)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult5|mult_68t:auto_generated                                                                                                                                                                             ; mult_68t                                   ; work         ;
;                   |mat_vec_mul:projectors[1]|                                                                                           ; 52 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]                                                                                                                                                                                                                    ; mat_vec_mul                                ; work         ;
;                      |lpm_mult:Mult0|                                                                                                   ; 25 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]|lpm_mult:Mult0                                                                                                                                                                                                     ; lpm_mult                                   ; work         ;
;                         |mult_68t:auto_generated|                                                                                       ; 25 (25)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]|lpm_mult:Mult0|mult_68t:auto_generated                                                                                                                                                                             ; mult_68t                                   ; work         ;
;                   |mat_vec_mul:projectors[2]|                                                                                           ; 105 (55)            ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]                                                                                                                                                                                                                    ; mat_vec_mul                                ; work         ;
;                      |lpm_mult:Mult0|                                                                                                   ; 25 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult0                                                                                                                                                                                                     ; lpm_mult                                   ; work         ;
;                         |mult_68t:auto_generated|                                                                                       ; 25 (25)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult0|mult_68t:auto_generated                                                                                                                                                                             ; mult_68t                                   ; work         ;
;                      |lpm_mult:Mult5|                                                                                                   ; 25 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult5                                                                                                                                                                                                     ; lpm_mult                                   ; work         ;
;                         |mult_68t:auto_generated|                                                                                       ; 25 (25)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult5|mult_68t:auto_generated                                                                                                                                                                             ; mult_68t                                   ; work         ;
;                   |mat_vec_mul:projectors[4]|                                                                                           ; 53 (28)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]                                                                                                                                                                                                                    ; mat_vec_mul                                ; work         ;
;                      |lpm_mult:Mult14|                                                                                                  ; 25 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]|lpm_mult:Mult14                                                                                                                                                                                                    ; lpm_mult                                   ; work         ;
;                         |mult_68t:auto_generated|                                                                                       ; 25 (25)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]|lpm_mult:Mult14|mult_68t:auto_generated                                                                                                                                                                            ; mult_68t                                   ; work         ;
;                   |viewport_trans:view_transformers[0]|                                                                                 ; 1328 (84)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]                                                                                                                                                                                                          ; viewport_trans                             ; work         ;
;                      |lpm_divide:Div1|                                                                                                  ; 1244 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1                                                                                                                                                                                          ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1244 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                                                                                                            ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1244 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                    ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1112 (1109)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                              ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                        ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                        ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_den|                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                             ; lpm_abs_i0a                                ; work         ;
;                               |lpm_abs_i0a:my_abs_num|                                                                                  ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                             ; lpm_abs_i0a                                ; work         ;
;                   |viewport_trans:view_transformers[1]|                                                                                 ; 1240 (52)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]                                                                                                                                                                                                          ; viewport_trans                             ; work         ;
;                      |lpm_divide:Div0|                                                                                                  ; 1188 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0                                                                                                                                                                                          ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1188 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                            ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1188 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                    ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1090 (1087)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                              ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                        ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                        ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_num|                                                                                  ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                             ; lpm_abs_i0a                                ; work         ;
;                   |viewport_trans:view_transformers[2]|                                                                                 ; 2537 (136)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]                                                                                                                                                                                                          ; viewport_trans                             ; work         ;
;                      |lpm_divide:Div0|                                                                                                  ; 1188 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0                                                                                                                                                                                          ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1188 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                            ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1188 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                    ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1090 (1087)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                              ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                        ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                        ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_num|                                                                                  ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                             ; lpm_abs_i0a                                ; work         ;
;                      |lpm_divide:Div1|                                                                                                  ; 1213 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1                                                                                                                                                                                          ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1213 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                                                                                                            ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1213 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                    ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1090 (1087)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                              ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                        ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                        ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_den|                                                                                  ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                             ; lpm_abs_i0a                                ; work         ;
;                               |lpm_abs_i0a:my_abs_num|                                                                                  ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                             ; lpm_abs_i0a                                ; work         ;
;                   |viewport_trans:view_transformers[4]|                                                                                 ; 1287 (84)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]                                                                                                                                                                                                          ; viewport_trans                             ; work         ;
;                      |lpm_divide:Div1|                                                                                                  ; 1203 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1                                                                                                                                                                                          ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1203 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                                                                                                            ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1203 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                    ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1110 (1107)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                              ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                        ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                        ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_den|                                                                                  ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                             ; lpm_abs_i0a                                ; work         ;
;                   |viewport_trans:view_transformers[5]|                                                                                 ; 1214 (52)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]                                                                                                                                                                                                          ; viewport_trans                             ; work         ;
;                      |lpm_divide:Div0|                                                                                                  ; 1162 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0                                                                                                                                                                                          ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1162 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                            ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1162 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                    ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1090 (1087)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                              ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                        ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                        ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_den|                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                             ; lpm_abs_i0a                                ; work         ;
;                   |viewport_trans:view_transformers[6]|                                                                                 ; 2462 (136)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]                                                                                                                                                                                                          ; viewport_trans                             ; work         ;
;                      |lpm_divide:Div0|                                                                                                  ; 1161 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0                                                                                                                                                                                          ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1161 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                            ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1161 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                    ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1090 (1087)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                              ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                        ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                        ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_den|                                                                                  ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                             ; lpm_abs_i0a                                ; work         ;
;                      |lpm_divide:Div1|                                                                                                  ; 1165 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1                                                                                                                                                                                          ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1165 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                                                                                                            ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1165 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                    ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1092 (1090)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                              ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                        ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                        ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_den|                                                                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                             ; lpm_abs_i0a                                ; work         ;
;                |rast_triangle:triangle_renderer|                                                                                        ; 6012 (701)          ; 251 (30)                  ; 0           ; 18           ; 0       ; 9         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer                                                                                                                                                                                                                                     ; rast_triangle                              ; work         ;
;                   |ceil:c5|                                                                                                             ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|ceil:c5                                                                                                                                                                                                                             ; ceil                                       ; work         ;
;                   |ceil:c6|                                                                                                             ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|ceil:c6                                                                                                                                                                                                                             ; ceil                                       ; work         ;
;                   |ceil:c7|                                                                                                             ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|ceil:c7                                                                                                                                                                                                                             ; ceil                                       ; work         ;
;                   |rast_line:h_rast|                                                                                                    ; 181 (178)           ; 29 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast                                                                                                                                                                                                                    ; rast_line                                  ; work         ;
;                      |pos_edge_detect:pos_detect|                                                                                       ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|pos_edge_detect:pos_detect                                                                                                                                                                                         ; pos_edge_detect                            ; work         ;
;                   |vert_edge:E1|                                                                                                        ; 1709 (262)          ; 64 (64)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1                                                                                                                                                                                                                        ; vert_edge                                  ; work         ;
;                      |ceil_min_max:minmaxers[1]|                                                                                        ; 140 (140)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|ceil_min_max:minmaxers[1]                                                                                                                                                                                              ; ceil_min_max                               ; work         ;
;                      |lpm_divide:Div0|                                                                                                  ; 1279 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0                                                                                                                                                                                                        ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1279 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                          ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1279 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                  ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1115 (1112)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                            ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                      ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                      ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_den|                                                                                  ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                           ; lpm_abs_i0a                                ; work         ;
;                               |lpm_abs_i0a:my_abs_num|                                                                                  ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                           ; lpm_abs_i0a                                ; work         ;
;                      |lpm_mult:Mult0|                                                                                                   ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_mult:Mult0                                                                                                                                                                                                         ; lpm_mult                                   ; work         ;
;                         |mult_46t:auto_generated|                                                                                       ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                 ; mult_46t                                   ; work         ;
;                   |vert_edge:E2|                                                                                                        ; 1705 (262)          ; 64 (64)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2                                                                                                                                                                                                                        ; vert_edge                                  ; work         ;
;                      |ceil_min_max:minmaxers[1]|                                                                                        ; 136 (136)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|ceil_min_max:minmaxers[1]                                                                                                                                                                                              ; ceil_min_max                               ; work         ;
;                      |lpm_divide:Div0|                                                                                                  ; 1279 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0                                                                                                                                                                                                        ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1279 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                          ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1279 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                  ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1115 (1112)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                            ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                      ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                      ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_den|                                                                                  ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                           ; lpm_abs_i0a                                ; work         ;
;                               |lpm_abs_i0a:my_abs_num|                                                                                  ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                           ; lpm_abs_i0a                                ; work         ;
;                      |lpm_mult:Mult0|                                                                                                   ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0                                                                                                                                                                                                         ; lpm_mult                                   ; work         ;
;                         |mult_46t:auto_generated|                                                                                       ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                 ; mult_46t                                   ; work         ;
;                   |vert_edge:E3|                                                                                                        ; 1635 (245)          ; 64 (64)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3                                                                                                                                                                                                                        ; vert_edge                                  ; work         ;
;                      |ceil_min_max:minmaxers[1]|                                                                                        ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|ceil_min_max:minmaxers[1]                                                                                                                                                                                              ; ceil_min_max                               ; work         ;
;                      |lpm_divide:Div0|                                                                                                  ; 1279 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0                                                                                                                                                                                                        ; lpm_divide                                 ; work         ;
;                         |lpm_divide_92p:auto_generated|                                                                                 ; 1279 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                                                                                                                          ; lpm_divide_92p                             ; work         ;
;                            |abs_divider_4dg:divider|                                                                                    ; 1279 (65)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                                                                                                                  ; abs_divider_4dg                            ; work         ;
;                               |alt_u_div_6af:divider|                                                                                   ; 1115 (1112)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                                                                                                            ; alt_u_div_6af                              ; work         ;
;                                  |add_sub_7pc:add_sub_0|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0                                                                                                      ; add_sub_7pc                                ; work         ;
;                                  |add_sub_8pc:add_sub_1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                      ; add_sub_8pc                                ; work         ;
;                               |lpm_abs_i0a:my_abs_den|                                                                                  ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                                                                                                                           ; lpm_abs_i0a                                ; work         ;
;                               |lpm_abs_i0a:my_abs_num|                                                                                  ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                           ; lpm_abs_i0a                                ; work         ;
;                      |lpm_mult:Mult0|                                                                                                   ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_mult:Mult0                                                                                                                                                                                                         ; lpm_mult                                   ; work         ;
;                         |mult_46t:auto_generated|                                                                                       ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                 ; mult_46t                                   ; work         ;
;       |avalon_vga_interface:vga_controller_0|                                                                                           ; 205 (0)             ; 170 (0)                   ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0                                                                                                                                                                                                                                                                                                    ; avalon_vga_interface                       ; final_soc    ;
;          |VGA_controller:vga_cont|                                                                                                      ; 74 (74)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont                                                                                                                                                                                                                                                                            ; VGA_controller                             ; work         ;
;          |VGA_mapper:map|                                                                                                               ; 131 (131)           ; 147 (123)                 ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map                                                                                                                                                                                                                                                                                     ; VGA_mapper                                 ; work         ;
;             |vga_ram:ram1|                                                                                                              ; 0 (0)               ; 24 (24)                   ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1                                                                                                                                                                                                                                                                        ; vga_ram                                    ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_ugi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated                                                                                                                                                                                                                    ; altsyncram_ugi1                            ; work         ;
;       |final_soc_NIOS2:nios2|                                                                                                           ; 1026 (0)            ; 589 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2                                                                                                                                                                                                                                                                                                                    ; final_soc_NIOS2                            ; final_soc    ;
;          |final_soc_NIOS2_cpu:cpu|                                                                                                      ; 1026 (725)          ; 589 (319)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu                                                                                                                                                                                                                                                                                            ; final_soc_NIOS2_cpu                        ; final_soc    ;
;             |final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|                                                           ; 301 (40)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci                                                                                                                                                                                                                            ; final_soc_NIOS2_cpu_nios2_oci              ; final_soc    ;
;                |final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|                                    ; 95 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper                                                                                                                                        ; final_soc_NIOS2_cpu_debug_slave_wrapper    ; final_soc    ;
;                   |final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|                                   ; 7 (7)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk                                                      ; final_soc_NIOS2_cpu_debug_slave_sysclk     ; final_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                    ; work         ;
;                   |final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|                                         ; 83 (83)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck                                                            ; final_soc_NIOS2_cpu_debug_slave_tck        ; final_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                    ; work         ;
;                   |sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                     ; work         ;
;                |final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|                                          ; 11 (11)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg                                                                                                                                              ; final_soc_NIOS2_cpu_nios2_avalon_reg       ; final_soc    ;
;                |final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|                                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break                                                                                                                                                ; final_soc_NIOS2_cpu_nios2_oci_break        ; final_soc    ;
;                |final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|                                            ; 10 (10)             ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug                                                                                                                                                ; final_soc_NIOS2_cpu_nios2_oci_debug        ; final_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                    ; work         ;
;                |final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|                                                  ; 112 (112)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem                                                                                                                                                      ; final_soc_NIOS2_cpu_nios2_ocimem           ; final_soc    ;
;                   |final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram                                                                           ; final_soc_NIOS2_cpu_ociram_sp_ram_module   ; final_soc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                 ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                            ; work         ;
;             |final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a                                                                                                                                                                                                             ; final_soc_NIOS2_cpu_register_bank_a_module ; final_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                    ; altsyncram_6mc1                            ; work         ;
;             |final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b                                                                                                                                                                                                             ; final_soc_NIOS2_cpu_register_bank_b_module ; final_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                    ; altsyncram_6mc1                            ; work         ;
;       |final_soc_PLL:pll|                                                                                                               ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll                                                                                                                                                                                                                                                                                                                        ; final_soc_PLL                              ; final_soc    ;
;          |final_soc_PLL_altpll_ieu2:sd1|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1                                                                                                                                                                                                                                                                                          ; final_soc_PLL_altpll_ieu2                  ; final_soc    ;
;          |final_soc_PLL_stdsync_sv6:stdsync2|                                                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                     ; final_soc_PLL_stdsync_sv6                  ; final_soc    ;
;             |final_soc_PLL_dffpipe_l2c:dffpipe3|                                                                                        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                  ; final_soc_PLL_dffpipe_l2c                  ; final_soc    ;
;       |final_soc_SDRAM:sdram|                                                                                                           ; 415 (338)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram                                                                                                                                                                                                                                                                                                                    ; final_soc_SDRAM                            ; final_soc    ;
;          |final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|                                                    ; 77 (77)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module                                                                                                                                                                                                                                          ; final_soc_SDRAM_input_efifo_module         ; final_soc    ;
;       |final_soc_jtag_uart_0:jtag_uart_0|                                                                                               ; 144 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                        ; final_soc_jtag_uart_0                      ; final_soc    ;
;          |alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|                                                                    ; 57 (57)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                              ; alt_jtag_atlantic                          ; work         ;
;          |final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                      ; final_soc_jtag_uart_0_scfifo_r             ; final_soc    ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                         ; scfifo                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                              ; scfifo_jr21                                ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                         ; a_dpfifo_l011                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; a_fefifo_7cf                               ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                            ; cntr_do7                                   ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                 ; altsyncram_nio1                            ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                   ; cntr_1ob                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                         ; cntr_1ob                                   ; work         ;
;          |final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                      ; final_soc_jtag_uart_0_scfifo_w             ; final_soc    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                         ; scfifo                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                              ; scfifo_jr21                                ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                         ; a_dpfifo_l011                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; a_fefifo_7cf                               ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                            ; cntr_do7                                   ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                 ; altsyncram_nio1                            ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                   ; cntr_1ob                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                         ; cntr_1ob                                   ; work         ;
;       |final_soc_keycode:keycode|                                                                                                       ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                ; final_soc_keycode                          ; final_soc    ;
;       |final_soc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 923 (0)             ; 1226 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0                ; final_soc    ;
;          |altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|                                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                   ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|                                                                           ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 187 (187)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 60 (60)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 30 (0)              ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 30 (30)             ; 72 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 4 (0)               ; 138 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 138 (134)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 6 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 2 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2 (2)               ; 8 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 3 (0)               ; 54 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 54 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 5 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 30 (0)              ; 116 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 30 (30)             ; 116 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                         ; altera_merlin_master_agent                 ; final_soc    ;
;          |altera_merlin_master_agent:nios2_instruction_master_agent|                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                                  ; altera_merlin_master_agent                 ; final_soc    ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                 ; 13 (13)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator            ; final_soc    ;
;          |altera_merlin_master_translator:nios2_instruction_master_translator|                                                          ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                                        ; altera_merlin_master_translator            ; final_soc    ;
;          |altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_agent:otg_hpi_cs_s1_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_agent:otg_hpi_reset_s1_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator|                                                               ; 7 (7)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                                                      ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator|                                                       ; 7 (7)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator             ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                      ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                    ; final_soc_mm_interconnect_0_cmd_demux_002  ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                    ; final_soc_mm_interconnect_0_cmd_demux_003  ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux_003:rsp_demux_001|                                                                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:rsp_demux_001                                                                                                                                                                                                                                    ; final_soc_mm_interconnect_0_cmd_demux_003  ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 157 (132)           ; 9 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                ; final_soc_mm_interconnect_0_cmd_mux        ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 25 (11)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                   ; final_soc    ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                     ; altera_merlin_arb_adder                    ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                          ; 57 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_cmd_mux_001    ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                   ; final_soc    ;
;          |final_soc_mm_interconnect_0_router_002:router_002|                                                                            ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                          ; final_soc_mm_interconnect_0_router_002     ; final_soc    ;
;          |final_soc_mm_interconnect_0_router_003:router_003|                                                                            ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                          ; final_soc_mm_interconnect_0_router_003     ; final_soc    ;
;          |final_soc_mm_interconnect_0_router_004:router_004|                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                          ; final_soc_mm_interconnect_0_router_004     ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0_rsp_demux      ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                          ; 116 (116)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_rsp_mux_002    ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_rsp_mux_003    ; final_soc    ;
;       |final_soc_otg_hpi_address:otg_hpi_address|                                                                                       ; 7 (7)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                ; final_soc_otg_hpi_address                  ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_cs|                                                                                                 ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                          ; final_soc_otg_hpi_cs                       ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_reset|                                                                                              ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                       ; final_soc_otg_hpi_cs                       ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_r|                                                                                                  ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                           ; final_soc_otg_hpi_cs                       ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_w|                                                                                                  ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                           ; final_soc_otg_hpi_cs                       ; final_soc    ;
;       |final_soc_otg_hpi_data:otg_hpi_data|                                                                                             ; 19 (19)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                      ; final_soc_otg_hpi_data                     ; final_soc    ;
;       |final_soc_timer_0:timer_0|                                                                                                       ; 129 (129)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|final_soc:final_subsystem|final_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                ; final_soc_timer_0                          ; final_soc    ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                            ; hpi_io_intf                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                            ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                   ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                           ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                         ; sld_shadow_jsm                             ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 640          ; 32           ; 640          ; 32           ; 20480 ; db/ece385_finalprj.ram0_vga_ram_e844ddfa.hdl.mif ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                                             ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                             ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                             ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                             ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 21          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 42          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 12          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem                                                                                                                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_irq_mapper:irq_mapper                                                                                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_keycode:keycode                                                                                                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                             ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                         ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_007                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_008                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_009                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_010                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_011                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_012                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_013                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                            ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:gpu_core_0_gpu_master_agent                                                                                                                                      ; final_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:gpu_core_0_gpu_master_translator                                                                                                                            ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo                                                                                                                                   ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator                                                                                                                              ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                   ; final_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                   ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                      ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                            ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                      ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router                                                                                                                                                   ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router_001                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_006                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_007                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_008                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_009                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_010                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_011                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_012                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_013                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_014                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_015                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_016                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_017                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:rsp_demux_001                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_002                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_003                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_004                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_005                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_006                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_007                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_008                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_009                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_010                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_011                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_012                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_013                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                    ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_controller_0_vga_master_agent                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_controller_0_vga_master_translator                                                                                                                      ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator                                                                                                                      ; final_soc.qsys  ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2                                                                                                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu                                                                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                            ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                            ; final_soc.qsys  ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll                                                                                                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; final_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_002                                                                                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram                                                                                                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |final_top|final_soc:final_subsystem|final_soc_timer_0:timer_0                                                                                                                                                                                                                 ; final_soc.qsys  ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|State ;
+----------------+------------+----------------+------------------------------------------------------------------+
; Name           ; State.IDLE ; State.COPYING1 ; State.COPYING                                                    ;
+----------------+------------+----------------+------------------------------------------------------------------+
; State.IDLE     ; 0          ; 0              ; 0                                                                ;
; State.COPYING  ; 1          ; 0              ; 1                                                                ;
; State.COPYING1 ; 1          ; 1              ; 0                                                                ;
+----------------+------------+----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next            ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state                                                                                                                    ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next ;
+------------+------------+------------+------------+-------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                    ;
+------------+------------+------------+------------+-------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                             ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                             ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                             ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                             ;
+------------+------------+------------+------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state              ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state ;
+---------------+------------+------------+---------------------------------------------------------------+
; Name          ; state.IDLE ; state.DONE ; state.RUNNING                                                 ;
+---------------+------------+------------+---------------------------------------------------------------+
; state.IDLE    ; 0          ; 0          ; 0                                                             ;
; state.RUNNING ; 1          ; 0          ; 1                                                             ;
; state.DONE    ; 1          ; 1          ; 0                                                             ;
+---------------+------------+------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state                                                                                             ;
+---------------+------------+--------------+--------------+---------------+---------------+--------------+--------------+---------------+---------------+-------------+-------------+-------------+-------------+------------+
; Name          ; state.DONE ; state.BACK_2 ; state.BACK_1 ; state.RIGHT_2 ; state.RIGHT_1 ; state.LEFT_2 ; state.LEFT_1 ; state.FRONT_2 ; state.FRONT_1 ; state.BOT_2 ; state.BOT_1 ; state.TOP_2 ; state.TOP_1 ; state.IDLE ;
+---------------+------------+--------------+--------------+---------------+---------------+--------------+--------------+---------------+---------------+-------------+-------------+-------------+-------------+------------+
; state.IDLE    ; 0          ; 0            ; 0            ; 0             ; 0             ; 0            ; 0            ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 0          ;
; state.TOP_1   ; 0          ; 0            ; 0            ; 0             ; 0             ; 0            ; 0            ; 0             ; 0             ; 0           ; 0           ; 0           ; 1           ; 1          ;
; state.TOP_2   ; 0          ; 0            ; 0            ; 0             ; 0             ; 0            ; 0            ; 0             ; 0             ; 0           ; 0           ; 1           ; 0           ; 1          ;
; state.BOT_1   ; 0          ; 0            ; 0            ; 0             ; 0             ; 0            ; 0            ; 0             ; 0             ; 0           ; 1           ; 0           ; 0           ; 1          ;
; state.BOT_2   ; 0          ; 0            ; 0            ; 0             ; 0             ; 0            ; 0            ; 0             ; 0             ; 1           ; 0           ; 0           ; 0           ; 1          ;
; state.FRONT_1 ; 0          ; 0            ; 0            ; 0             ; 0             ; 0            ; 0            ; 0             ; 1             ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.FRONT_2 ; 0          ; 0            ; 0            ; 0             ; 0             ; 0            ; 0            ; 1             ; 0             ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.LEFT_1  ; 0          ; 0            ; 0            ; 0             ; 0             ; 0            ; 1            ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.LEFT_2  ; 0          ; 0            ; 0            ; 0             ; 0             ; 1            ; 0            ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.RIGHT_1 ; 0          ; 0            ; 0            ; 0             ; 1             ; 0            ; 0            ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.RIGHT_2 ; 0          ; 0            ; 0            ; 1             ; 0             ; 0            ; 0            ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.BACK_1  ; 0          ; 0            ; 1            ; 0             ; 0             ; 0            ; 0            ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.BACK_2  ; 0          ; 1            ; 0            ; 0             ; 0             ; 0            ; 0            ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 1          ;
; state.DONE    ; 1          ; 0            ; 0            ; 0             ; 0             ; 0            ; 0            ; 0             ; 0             ; 0           ; 0           ; 0           ; 0           ; 1          ;
+---------------+------------+--------------+--------------+---------------+---------------+--------------+--------------+---------------+---------------+-------------+-------------+-------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|state ;
+------------------+------------+------------------+------------------+-------------+-------------+---------------------------------------------------------------+
; Name             ; state.WAIT ; state.RENDER_TOP ; state.RENDER_BOT ; state.INIT2 ; state.INIT1 ; state.IDLE                                                    ;
+------------------+------------+------------------+------------------+-------------+-------------+---------------------------------------------------------------+
; state.IDLE       ; 0          ; 0                ; 0                ; 0           ; 0           ; 0                                                             ;
; state.INIT1      ; 0          ; 0                ; 0                ; 0           ; 1           ; 1                                                             ;
; state.INIT2      ; 0          ; 0                ; 0                ; 1           ; 0           ; 1                                                             ;
; state.RENDER_BOT ; 0          ; 0                ; 1                ; 0           ; 0           ; 1                                                             ;
; state.RENDER_TOP ; 0          ; 1                ; 0                ; 0           ; 0           ; 1                                                             ;
; state.WAIT       ; 1          ; 0                ; 0                ; 0           ; 0           ; 1                                                             ;
+------------------+------------+------------------+------------------+-------------+-------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|state ;
+-----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Name            ; state.DONE ; state.RENDERING ; state.INIT ; state.IDLE                                                                                                         ;
+-----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------+
; state.IDLE      ; 0          ; 0               ; 0          ; 0                                                                                                                  ;
; state.INIT      ; 0          ; 0               ; 1          ; 1                                                                                                                  ;
; state.RENDERING ; 0          ; 1               ; 0          ; 1                                                                                                                  ;
; state.DONE      ; 1          ; 0               ; 0          ; 1                                                                                                                  ;
+-----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 80                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,68..70,72,74,75,89,91,92]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,68..70,72,74,75,89,91,92]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,72,74,75,90..92]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,72,74,75,90..92]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,68,72,74,75,91,92]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,68,72,74,75,91,92]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,69,71,72,74,75,89..92]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,69,71,72,74,75,89..92]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator|av_chipselect_pre                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator|av_chipselect_pre                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[4,5]                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_im:the_final_soc_NIOS2_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_im:the_final_soc_NIOS2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_xbrk:the_final_soc_NIOS2_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69,70]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69,70]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][89]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][92]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][91]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][90]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][92]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][91]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][90]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][89]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24..31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                           ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                           ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                            ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                            ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                            ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                            ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                         ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                         ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][68]                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][75]                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][74]                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][75]                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                       ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                       ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][75]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:gpu_core_0_gpu_master_agent|hold_waitrequest                                                                                                                                                                    ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent|hold_waitrequest                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_controller_0_vga_master_agent|hold_waitrequest                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator|waitrequest_reset_override                                                                                                                                                  ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                         ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                            ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                    ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                         ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                       ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                         ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator|waitrequest_reset_override                                                                                                                                          ; Merged with final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                      ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                       ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                       ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                         ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                         ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][74]                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][68]                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][75]                                                                                                                                                               ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][68]                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                              ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                 ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                            ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                            ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][75]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][75]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][92]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][75]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][92]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][75]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][92]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][75]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][92]                                                                                                                                                                                   ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                           ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                           ; Merged with final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][75]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][68]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][76]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][110]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][110]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|y_cnt[0..7]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|x_cnt[0..7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|State~4                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|State~5                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next~9                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next~10                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next~13                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next~14                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next~16                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next~4                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next~5                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next~6                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state~14                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state~15                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state~16                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state~4                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state~5                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state~6                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state~7                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state~2                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state~3                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state~4                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state~5                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state~6                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state~7                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|state~2                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|state~3                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|state~4                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|state~5                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|state~6                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|state~7                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|state~2                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|state~3                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|state~4                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|state~5                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|state~6                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|state~7                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state.DONE                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|state.IDLE                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.011 ; Merged with final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.001 ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[2]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 1097                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                               ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                             ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                          ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                               ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                            ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][75]                                                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                     ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                    ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ;                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[2]                                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                                                                                                      ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|trigbrktype                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                          ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                              ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                         ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                         ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                         ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                         ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                          ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                            ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                          ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                            ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                          ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                            ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                          ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                            ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                       ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                       ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                       ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                       ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                         ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                               ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                               ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                               ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                               ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                               ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                               ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                               ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                               ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][89]                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][89]                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][92]                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][92]                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][91]                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][91]                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][90]                                                                                                                                                             ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][90]                                                                                                                                                               ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                     ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                     ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                     ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                     ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                             ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                              ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                    ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[1][110]                                                                                                                                                            ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem[0][110]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                           ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                           ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                              ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                              ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                           ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                   ; Stuck at GND              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                    ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101 ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                        ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                        ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                        ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                        ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                        ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                        ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                        ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                           ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                        ; Lost Fanouts              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3278  ;
; Number of registers using Synchronous Clear  ; 235   ;
; Number of registers using Synchronous Load   ; 239   ;
; Number of registers using Asynchronous Clear ; 1734  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1941  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                         ; 3       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                         ; 3       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                         ; 3       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                         ; 3       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                         ; 3       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                         ; 3       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                         ; 3       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                        ; 3       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                        ; 3       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                        ; 1       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                      ; 11      ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                         ; 550     ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; 1       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[9]                                                                                                                                                                                                                                                              ; 3       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[10]                                                                                                                                                                                                                                                             ; 3       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[8]                                                                                                                                                                                                                                                              ; 3       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[13]                                                                                                                                                                                                                                                             ; 3       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[4]                                                                                                                                                                                                                                                              ; 3       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                      ; 45      ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                            ; 1       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                  ; 11      ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 4       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; 1       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                      ; 6       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                         ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                         ; 1       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                         ; 4       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                            ; 2       ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                          ; 8       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                               ; 3       ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|i_read                                                                                                                                                                                                                                                  ; 5       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                         ; 142     ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                    ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; 1       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                            ; 1       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                      ; 3       ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                   ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; 1       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; 1       ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                            ; 2       ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                            ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; 1       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                             ; 1       ;
; final_soc:final_subsystem|final_soc_PLL:pll|pfdena_reg                                                                                                                                                                                                                                                                          ; 2       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                        ; 2       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                       ; 2       ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                       ; 2       ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 64                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|dxBdy[4]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator|wait_latency_counter[0]                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|mode[6]                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|scale[23]                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][3]                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][12]                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][7]                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[22]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator|wait_latency_counter[0]                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[0]                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|readdata[3]                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|frame_pointer[30]                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|frame_pointer[6]                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|z_buffer_pointer[23]                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|should_draw[6]                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|clear_counter[16]                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                                       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|MonDReg[13]                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|MonDReg[11]                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|break_readreg[7]                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[5]                                                                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[22]                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|readdata[1]                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                              ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[13]                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|MonAReg[2]                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|copy_counter[11]                                                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]                                                                                                                                                                                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|x_cnt[0]                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]                                                                                                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|y_cnt[6]                                                                                                                                                                        ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|active_addr[4]                                                                                                                                                                                                                                                 ;
; 9:1                ; 24 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|x_cnt[14]                                                                                                                                                      ;
; 8:1                ; 24 bits   ; 120 LEs       ; 96 LEs               ; 24 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|y_cnt[18]                                                                                                                                                                       ;
; 8:1                ; 31 bits   ; 155 LEs       ; 186 LEs              ; -31 LEs                ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator|av_readdata_pre[1]                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|y[22]                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|x[26]                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|z[22]                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                      ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|xyz[0][21]                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|Add5                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|e3_step                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|h_counter                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|v_counter_in[1]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|src_channel[0]                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_logic_result[8]                                                                                                                                                                                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_rf_wr_data[13]                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|Selector258                                                                                                                                                                                                     ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|Selector222                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_x_max[1]                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|Selector71                                                                                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|Selector22                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|Selector161                                                                                                                                                                                                     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|Selector142                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|mid                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|Selector34                                                                                                                                                                                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; No         ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|src_channel[0]                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|Selector27                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |final_top|final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_PLL:pll ;
+----------------+-------+------+------------------------------------+
; Assignment     ; Value ; From ; To                                 ;
+----------------+-------+------+------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                         ;
+----------------+-------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_SDRAM:sdram ;
+-----------------------------+-------+------+---------------------------+
; Assignment                  ; Value ; From ; To                        ;
+-----------------------------+-------+------+---------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0           ;
+-----------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:cmd_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_012 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:rsp_demux_013 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                   ;
+-------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]               ;
+-------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                           ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                   ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                           ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                   ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                           ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                           ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                   ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                                                                        ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                                                                        ;
+----------------+------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ram_num        ; 0     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ram_num        ; 1     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:gpu_core_0_gpu_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_controller_0_vga_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:gpu_core_0_gpu_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 1     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_controller_0_vga_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                                ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                                ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                                ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                                ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                ;
; ID                        ; 3     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                             ;
; ID                        ; 2     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router_001|final_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_006|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_007|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_008|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_009|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_010|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_011|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_012|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_013|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_014|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_015|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_016|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_017|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                                                      ;
+------------------------------------+--------------------------------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                                                   ;
; WIDTH_A                            ; 32                                               ; Untyped                                                                   ;
; WIDTHAD_A                          ; 10                                               ; Untyped                                                                   ;
; NUMWORDS_A                         ; 640                                              ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                                                   ;
; WIDTH_B                            ; 32                                               ; Untyped                                                                   ;
; WIDTHAD_B                          ; 10                                               ; Untyped                                                                   ;
; NUMWORDS_B                         ; 640                                              ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                                   ;
; INIT_FILE                          ; db/ece385_finalprj.ram0_vga_ram_e844ddfa.hdl.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ugi1                                  ; Untyped                                                                   ;
+------------------------------------+--------------------------------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                            ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                        ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                                                                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                                                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                                                                                                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                     ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                            ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                        ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                                                                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                                                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                                                                                                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                     ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                                                                                            ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                                                                                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                        ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                                                                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                                                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                                                                                                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                     ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                            ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                                                                                                                         ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                                                         ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                                                                                                         ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER                                 ; mult_68t     ; Untyped                                                                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                         ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                   ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                                                                                                                          ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                                                          ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                                                                                                          ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                                 ; mult_68t     ; Untyped                                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                            ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                                                                                                                         ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                                                         ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                                                                                                         ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER                                 ; mult_68t     ; Untyped                                                                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                         ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                             ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                   ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                                                                                                                          ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                                                          ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                                                                                                          ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                                 ; mult_68t     ; Untyped                                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                          ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                            ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                                                                                                                         ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                                                         ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                                                                                                         ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER                                 ; mult_68t     ; Untyped                                                                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                         ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                            ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; LPM_WIDTHA                                     ; 4            ; Untyped                                                                                                                                         ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                                                         ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                                                                                                         ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                                                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER                                 ; mult_68t     ; Untyped                                                                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                         ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                          ;
; Entity Instance            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                               ;
;     -- lpm_width           ; 8                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                         ;
; Entity Instance            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                               ;
;     -- lpm_width           ; 8                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                          ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                           ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 9                                                                                                                                                               ;
; Entity Instance                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                              ;
; Entity Instance                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                              ;
; Entity Instance                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                              ;
; Entity Instance                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                              ;
; Entity Instance                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                              ;
; Entity Instance                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                              ;
; Entity Instance                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                              ;
; Entity Instance                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                              ;
; Entity Instance                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 4                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                              ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                     ;
+----------------+--------+----------+-------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                ;
+----------------+--------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                     ;
+----------------+--------+----------+-------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                ;
+----------------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_006|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_controller_0_vga_slave_1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpu_core_0_gpu_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_controller_0_vga_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                              ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_controller_0_vga_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:gpu_core_0_gpu_master_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic"                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0"                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram2"    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; output_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_address[10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; we               ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1"       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; output_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_address[10]    ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0"                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; CLK_OUT_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1" ;
+----------+-------+----------+-------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_PLL:pll" ;
+--------------------+--------+----------+--------------------------------+
; Port               ; Type   ; Severity ; Details                        ;
+--------------------+--------+----------+--------------------------------+
; c4                 ; Output ; Info     ; Explicitly unconnected         ;
; scandone           ; Output ; Info     ; Explicitly unconnected         ;
; scandataout        ; Output ; Info     ; Explicitly unconnected         ;
; areset             ; Input  ; Info     ; Stuck at GND                   ;
; locked             ; Output ; Info     ; Explicitly unconnected         ;
; phasedone          ; Output ; Info     ; Explicitly unconnected         ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                   ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                   ;
; phasestep          ; Input  ; Info     ; Stuck at GND                   ;
; scanclk            ; Input  ; Info     ; Stuck at GND                   ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                   ;
; scandata           ; Input  ; Info     ; Stuck at GND                   ;
; configupdate       ; Input  ; Info     ; Stuck at GND                   ;
+--------------------+--------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_pib:the_final_soc_NIOS2_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo|final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dtrace:the_final_soc_NIOS2_cpu_nios2_oci_dtrace|final_soc_NIOS2_cpu_nios2_oci_td_mode:final_soc_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_itrace:the_final_soc_NIOS2_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_xbrk:the_final_soc_NIOS2_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_test_bench:the_final_soc_NIOS2_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|final_soc_NIOS2:nios2" ;
+---------------+--------+----------+-----------------------------------------+
; Port          ; Type   ; Severity ; Details                                 ;
+---------------+--------+----------+-----------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                  ;
+---------------+--------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; current_pos[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; mins           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; maxs           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; current_pos[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; mins[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; mins[2]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; maxs[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; maxs[2]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|pos_edge_detect:posdetectors" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; current_pos[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; mins[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; mins[2]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; maxs[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; maxs[2]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                  ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; vec[3][31..9] ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][8]     ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                  ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; vec[3][31..9] ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][8]     ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                  ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; vec[3][31..9] ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][8]     ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[3]" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                  ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; vec[3][31..9] ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][8]     ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                  ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; vec[3][31..9] ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][8]     ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[5]" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                  ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; vec[3][31..9] ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][8]     ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[6]" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                  ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; vec[3][31..9] ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][8]     ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[7]" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                  ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; vec[3][31..9] ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; vec[3][8]     ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------+
; xyz[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|gen_prj_mat:m1" ;
+---------------------+-------+----------+--------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                  ;
+---------------------+-------+----------+--------------------------------------------------------------------------+
; half_width[31..17]  ; Input ; Info     ; Stuck at GND                                                             ;
; half_width[13..0]   ; Input ; Info     ; Stuck at GND                                                             ;
; half_width[16]      ; Input ; Info     ; Stuck at VCC                                                             ;
; half_width[15]      ; Input ; Info     ; Stuck at GND                                                             ;
; half_width[14]      ; Input ; Info     ; Stuck at VCC                                                             ;
; half_height[15..12] ; Input ; Info     ; Stuck at VCC                                                             ;
; half_height[31..16] ; Input ; Info     ; Stuck at GND                                                             ;
; half_height[11..0]  ; Input ; Info     ; Stuck at GND                                                             ;
; near[31..11]        ; Input ; Info     ; Stuck at GND                                                             ;
; near[7..0]          ; Input ; Info     ; Stuck at GND                                                             ;
; near[10]            ; Input ; Info     ; Stuck at VCC                                                             ;
; near[9]             ; Input ; Info     ; Stuck at GND                                                             ;
; near[8]             ; Input ; Info     ; Stuck at VCC                                                             ;
; far[15..14]         ; Input ; Info     ; Stuck at VCC                                                             ;
; far[31..16]         ; Input ; Info     ; Stuck at GND                                                             ;
; far[13..12]         ; Input ; Info     ; Stuck at GND                                                             ;
; far[10..0]          ; Input ; Info     ; Stuck at GND                                                             ;
; far[11]             ; Input ; Info     ; Stuck at VCC                                                             ;
+---------------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0"                                                                                                                ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                       ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPU_SLAVE_address ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "GPU_SLAVE_address[31..11]" will be connected to GND. ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_subsystem"                                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; keycode_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 233                         ;
; cycloneiii_ff         ; 3193                        ;
;     CLR               ; 881                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 86                          ;
;     ENA               ; 1029                        ;
;     ENA CLR           ; 608                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 75                          ;
;     ENA SCLR          ; 160                         ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 11                          ;
;     SLD               ; 10                          ;
;     plain             ; 271                         ;
; cycloneiii_io_obuf    ; 48                          ;
; cycloneiii_lcell_comb ; 20259                       ;
;     arith             ; 8419                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1116                        ;
;         3 data inputs ; 7302                        ;
;     normal            ; 11840                       ;
;         0 data inputs ; 335                         ;
;         1 data inputs ; 97                          ;
;         2 data inputs ; 1101                        ;
;         3 data inputs ; 2853                        ;
;         4 data inputs ; 7454                        ;
; cycloneiii_mac_mult   ; 21                          ;
; cycloneiii_mac_out    ; 21                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 136                         ;
;                       ;                             ;
; Max LUT depth         ; 295.50                      ;
; Average LUT depth     ; 200.80                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:51     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 24 16:56:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ece385_finalprj -c ece385_finalprj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file rasterizer.sv
    Info (12023): Found entity 1: rast_line File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 2
    Info (12023): Found entity 2: rast_triangle File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 113
    Info (12023): Found entity 3: vert_edge File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 345
Info (12021): Found 5 design units, including 5 entities, in source file matrix_ops.sv
    Info (12023): Found entity 1: gen_prj_mat File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 2
    Info (12023): Found entity 2: gen_trans_mat File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 29
    Info (12023): Found entity 3: mat_vec_mul File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 54
    Info (12023): Found entity 4: mat_mat_mul File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 67
    Info (12023): Found entity 5: mat_reg File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 92
Info (12021): Found 4 design units, including 4 entities, in source file gpu_core.sv
    Info (12023): Found entity 1: gpu_core File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 3
    Info (12023): Found entity 2: rast_cube File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 229
    Info (12023): Found entity 3: project_cube File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 452
    Info (12023): Found entity 4: viewport_trans File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 541
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/kpalani/Desktop/ece385_finalprj/HexDriver.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file final_top.sv
    Info (12023): Found entity 1: final_top File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 11
    Info (12023): Found entity 2: hpi_io_intf File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v
    Info (12023): Found entity 1: final_soc File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv
    Info (12023): Found entity 1: final_soc_irq_mapper File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: final_soc_mm_interconnect_0 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_003.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_mux_003 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_mux_002 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_mux File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_demux File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_mux_002 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_mux_001 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_mux File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_003.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_demux_003 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_demux_002 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_demux File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_006_default_decode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_006 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_005_default_decode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_005 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_004_default_decode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_004 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_003_default_decode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_003 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_002 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_default_decode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_timer_0.v
    Info (12023): Found entity 1: final_soc_timer_0 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_data.v
    Info (12023): Found entity 1: final_soc_otg_hpi_data File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: final_soc_otg_hpi_cs File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_address.v
    Info (12023): Found entity 1: final_soc_otg_hpi_address File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_keycode.v
    Info (12023): Found entity 1: final_soc_keycode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/final_soc_jtag_uart_0.v
    Info (12023): Found entity 1: final_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: final_soc_jtag_uart_0_scfifo_w File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: final_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: final_soc_jtag_uart_0_scfifo_r File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: final_soc_jtag_uart_0 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/avalon_vga_interface.sv
    Info (12023): Found entity 1: avalon_vga_interface File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_vga_interface.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v
    Info (12023): Found entity 1: final_soc_SDRAM_input_efifo_module File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 21
    Info (12023): Found entity 2: final_soc_SDRAM File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 159
Info (12021): Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_pll.v
    Info (12023): Found entity 1: final_soc_PLL_dffpipe_l2c File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 37
    Info (12023): Found entity 2: final_soc_PLL_stdsync_sv6 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 98
    Info (12023): Found entity 3: final_soc_PLL_altpll_ieu2 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 130
    Info (12023): Found entity 4: final_soc_PLL File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 229
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2.v
    Info (12023): Found entity 1: final_soc_NIOS2 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_cpu.v
    Info (12023): Found entity 1: final_soc_NIOS2_cpu_register_bank_a_module File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 21
    Info (12023): Found entity 2: final_soc_NIOS2_cpu_register_bank_b_module File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 87
    Info (12023): Found entity 3: final_soc_NIOS2_cpu_nios2_oci_debug File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 153
    Info (12023): Found entity 4: final_soc_NIOS2_cpu_nios2_oci_break File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 295
    Info (12023): Found entity 5: final_soc_NIOS2_cpu_nios2_oci_xbrk File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 588
    Info (12023): Found entity 6: final_soc_NIOS2_cpu_nios2_oci_dbrk File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 795
    Info (12023): Found entity 7: final_soc_NIOS2_cpu_nios2_oci_itrace File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 982
    Info (12023): Found entity 8: final_soc_NIOS2_cpu_nios2_oci_td_mode File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1115
    Info (12023): Found entity 9: final_soc_NIOS2_cpu_nios2_oci_dtrace File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1183
    Info (12023): Found entity 10: final_soc_NIOS2_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1265
    Info (12023): Found entity 11: final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1337
    Info (12023): Found entity 12: final_soc_NIOS2_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1380
    Info (12023): Found entity 13: final_soc_NIOS2_cpu_nios2_oci_fifo File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1427
    Info (12023): Found entity 14: final_soc_NIOS2_cpu_nios2_oci_pib File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1913
    Info (12023): Found entity 15: final_soc_NIOS2_cpu_nios2_oci_im File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1936
    Info (12023): Found entity 16: final_soc_NIOS2_cpu_nios2_performance_monitors File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2006
    Info (12023): Found entity 17: final_soc_NIOS2_cpu_nios2_avalon_reg File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2023
    Info (12023): Found entity 18: final_soc_NIOS2_cpu_ociram_sp_ram_module File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2116
    Info (12023): Found entity 19: final_soc_NIOS2_cpu_nios2_ocimem File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2181
    Info (12023): Found entity 20: final_soc_NIOS2_cpu_nios2_oci File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2362
    Info (12023): Found entity 21: final_soc_NIOS2_cpu File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: final_soc_NIOS2_cpu_debug_slave_sysclk File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: final_soc_NIOS2_cpu_debug_slave_tck File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: final_soc_NIOS2_cpu_debug_slave_wrapper File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: final_soc_NIOS2_cpu_test_bench File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/avalon_gpu_interface.sv
    Info (12023): Found entity 1: avalon_gpu_interface File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_gpu_interface.sv Line: 1
Warning (10229): Verilog HDL Expression warning at VGA_controller.sv(167): truncated literal to match 4 bits File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 167
Warning (10229): Verilog HDL Expression warning at VGA_controller.sv(172): truncated literal to match 4 bits File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 172
Info (12021): Found 3 design units, including 3 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 26
    Info (12023): Found entity 2: VGA_mapper File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 105
    Info (12023): Found entity 3: vga_ram File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 279
Info (12021): Found 3 design units, including 3 entities, in source file util.sv
    Info (12023): Found entity 1: ceil_min_max File: C:/Users/kpalani/Desktop/ece385_finalprj/util.sv Line: 4
    Info (12023): Found entity 2: pos_edge_detect File: C:/Users/kpalani/Desktop/ece385_finalprj/util.sv Line: 41
    Info (12023): Found entity 3: ceil File: C:/Users/kpalani/Desktop/ece385_finalprj/util.sv Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file avalon_vga_interface.sv
    Info (12023): Found entity 1: avalon_vga_interface File: C:/Users/kpalani/Desktop/ece385_finalprj/avalon_vga_interface.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file avalon_gpu_interface.sv
    Info (12023): Found entity 1: avalon_gpu_interface File: C:/Users/kpalani/Desktop/ece385_finalprj/avalon_gpu_interface.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at final_soc_SDRAM.v(318): conditional expression evaluates to a constant File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at final_soc_SDRAM.v(328): conditional expression evaluates to a constant File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at final_soc_SDRAM.v(338): conditional expression evaluates to a constant File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at final_soc_SDRAM.v(682): conditional expression evaluates to a constant File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 682
Info (12127): Elaborating entity "final_top" for the top level hierarchy
Warning (10034): Output port "LEDG" at final_top.sv(14) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
Warning (10034): Output port "LEDR" at final_top.sv(15) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
Warning (10034): Output port "HEX2" at final_top.sv(18) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
Warning (10034): Output port "HEX3" at final_top.sv(19) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
Warning (10034): Output port "HEX4" at final_top.sv(20) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
Warning (10034): Output port "HEX5" at final_top.sv(21) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
Warning (10034): Output port "HEX6" at final_top.sv(22) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
Warning (10034): Output port "HEX7" at final_top.sv(23) has no driver File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
Info (12128): Elaborating entity "final_soc" for hierarchy "final_soc:final_subsystem" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 96
Info (12128): Elaborating entity "avalon_gpu_interface" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 178
Info (12128): Elaborating entity "gpu_core" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_gpu_interface.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at gpu_core.sv(48): object "tv1" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 48
Warning (10036): Verilog HDL or VHDL warning at gpu_core.sv(49): object "tv2" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 49
Warning (10036): Verilog HDL or VHDL warning at gpu_core.sv(50): object "tv3" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 50
Warning (10036): Verilog HDL or VHDL warning at gpu_core.sv(51): object "frag_rgb" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 51
Warning (10762): Verilog HDL Case Statement warning at gpu_core.sv(99): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 99
Warning (10270): Verilog HDL Case Statement warning at gpu_core.sv(99): incomplete case statement has no default case item File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 99
Warning (10230): Verilog HDL assignment warning at gpu_core.sv(116): truncated value with size 32 to match size of target (1) File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 116
Warning (10230): Verilog HDL assignment warning at gpu_core.sv(117): truncated value with size 32 to match size of target (1) File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 117
Warning (10762): Verilog HDL Case Statement warning at gpu_core.sv(114): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 114
Warning (10270): Verilog HDL Case Statement warning at gpu_core.sv(114): incomplete case statement has no default case item File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 114
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "prj" into its bus
Info (12128): Elaborating entity "gen_prj_mat" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|gen_prj_mat:m1" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 53
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "prj" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "prj" into its bus
Info (12128): Elaborating entity "rast_cube" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 56
Warning (10036): Verilog HDL or VHDL warning at gpu_core.sv(265): object "test_scale" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 265
Warning (10036): Verilog HDL or VHDL warning at gpu_core.sv(266): object "test_vec" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 266
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "prj" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "verticies" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "prj" into its bus
Info (12128): Elaborating entity "project_cube" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 268
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "prj" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_verticies" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "prj_vert" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "screen_verts" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "prj" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "out" into its bus
Info (12128): Elaborating entity "mat_vec_mul" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[7]" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 475
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "m1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "m1" into its bus
Info (12128): Elaborating entity "viewport_trans" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[7]" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 476
Info (12128): Elaborating entity "rast_triangle" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 282
Warning (10036): Verilog HDL or VHDL warning at rasterizer.sv(138): object "e3_min" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 138
Warning (10036): Verilog HDL or VHDL warning at rasterizer.sv(139): object "e3_max" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 139
Info (12128): Elaborating entity "vert_edge" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 143
Warning (10836): SystemVerilog warning at rasterizer.sv(377): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 377
Warning (10836): SystemVerilog warning at rasterizer.sv(378): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 378
Warning (10836): SystemVerilog warning at rasterizer.sv(379): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 379
Warning (10836): SystemVerilog warning at rasterizer.sv(380): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 380
Info (12128): Elaborating entity "pos_edge_detect" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|pos_edge_detect:posdetectors" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 367
Info (12128): Elaborating entity "ceil_min_max" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|ceil_min_max:minmaxers[2]" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 369
Info (12128): Elaborating entity "ceil" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|ceil:c1" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 155
Info (12128): Elaborating entity "rast_line" for hierarchy "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 174
Info (12128): Elaborating entity "final_soc_NIOS2" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 207
Info (12128): Elaborating entity "final_soc_NIOS2_cpu" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2.v Line: 65
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_test_bench" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_test_bench:the_final_soc_NIOS2_cpu_test_bench" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 3545
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_register_bank_a_module" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 58
Info (12133): Instantiated megafunction "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_register_bank_b_module" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 4079
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 4575
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_debug" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 220
Info (12133): Instantiated megafunction "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_break" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2561
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_xbrk" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_xbrk:the_final_soc_NIOS2_cpu_nios2_oci_xbrk" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2582
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_dbrk" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dbrk:the_final_soc_NIOS2_cpu_nios2_oci_dbrk" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2608
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_itrace" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_itrace:the_final_soc_NIOS2_cpu_nios2_oci_itrace" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2624
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_dtrace" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dtrace:the_final_soc_NIOS2_cpu_nios2_oci_dtrace" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2639
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_td_mode" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_dtrace:the_final_soc_NIOS2_cpu_nios2_oci_dtrace|final_soc_NIOS2_cpu_nios2_oci_td_mode:final_soc_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1233
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_fifo" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2654
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo|final_soc_NIOS2_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_NIOS2_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1546
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo|final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1555
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_fifo:the_final_soc_NIOS2_cpu_nios2_oci_fifo|final_soc_NIOS2_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_NIOS2_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 1564
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_pib" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_pib:the_final_soc_NIOS2_cpu_nios2_oci_pib" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2659
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_oci_im" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_im:the_final_soc_NIOS2_cpu_nios2_oci_im" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2673
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_avalon_reg" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2692
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_nios2_ocimem" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2712
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_ociram_sp_ram_module" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2156
Info (12133): Instantiated megafunction "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_debug_slave_wrapper" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu.v Line: 2814
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_debug_slave_tck" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "final_soc_NIOS2_cpu_debug_slave_sysclk" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_NIOS2_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_soc_PLL" for hierarchy "final_soc:final_subsystem|final_soc_PLL:pll" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 234
Info (12128): Elaborating entity "final_soc_PLL_stdsync_sv6" for hierarchy "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 300
Info (12128): Elaborating entity "final_soc_PLL_dffpipe_l2c" for hierarchy "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 116
Info (12128): Elaborating entity "final_soc_PLL_altpll_ieu2" for hierarchy "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 306
Info (12128): Elaborating entity "final_soc_SDRAM" for hierarchy "final_soc:final_subsystem|final_soc_SDRAM:sdram" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 257
Info (12128): Elaborating entity "final_soc_SDRAM_input_efifo_module" for hierarchy "final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 298
Info (12128): Elaborating entity "avalon_vga_interface" for hierarchy "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 284
Info (12128): Elaborating entity "VGA_controller" for hierarchy "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_vga_interface.sv Line: 62
Info (12128): Elaborating entity "VGA_mapper" for hierarchy "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/avalon_vga_interface.sv Line: 69
Warning (10036): Verilog HDL or VHDL warning at VGA_controller.sv(132): object "current_ram" assigned a value but never read File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 132
Info (12128): Elaborating entity "vga_ram" for hierarchy "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1" File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 153
Info (10648): Verilog HDL Display System Task info at VGA_controller.sv(291): Reading ram 0 File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 291
Info (12128): Elaborating entity "vga_ram" for hierarchy "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram2" File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 158
Info (10648): Verilog HDL Display System Task info at VGA_controller.sv(294): Reading ram 1 File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 294
Info (12128): Elaborating entity "final_soc_jtag_uart_0" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 297
Info (12128): Elaborating entity "final_soc_jtag_uart_0_scfifo_w" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/kpalani/Desktop/ece385_finalprj/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/kpalani/Desktop/ece385_finalprj/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/kpalani/Desktop/ece385_finalprj/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/kpalani/Desktop/ece385_finalprj/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/kpalani/Desktop/ece385_finalprj/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "final_soc_jtag_uart_0_scfifo_r" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_soc_keycode" for hierarchy "final_soc:final_subsystem|final_soc_keycode:keycode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 308
Info (12128): Elaborating entity "final_soc_otg_hpi_address" for hierarchy "final_soc:final_subsystem|final_soc_otg_hpi_address:otg_hpi_address" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 319
Info (12128): Elaborating entity "final_soc_otg_hpi_cs" for hierarchy "final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 330
Info (12128): Elaborating entity "final_soc_otg_hpi_data" for hierarchy "final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 342
Info (12128): Elaborating entity "final_soc_timer_0" for hierarchy "final_soc:final_subsystem|final_soc_timer_0:timer_0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 386
Info (12128): Elaborating entity "final_soc_mm_interconnect_0" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 504
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:gpu_core_0_gpu_master_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1197
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_controller_0_vga_master_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1257
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1317
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1377
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1441
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1505
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1569
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1633
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1697
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1761
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1825
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1889
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:gpu_core_0_gpu_master_agent" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2354
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_controller_0_vga_master_agent" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2435
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2516
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2597
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2681
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2722
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2763
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2888
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4404
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_default_decode" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_002" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4436
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 192
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_003" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4452
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_003:router_003|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 180
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_004" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4468
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_004_default_decode" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_005" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4484
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_005_default_decode" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_005:router_005|final_soc_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_006" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_006" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4500
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_006_default_decode" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_006:router_006|final_soc_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_demux" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4693
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_demux_002" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4805
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_demux_003" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_003:cmd_demux_003" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4828
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_mux" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4863
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv Line: 315
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4886
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_mux_002" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4903
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_demux" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 5125
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_mux" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 5369
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_mux_002" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 5481
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_002.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_mux_003" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 5504
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_003.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 5538
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 5805
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "final_soc_irq_mapper" for hierarchy "final_soc:final_subsystem|final_soc_irq_mapper:irq_mapper" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 512
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_soc:final_subsystem|altera_reset_controller:rst_controller" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 575
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_soc:final_subsystem|altera_reset_controller:rst_controller_001" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 638
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_soc:final_subsystem|altera_reset_controller:rst_controller_002" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/final_soc.v Line: 701
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 119
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hexdrv0" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 128
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.11.24.16:56:38 Progress: Loading sldf08ad1f3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf08ad1f3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/kpalani/Desktop/ece385_finalprj/db/ip/sldf08ad1f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[13]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[12]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[11]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[10]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[9]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[8]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[7]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[6]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[5]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[4]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[3]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[2]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[1]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[0]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[26]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[25]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[24]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[23]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[22]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[21]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[20]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[19]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[18]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[17]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[16]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[15]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[14]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[13]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[12]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[11]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[10]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[9]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[8]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[7]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[6]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[5]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[4]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[3]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_MASTER_ADDR[2]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 116
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[14]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[15]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[16]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[17]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[18]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[19]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[20]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[21]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[22]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[23]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[24]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[25]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[26]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[27]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[28]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[29]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[30]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|VGA_READDATA[31]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 109
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[24]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[23]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[22]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[21]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[20]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[19]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[18]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[17]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[16]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[15]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[14]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[13]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[12]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[11]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[10]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[9]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[8]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[7]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[6]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[5]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[4]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[3]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[2]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[25]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_address[26]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 14
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[0]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[1]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[2]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[3]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[4]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[5]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[6]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[7]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[8]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[9]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[10]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[11]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[12]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[13]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[14]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[15]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[16]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[17]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[18]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[19]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[20]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[21]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[22]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[23]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[24]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[25]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[26]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[27]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[28]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[29]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[30]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_MASTER_writedata[31]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 22
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[0]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[1]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[2]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[3]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[4]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[5]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[6]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[7]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[8]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[9]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[10]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[11]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[12]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[13]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[14]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[15]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[16]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[17]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[18]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[19]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[20]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[21]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[22]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[23]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[24]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[25]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[26]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[27]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[28]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[29]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[30]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
    Warning (13049): Converted tri-state buffer "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|GPU_SLAVE_readdata[31]" feeding internal logic into a wire File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 8
Warning (276027): Inferred dual-clock RAM node "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ece385_finalprj.ram0_vga_ram_e844ddfa.hdl.mif
Info (278001): Inferred 20 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|Div0" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 550
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[1]|Div0" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 550
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|Div0" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 550
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[5]|Div0" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 550
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[6]|Div1" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 551
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[0]|Div1" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 551
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|Div1" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 551
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[4]|Div1" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 551
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|Div0" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 388
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|Mult0" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 390
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Div0" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 388
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Mult0" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 390
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Div0" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 388
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|Mult0" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 390
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|Mult0" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 60
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|Mult14" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 63
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]|Mult0" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 60
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]|Mult14" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 63
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|Mult5" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 61
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|Mult5" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 61
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ece385_finalprj.ram0_vga_ram_e844ddfa.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ugi1.tdf
    Info (12023): Found entity 1: altsyncram_ugi1 File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ugi1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0" File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 550
Info (12133): Instantiated megafunction "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|viewport_trans:view_transformers[2]|lpm_divide:Div0" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 550
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info (12023): Found entity 1: lpm_divide_92p File: C:/Users/kpalani/Desktop/ece385_finalprj/db/lpm_divide_92p.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/kpalani/Desktop/ece385_finalprj/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/kpalani/Desktop/ece385_finalprj/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/kpalani/Desktop/ece385_finalprj/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/kpalani/Desktop/ece385_finalprj/db/add_sub_8pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/kpalani/Desktop/ece385_finalprj/db/lpm_abs_i0a.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0" File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 390
Info (12133): Instantiated megafunction "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 390
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/Users/kpalani/Desktop/ece385_finalprj/db/mult_46t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult0" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 60
Info (12133): Instantiated megafunction "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult0" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 60
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_68t.tdf
    Info (12023): Found entity 1: mult_68t File: C:/Users/kpalani/Desktop/ece385_finalprj/db/mult_68t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult14" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 63
Info (12133): Instantiated megafunction "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult14" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 63
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]|lpm_mult:Mult0" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 60
Info (12133): Instantiated megafunction "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[1]|lpm_mult:Mult0" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 60
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]|lpm_mult:Mult14" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 63
Info (12133): Instantiated megafunction "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[4]|lpm_mult:Mult14" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 63
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult5" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 61
Info (12133): Instantiated megafunction "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[2]|lpm_mult:Mult5" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 61
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult5" File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 61
Info (12133): Instantiated megafunction "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|project_cube:projector|mat_vec_mul:projectors[0]|lpm_mult:Mult5" with the following parameter: File: C:/Users/kpalani/Desktop/ece385_finalprj/matrix_ops.sv Line: 61
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a24" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ugi1.tdf Line: 806
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a25" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ugi1.tdf Line: 838
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a26" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ugi1.tdf Line: 870
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a27" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ugi1.tdf Line: 902
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a28" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ugi1.tdf Line: 934
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a29" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ugi1.tdf Line: 966
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a30" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ugi1.tdf Line: 998
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a31" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/altsyncram_ugi1.tdf Line: 1030
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/mult_46t.tdf Line: 66
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/mult_46t.tdf Line: 90
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/mult_46t.tdf Line: 66
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/mult_46t.tdf Line: 90
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/mult_46t.tdf Line: 66
        Warning (14320): Synthesized away node "final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8" File: C:/Users/kpalani/Desktop/ece385_finalprj/db/mult_46t.tdf Line: 90
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 1106 buffer(s)
    Info (13016): Ignored 530 CARRY_SUM buffer(s)
    Info (13019): Ignored 576 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 14
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 15
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 16
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 17
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 18
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 19
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 20
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 21
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 22
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 23
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 27
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 40
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 176 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|pll7" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 150
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 13
    Warning (15610): No output dependent on input pin "OTG_INT" File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 50
Info (21057): Implemented 22460 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 143 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 22082 logic cells
    Info (21064): Implemented 136 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 42 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 318 warnings
    Info: Peak virtual memory: 5084 megabytes
    Info: Processing ended: Sun Nov 24 16:57:45 2019
    Info: Elapsed time: 00:01:33
    Info: Total CPU time (on all processors): 00:01:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.map.smsg.


