# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Aug 29 02:25:35 2016
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: quangthanh-pc, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Batch File Name: pasde.do
# Did File Name: E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro/specctra.did
# Current time = Mon Aug 29 02:25:36 2016
# PCB E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-21.4500 ylo= -2.4500 xhi= 21.4500 yhi= 62.4500
# Total 24 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 9, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 28, Images Processed 34, Padstacks Processed 6
# Nets Processed 33, Net Terminals 96
# PCB Area= 2301.000  EIC=7  Area/EIC=328.714  SMDs=24
# Total Pin Count: 98
# Signal Connections Created 54
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 54
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   14.29
# Manhattan Length 695.6725 Horizontal 364.5623 Vertical 331.1102
# Routed Length  71.3658 Horizontal  56.2850 Vertical  22.8450
# Ratio Actual / Manhattan   0.1026
# Unconnected Length 617.8125 Horizontal 306.4225 Vertical 311.3900
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QThan/AppData/Local/Temp/#Taaaaae17856.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Mon Aug 29 02:25:40 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 54
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   14.29
# Manhattan Length 695.6725 Horizontal 364.5623 Vertical 331.1102
# Routed Length  71.3658 Horizontal  56.2850 Vertical  22.8450
# Ratio Actual / Manhattan   0.1026
# Unconnected Length 617.8125 Horizontal 306.4225 Vertical 311.3900
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 54
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   14.29
# Manhattan Length 695.6725 Horizontal 364.5623 Vertical 331.1102
# Routed Length  71.3658 Horizontal  56.2850 Vertical  22.8450
# Ratio Actual / Manhattan   0.1026
# Unconnected Length 617.8125 Horizontal 306.4225 Vertical 311.3900
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Mon Aug 29 02:25:41 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 54
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   14.29
# Manhattan Length 695.6725 Horizontal 364.5623 Vertical 331.1102
# Routed Length  71.3658 Horizontal  56.2850 Vertical  22.8450
# Ratio Actual / Manhattan   0.1026
# Unconnected Length 617.8125 Horizontal 306.4225 Vertical 311.3900
# Start Route Pass 1 of 25
# Routing 63 wires.
# 12 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 25 (Cross: 25, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 63 Successes 63 Failures 0 Vias 7
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 85 wires.
# Total Conflicts: 16 (Cross: 16, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 75 Successes 75 Failures 0 Vias 9
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.3600
# End Pass 2 of 25
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 92 wires.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 78 Successes 78 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction  0.7500
# End Pass 3 of 25
# 5 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 17 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 17 Successes 17 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 25
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   54|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|     0|   0|    0|    7|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    16|     0|   0|    0|    9|    0|   0| 36|  0:00:00|  0:00:00|
# Route    |  3|     4|     0|   0|    0|   19|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    0|   21|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 10 Total Vias 21
# Percent Connected  100.00
# Manhattan Length 712.8837 Horizontal 374.4803 Vertical 338.4034
# Routed Length 831.7488 Horizontal 451.7180 Vertical 380.0308
# Ratio Actual / Manhattan   1.1667
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Aug 29 02:25:42 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 10 Total Vias 21
# Percent Connected  100.00
# Manhattan Length 712.8837 Horizontal 374.4803 Vertical 338.4034
# Routed Length 831.7488 Horizontal 451.7180 Vertical 380.0308
# Ratio Actual / Manhattan   1.1667
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 93 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 81 Successes 81 Failures 0 Vias 22
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 97 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 83 Successes 83 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   54|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|     0|   0|    0|    7|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    16|     0|   0|    0|    9|    0|   0| 36|  0:00:00|  0:00:00|
# Route    |  3|     4|     0|   0|    0|   19|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    0|   21|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|    0|   22|    0|   0|   |  0:00:01|  0:00:01|
# Clean    |  6|     0|     0|   0|    0|   21|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 10 Total Vias 21
# Percent Connected  100.00
# Manhattan Length 720.0761 Horizontal 374.4953 Vertical 345.5808
# Routed Length 787.2723 Horizontal 442.1629 Vertical 345.1094
# Ratio Actual / Manhattan   1.0933
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Aug 29 02:25:43 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 10 Total Vias 21
# Percent Connected  100.00
# Manhattan Length 720.0761 Horizontal 374.4953 Vertical 345.5808
# Routed Length 787.2723 Horizontal 442.1629 Vertical 345.1094
# Ratio Actual / Manhattan   1.0933
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 84 Successes 84 Failures 0 Vias 22
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 99 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 83 Successes 83 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   54|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    25|     0|   0|    0|    7|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    16|     0|   0|    0|    9|    0|   0| 36|  0:00:00|  0:00:00|
# Route    |  3|     4|     0|   0|    0|   19|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    0|   21|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|    0|   22|    0|   0|   |  0:00:01|  0:00:01|
# Clean    |  6|     0|     0|   0|    0|   21|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|    0|   22|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0|    0|   21|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 21, at vias 9 Total Vias 21
# Percent Connected  100.00
# Manhattan Length 721.7301 Horizontal 374.4296 Vertical 347.3005
# Routed Length 792.3065 Horizontal 444.3795 Vertical 347.9270
# Ratio Actual / Manhattan   1.0978
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/QThan/AppData/Local/Temp/#Taaaaaf17856.tmp
# Routing Written to File C:/Users/QThan/AppData/Local/Temp/#Taaaaaf17856.tmp
quit
