Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 31 10:30:32 2022
| Host         : micro09 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file mips_control_sets_placed.rpt
| Design       : mips
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            5 |
| No           | No                    | Yes                    |             128 |           49 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              91 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------------+------------------+------------------+----------------+
|  c/md/controls    |                                            |                  |                5 |             13 |
|  clk_IBUF_BUFG[0] | c/md/E[0]                                  | reset_IBUF[0]    |               20 |             32 |
|  clk_IBUF_BUFG[0] | c/md/FSM_onehot_current_state_reg[5]_0[10] |                  |                8 |             32 |
|  clk_IBUF_BUFG[0] | c/md/FSM_onehot_current_state_reg[5]_0[9]  | reset_IBUF[0]    |               19 |             59 |
|  clk_IBUF_BUFG[0] | c/md/FSM_onehot_current_state_reg[5]_0[6]  |                  |               12 |             96 |
|  clk_IBUF_BUFG[0] |                                            | reset_IBUF[0]    |               53 |            140 |
+-------------------+--------------------------------------------+------------------+------------------+----------------+


