{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 11:45:08 2011 " "Info: Processing started: Wed Jun 01 11:45:08 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU16 -c CPU16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU16 -c CPU16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU16 " "Info: Found entity 1: CPU16" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU16 " "Info: Elaborating entity \"CPU16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(56) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(56): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(63) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(63): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU16.v(69) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(69): truncated value with size 32 to match size of target (8)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(70) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(70): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(77) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(77): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(79) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(79): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(82) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(82): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(86) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(86): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(88) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(88): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(90) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(90): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(92) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(92): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(94) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(94): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(96) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(96): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(98) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(98): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(100) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(100): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(102) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(102): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(104) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(104): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(111) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(111): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(116) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(116): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(121) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(121): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(127) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(127): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(133) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(133): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(139) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(139): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(144) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(144): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(149) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(149): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(154) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(154): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(159) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(159): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(163) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(163): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(167) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(167): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "CPU16.v(169) " "Warning (10199): Verilog HDL Case Statement warning at CPU16.v(169): case item expression never matches the case expression" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 169 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU16.v(177) " "Warning (10230): Verilog HDL assignment warning at CPU16.v(177): truncated value with size 32 to match size of target (4)" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:altsyncram_component\"" {  } { { "CPU16.v" "altsyncram_component" { Text "D:/labArq1/CPU16/CPU16.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"altsyncram:altsyncram_component\"" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 42 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:altsyncram_component " "Info: Instantiated megafunction \"altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program.mif " "Info: Parameter \"init_file\" = \"program.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 42 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u2t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2t " "Info: Found entity 1: altsyncram_u2t" {  } { { "db/altsyncram_u2t.tdf" "" { Text "D:/labArq1/CPU16/db/altsyncram_u2t.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2t altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated " "Info: Elaborating entity \"altsyncram_u2t\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_u2t:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a altsyncram_component 16 8 " "Warning (12020): Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "CPU16.v" "altsyncram_component" { Text "D:/labArq1/CPU16/CPU16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wren_a altsyncram_component 16 1 " "Warning (12020): Port \"wren_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CPU16.v" "altsyncram_component" { Text "D:/labArq1/CPU16/CPU16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "CPU16.v" "" { Text "D:/labArq1/CPU16/CPU16.v" 58 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state\[3\] " "Info: Register \"state\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Info: Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Info: Implemented 133 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 11:45:21 2011 " "Info: Processing ended: Wed Jun 01 11:45:21 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
