 Timing Path to Register_inst1/out_reg[8]/D 
  
 Path Start Point : in1[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    in1[8]                             Rise  0.2000 0.0000 0.0000 1.65671  1.06234 2.71906           1       100      c             | 
|    Register_inst1/in[8]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[8]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/out_reg[8]/CK             DFF_X1    Rise  0.1510 0.0040 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0160 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[7]/D 
  
 Path Start Point : in2[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    in2[7]                             Rise  0.2000 0.0000 0.0000 0.929534 1.06234 1.99188           1       100      c             | 
|    Register_inst2/in[7]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[7]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst2/clk_CTSPP_122                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst2/out_reg[7]/CK             DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[8]/D 
  
 Path Start Point : in2[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    in2[8]                             Rise  0.2000 0.0000 0.0000 0.174781 1.06234 1.23712           1       100      c             | 
|    Register_inst2/in[8]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[8]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst2/clk_CTSPP_122                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst2/out_reg[8]/CK             DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[9]/D 
  
 Path Start Point : in2[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    in2[9]                             Rise  0.2000 0.0000 0.0000 0.299494 1.06234 1.36184           1       100      c             | 
|    Register_inst2/in[9]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[9]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst2/clk_CTSPP_122                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst2/out_reg[9]/CK             DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[10]/D 
  
 Path Start Point : in2[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    in2[10]                             Rise  0.2000 0.0000 0.0000 0.428178 1.06234 1.49052           1       100      c             | 
|    Register_inst2/in[10]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst2/out_reg[10]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst2/clk_CTSPP_122                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst2/out_reg[10]/CK            DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[0]/D 
  
 Path Start Point : in1[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    in1[0]                             Rise  0.2000 0.0000 0.0000 0.809762 1.06234 1.8721            1       100      c             | 
|    Register_inst1/in[0]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[0]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/out_reg[0]/CK             DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[1]/D 
  
 Path Start Point : in1[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    in1[1]                             Rise  0.2000 0.0000 0.0000 0.718936 1.06234 1.78128           1       100      c             | 
|    Register_inst1/in[1]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[1]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/out_reg[1]/CK             DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[2]/D 
  
 Path Start Point : in1[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    in1[2]                             Rise  0.2000 0.0000 0.0000 0.302571 1.06234 1.36491           1       100      c             | 
|    Register_inst1/in[2]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[2]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/out_reg[2]/CK             DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[3]/D 
  
 Path Start Point : in1[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    in1[3]                             Rise  0.2000 0.0000 0.0000 0.799676 1.06234 1.86202           1       100      c             | 
|    Register_inst1/in[3]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[3]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/out_reg[3]/CK             DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[4]/D 
  
 Path Start Point : in1[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    in1[4]                             Rise  0.2000 0.0000 0.0000 0.476857 1.06234 1.5392            1       100      c             | 
|    Register_inst1/in[4]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[4]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/out_reg[4]/CK             DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[7]/D 
  
 Path Start Point : in1[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    in1[7]                             Rise  0.2000 0.0000 0.0000 1.25994  1.06234 2.32228           1       100      c             | 
|    Register_inst1/in[7]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[7]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/out_reg[7]/CK             DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[10]/D 
  
 Path Start Point : in1[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    in1[10]                             Rise  0.2000 0.0000 0.0000 2.26024  1.06234 3.32258           1       100      c             | 
|    Register_inst1/in[10]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[10]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1470 0.0000                                                                           | 
|    Register_inst1/out_reg[10]/CK            DFF_X1    Rise  0.1500 0.0030 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[16]/D 
  
 Path Start Point : in2[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[16]                                Rise  0.2000 0.0000 0.0000 0.379839 0.699202 1.07904           1       100      c             | 
|    CLOCK_slh__c55/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c55/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.146197 0.699202 0.845399          1       100                    | 
|    CLOCK_slh__c145/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c145/Z            CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.257906 1.06234  1.32025           1       100                    | 
|    Register_inst2/in[16]                  Rise  0.2490 0.0000                                                                           | 
|    Register_inst2/out_reg[16]/D DFF_X1    Rise  0.2490 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[16]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0200 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2490        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[3]/D 
  
 Path Start Point : in2[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[3]                                Rise  0.2000 0.0000 0.0000 0.314624 0.699202 1.01383           1       100      c             | 
|    CLOCK_slh__c37/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c37/Z            CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.210083 0.699202 0.909285          1       100                    | 
|    CLOCK_slh__c155/A           CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c155/Z           CLKBUF_X1 Rise  0.2500 0.0270 0.0080 0.430901 1.06234  1.49324           1       100                    | 
|    Register_inst2/in[3]                  Rise  0.2500 0.0000                                                                           | 
|    Register_inst2/out_reg[3]/D DFF_X1    Rise  0.2500 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z              CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125           Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A  CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z  CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[3]/CK DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0200 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[4]/D 
  
 Path Start Point : in2[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[4]                                Rise  0.2000 0.0000 0.0000 0.357711 0.699202 1.05691           1       100      c             | 
|    CLOCK_slh__c35/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c35/Z            CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.284941 0.699202 0.984143          1       100                    | 
|    CLOCK_slh__c161/A           CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c161/Z           CLKBUF_X1 Rise  0.2500 0.0270 0.0080 0.438177 1.06234  1.50052           1       100                    | 
|    Register_inst2/in[4]                  Rise  0.2500 0.0000                                                                           | 
|    Register_inst2/out_reg[4]/D DFF_X1    Rise  0.2500 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z              CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125           Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A  CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z  CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[4]/CK DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0200 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[5]/D 
  
 Path Start Point : in2[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[5]                                Rise  0.2000 0.0000 0.0000 1.0086   0.699202 1.7078            1       100      c             | 
|    CLOCK_slh__c41/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c41/Z            CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.300809 0.699202 1.00001           1       100                    | 
|    CLOCK_slh__c135/A           CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c135/Z           CLKBUF_X1 Rise  0.2500 0.0270 0.0080 0.398682 1.06234  1.46102           1       100                    | 
|    Register_inst2/in[5]                  Rise  0.2500 0.0000                                                                           | 
|    Register_inst2/out_reg[5]/D DFF_X1    Rise  0.2500 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z              CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125           Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A  CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z  CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[5]/CK DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0200 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[12]/D 
  
 Path Start Point : in2[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[12]                                Rise  0.2000 0.0000 0.0000 0.466876 0.699202 1.16608           1       100      c             | 
|    CLOCK_slh__c45/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c45/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.4025   0.699202 1.1017            1       100                    | 
|    CLOCK_slh__c137/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c137/Z            CLKBUF_X1 Rise  0.2500 0.0270 0.0070 0.18714  1.06234  1.24948           1       100                    | 
|    Register_inst2/in[12]                  Rise  0.2500 0.0000                                                                           | 
|    Register_inst2/out_reg[12]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[12]/CK DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0200 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[15]/D 
  
 Path Start Point : in2[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[15]                                Rise  0.2000 0.0000 0.0000 0.449266 0.699202 1.14847           1       100      c             | 
|    CLOCK_slh__c49/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c49/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.180651 0.699202 0.879853          1       100                    | 
|    CLOCK_slh__c139/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c139/Z            CLKBUF_X1 Rise  0.2500 0.0270 0.0070 0.290856 1.06234  1.3532            1       100                    | 
|    Register_inst2/in[15]                  Rise  0.2500 0.0000                                                                           | 
|    Register_inst2/out_reg[15]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[15]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0200 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[18]/D 
  
 Path Start Point : in2[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[18]                                Rise  0.2000 0.0000 0.0000 0.295672 0.699202 0.994874          1       100      c             | 
|    CLOCK_slh__c59/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c59/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.227856 0.699202 0.927058          1       100                    | 
|    CLOCK_slh__c147/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c147/Z            CLKBUF_X1 Rise  0.2500 0.0270 0.0070 0.267059 1.06234  1.3294            1       100                    | 
|    Register_inst2/in[18]                  Rise  0.2500 0.0000                                                                           | 
|    Register_inst2/out_reg[18]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[18]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0200 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[19]/D 
  
 Path Start Point : in2[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[19]                                Rise  0.2000 0.0000 0.0000 0.172459 0.699202 0.871661          1       100      c             | 
|    CLOCK_slh__c61/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c61/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.259762 0.699202 0.958964          1       100                    | 
|    CLOCK_slh__c143/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c143/Z            CLKBUF_X1 Rise  0.2500 0.0270 0.0070 0.2487   1.06234  1.31104           1       100                    | 
|    Register_inst2/in[19]                  Rise  0.2500 0.0000                                                                           | 
|    Register_inst2/out_reg[19]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[19]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0200 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[20]/D 
  
 Path Start Point : in2[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[20]                                Rise  0.2000 0.0000 0.0000 0.195004 0.699202 0.894206          1       100      c             | 
|    CLOCK_slh__c63/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c63/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.255599 0.699202 0.954801          1       100                    | 
|    CLOCK_slh__c149/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c149/Z            CLKBUF_X1 Rise  0.2500 0.0270 0.0070 0.330112 1.06234  1.39245           1       100                    | 
|    Register_inst2/in[20]                  Rise  0.2500 0.0000                                                                           | 
|    Register_inst2/out_reg[20]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[20]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0200 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[13]/D 
  
 Path Start Point : in2[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[13]                                Rise  0.2000 0.0000 0.0000 0.911003 0.699202 1.61021           1       100      c             | 
|    CLOCK_slh__c47/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c47/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.427327 0.699202 1.12653           1       100                    | 
|    CLOCK_slh__c159/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c159/Z            CLKBUF_X1 Rise  0.2510 0.0280 0.0080 0.63488  1.06234  1.69722           1       100                    | 
|    Register_inst2/in[13]                  Rise  0.2510 0.0000                                                                           | 
|    Register_inst2/out_reg[13]/D DFF_X1    Rise  0.2510 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[13]/CK DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0200 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2510        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[22]/D 
  
 Path Start Point : in2[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[22]                                Rise  0.2000 0.0000 0.0000 0.257807 0.699202 0.957009          1       100      c             | 
|    CLOCK_slh__c67/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c67/Z             CLKBUF_X1 Rise  0.2240 0.0240 0.0070 0.562399 0.699202 1.2616            1       100                    | 
|    CLOCK_slh__c153/A            CLKBUF_X1 Rise  0.2240 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c153/Z            CLKBUF_X1 Rise  0.2510 0.0270 0.0070 0.363744 1.06234  1.42609           1       100                    | 
|    Register_inst2/in[22]                  Rise  0.2510 0.0000                                                                           | 
|    Register_inst2/out_reg[22]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[22]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0200 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2510        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[23]/D 
  
 Path Start Point : in2[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[23]                                Rise  0.2000 0.0000 0.0000 0.883521 0.699202 1.58272           1       100      c             | 
|    CLOCK_slh__c69/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c69/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.331018 0.699202 1.03022           1       100                    | 
|    CLOCK_slh__c165/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c165/Z            CLKBUF_X1 Rise  0.2520 0.0290 0.0090 0.972721 1.06234  2.03506           1       100                    | 
|    Register_inst2/in[23]                  Rise  0.2520 0.0000                                                                           | 
|    Register_inst2/out_reg[23]/D DFF_X1    Rise  0.2520 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[23]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0210 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[26]/D 
  
 Path Start Point : in2[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[26]                                Rise  0.2000  0.0000 0.0000             2.84881  0.699202 3.54801           1       100      c             | 
|    CLOCK_slh__c53/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c53/Z             CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.385635 0.699202 1.08484           1       100                    | 
|    CLOCK_slh__c141/A            CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c141/Z            CLKBUF_X1 Rise  0.2570  0.0340 0.0120             2.81966  1.06234  3.882             1       100                    | 
|    Register_inst2/in[26]                  Rise  0.2570  0.0000                                                                                       | 
|    Register_inst2/out_reg[26]/D DFF_X1    Rise  0.2540 -0.0030 0.0120    -0.0030           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[26]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0220 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[2]/D 
  
 Path Start Point : in2[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[2]                                Rise  0.2000 0.0000 0.0000 0.241823 0.699202 0.941025          1       100      c             | 
|    CLOCK_slh__c75/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c75/Z            CLKBUF_X1 Rise  0.2250 0.0250 0.0080 0.807054 0.699202 1.50626           1       100                    | 
|    CLOCK_slh__c151/A           CLKBUF_X1 Rise  0.2250 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c151/Z           CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.400747 1.06234  1.46309           1       100                    | 
|    Register_inst2/in[2]                  Rise  0.2530 0.0000                                                                           | 
|    Register_inst2/out_reg[2]/D DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z              CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125           Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A  CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z  CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[2]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0200 0.2080 | 
| data required time                        |  0.2080        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[14]/D 
  
 Path Start Point : in2[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[14]                                Rise  0.2000 0.0000 0.0000 1.08424  0.699202 1.78344           1       100      c             | 
|    CLOCK_slh__c51/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c51/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.337051 0.699202 1.03625           1       100                    | 
|    CLOCK_slh__c163/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c163/Z            CLKBUF_X1 Rise  0.2540 0.0310 0.0100 1.62739  1.06234  2.68974           1       100                    | 
|    Register_inst2/in[14]                  Rise  0.2540 0.0000                                                                           | 
|    Register_inst2/out_reg[14]/D DFF_X1    Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[14]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0210 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[21]/D 
  
 Path Start Point : in2[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in2[21]                                Rise  0.2000 0.0000 0.0000 1.11312  0.699202 1.81233           1       100      c             | 
|    CLOCK_slh__c65/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c65/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.230676 0.699202 0.929878          1       100                    | 
|    CLOCK_slh__c167/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c167/Z            CLKBUF_X1 Rise  0.2540 0.0310 0.0100 1.47789  1.06234  2.54023           1       100                    | 
|    Register_inst2/in[21]                  Rise  0.2540 0.0000                                                                           | 
|    Register_inst2/out_reg[21]/D DFF_X1    Rise  0.2540 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[21]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0210 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[5]/D 
  
 Path Start Point : in1[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[5]                                Rise  0.2000 0.0000 0.0000 4.49518  0.699202 5.19439           1       100      c             | 
|    CLOCK_slh__c33/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c33/Z            CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.267621 0.699202 0.966823          1       100                    | 
|    CLOCK_slh__c209/A           CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c209/Z           CLKBUF_X1 Rise  0.2550 0.0320 0.0110 2.10832  1.06234  3.17066           1       100                    | 
|    Register_inst1/in[5]                  Rise  0.2550 0.0000                                                                           | 
|    Register_inst1/out_reg[5]/D DFF_X1    Rise  0.2550 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z              CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125           Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A  CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z  CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/clk_CTSPP_119           Rise  0.1860 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_191           Rise  0.1860 0.0000                                                                           | 
|    Register_inst1/out_reg[5]/CK DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0210 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[6]/D 
  
 Path Start Point : in1[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[6]                                Rise  0.2000 0.0000 0.0000 3.46033  0.699202 4.15954           1       100      c             | 
|    CLOCK_slh__c31/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c31/Z            CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.295151 0.699202 0.994353          1       100                    | 
|    CLOCK_slh__c207/A           CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c207/Z           CLKBUF_X1 Rise  0.2550 0.0320 0.0110 1.93629  1.06234  2.99863           1       100                    | 
|    Register_inst1/in[6]                  Rise  0.2550 0.0000                                                                           | 
|    Register_inst1/out_reg[6]/D DFF_X1    Rise  0.2550 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z              CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125           Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A  CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z  CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/clk_CTSPP_119           Rise  0.1860 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_191           Rise  0.1860 0.0000                                                                           | 
|    Register_inst1/out_reg[6]/CK DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0210 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[29]/D 
  
 Path Start Point : in2[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[29]                                Rise  0.2000  0.0000 0.0000             0.576918 0.699202 1.27612           1       100      c             | 
|    CLOCK_slh__c117/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c117/Z            CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.427095 0.699202 1.1263            1       100                    | 
|    CLOCK_slh__c181/A            CLKBUF_X1 Rise  0.2220 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c181/Z            CLKBUF_X1 Rise  0.2500  0.0280 0.0080             0.457262 1.06234  1.5196            1       100                    | 
|    Register_inst2/in[29]                  Rise  0.2500  0.0000                                                                                       | 
|    Register_inst2/out_reg[29]/D DFF_X1    Rise  0.2500  0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/out_reg[29]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0200 0.2040 | 
| data required time                        |  0.2040        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[21]/D 
  
 Path Start Point : in1[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[21]                                Rise  0.2000 0.0000 0.0000 0.988161 0.699202 1.68736           1       100      c             | 
|    CLOCK_slh__c111/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c111/Z            CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.194617 0.699202 0.893819          1       100                    | 
|    CLOCK_slh__c177/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c177/Z            CLKBUF_X1 Rise  0.2510 0.0280 0.0080 0.713195 1.06234  1.77554           1       100                    | 
|    Register_inst1/in[21]                  Rise  0.2510 0.0000                                                                           | 
|    Register_inst1/out_reg[21]/D DFF_X1    Rise  0.2510 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[21]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0200 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2510        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[27]/D 
  
 Path Start Point : in1[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[27]                                Rise  0.2000 0.0000 0.0000 0.492009 0.699202 1.19121           1       100      c             | 
|    CLOCK_slh__c125/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c125/Z            CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.169675 0.699202 0.868877          1       100                    | 
|    CLOCK_slh__c221/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c221/Z            CLKBUF_X1 Rise  0.2500 0.0270 0.0070 0.282224 1.06234  1.34457           1       100                    | 
|    Register_inst1/in[27]                  Rise  0.2500 0.0000                                                                           | 
|    Register_inst1/out_reg[27]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[27]/CK DFF_X1    Rise  0.1830 0.0010 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1830 0.1830 | 
| library hold check                        |  0.0200 0.2030 | 
| data required time                        |  0.2030        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2030        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[31]/D 
  
 Path Start Point : in2[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[31]                                Rise  0.2000  0.0000 0.0000             1.03361  0.699202 1.73281           1       100      c             | 
|    CLOCK_slh__c81/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c81/Z             CLKBUF_X1 Rise  0.2230  0.0230 0.0060             0.174418 0.699202 0.87362           1       100                    | 
|    CLOCK_slh__c169/A            CLKBUF_X1 Rise  0.2230  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c169/Z            CLKBUF_X1 Rise  0.2540  0.0310 0.0110             1.96525  1.06234  3.02759           1       100                    | 
|    Register_inst2/in[31]                  Rise  0.2540  0.0000                                                                                       | 
|    Register_inst2/out_reg[31]/D DFF_X1    Rise  0.2530 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/out_reg[31]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0210 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[11]/D 
  
 Path Start Point : in1[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[11]                                Rise  0.2000 0.0000 0.0000 0.196803 0.699202 0.896005          1       130      c             | 
|    CLOCK_slh__c77/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c77/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.237023 0.699202 0.936225          1       100                    | 
|    CLOCK_slh__c183/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c183/Z            CLKBUF_X1 Rise  0.2530 0.0300 0.0090 1.25198  1.06234  2.31433           1       100                    | 
|    Register_inst1/in[11]                  Rise  0.2530 0.0000                                                                           | 
|    Register_inst1/out_reg[11]/D DFF_X1    Rise  0.2530 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[11]/CK DFF_X1    Rise  0.1860 0.0040 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[17]/D 
  
 Path Start Point : in1[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[17]                                Rise  0.2000 0.0000 0.0000 2.07379  0.699202 2.77299           1       100      c             | 
|    CLOCK_slh__c95/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c95/Z             CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.351644 0.699202 1.05085           1       100                    | 
|    CLOCK_slh__c187/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c187/Z            CLKBUF_X1 Rise  0.2530 0.0300 0.0100 1.39219  1.06234  2.45454           1       100                    | 
|    Register_inst1/in[17]                  Rise  0.2530 0.0000                                                                           | 
|    Register_inst1/out_reg[17]/D DFF_X1    Rise  0.2530 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[17]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0210 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[17]/D 
  
 Path Start Point : in2[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[17]                                Rise  0.2000  0.0000 0.0000             1.48664  0.699202 2.18584           1       100      c             | 
|    CLOCK_slh__c57/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c57/Z             CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.787033 0.699202 1.48624           1       100                    | 
|    CLOCK_slh__c195/A            CLKBUF_X1 Rise  0.2250  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c195/Z            CLKBUF_X1 Rise  0.2580  0.0330 0.0110             2.29359  1.06234  3.35593           1       100                    | 
|    Register_inst2/in[17]                  Rise  0.2580  0.0000                                                                                       | 
|    Register_inst2/out_reg[17]/D DFF_X1    Rise  0.2560 -0.0020 0.0110    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[17]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0210 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[18]/D 
  
 Path Start Point : in1[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[18]                                Rise  0.2000  0.0000 0.0000             2.36318  0.699202 3.06238           1       100      c             | 
|    CLOCK_slh__c87/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c87/Z             CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.571345 0.699202 1.27055           1       100                    | 
|    CLOCK_slh__c197/A            CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c197/Z            CLKBUF_X1 Rise  0.2580  0.0340 0.0120             2.68742  1.06234  3.74977           1       100                    | 
|    Register_inst1/in[18]                  Rise  0.2580  0.0000                                                                                       | 
|    Register_inst1/out_reg[18]/D DFF_X1    Rise  0.2540 -0.0040 0.0120    -0.0040           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[18]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0210 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[22]/D 
  
 Path Start Point : in1[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[22]                                Rise  0.2000  0.0000 0.0000             1.99921  0.699202 2.69841           1       100      c             | 
|    CLOCK_slh__c93/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c93/Z             CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.631416 0.699202 1.33062           1       100                    | 
|    CLOCK_slh__c201/A            CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c201/Z            CLKBUF_X1 Rise  0.2560  0.0320 0.0110             1.93053  1.06234  2.99287           1       100                    | 
|    Register_inst1/in[22]                  Rise  0.2560  0.0000                                                                                       | 
|    Register_inst1/out_reg[22]/D DFF_X1    Rise  0.2540 -0.0020 0.0110    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[22]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0210 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[25]/D 
  
 Path Start Point : in2[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[25]                                Rise  0.2000  0.0000 0.0000             2.18016  0.699202 2.87936           1       100      c             | 
|    CLOCK_slh__c71/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c71/Z             CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.459325 0.699202 1.15853           1       100                    | 
|    CLOCK_slh__c193/A            CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c193/Z            CLKBUF_X1 Rise  0.2580  0.0340 0.0120             2.75962  1.06234  3.82196           1       100                    | 
|    Register_inst2/in[25]                  Rise  0.2580  0.0000                                                                                       | 
|    Register_inst2/out_reg[25]/D DFF_X1    Rise  0.2570 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[25]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0210 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to sequential_multiplier_inst/B1_reg[0]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : sequential_multiplier_inst/B1_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                                                    Rise  0.2000 0.0000 0.0000 5.47261  6.9662   12.4388           5       100      c             | 
|    sequential_multiplier_inst/rst                         Rise  0.2000 0.0000                                                                           | 
|    sequential_multiplier_inst/i_0_524/B1        AOI22_X1  Rise  0.2010 0.0010 0.0000          1.58401                                                   | 
|    sequential_multiplier_inst/i_0_524/ZN        AOI22_X1  Fall  0.2200 0.0190 0.0110 0.810315 3.06967  3.87998           2       100                    | 
|    sequential_multiplier_inst/i_0_523/A         INV_X1    Fall  0.2200 0.0000 0.0110          1.54936                                                   | 
|    sequential_multiplier_inst/i_0_523/ZN        INV_X1    Rise  0.2310 0.0110 0.0060 0.19666  0.699202 0.895862          1       100                    | 
|    sequential_multiplier_inst/CLOCK_slh__c236/A CLKBUF_X1 Rise  0.2310 0.0000 0.0060          0.77983                                                   | 
|    sequential_multiplier_inst/CLOCK_slh__c236/Z CLKBUF_X1 Rise  0.2580 0.0270 0.0070 0.278139 1.06234  1.34048           1       100                    | 
|    sequential_multiplier_inst/B1_reg[0]/D       DFF_X1    Rise  0.2580 0.0000 0.0070          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sequential_multiplier_inst/B1_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125                       Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A              CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z              CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/clk_CTSPP_119                       Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_CTSPP_229           Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/B1_reg[0]/CK  DFF_X1    Rise  0.1900 0.0040 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0200 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[11]/D 
  
 Path Start Point : in2[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[11]                                Rise  0.2000  0.0000 0.0000             3.78422  0.699202 4.48342           1       100      c             | 
|    CLOCK_slh__c43/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c43/Z             CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.568423 0.699202 1.26762           1       100                    | 
|    CLOCK_slh__c229/A            CLKBUF_X1 Rise  0.2230 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c229/Z            CLKBUF_X1 Rise  0.2590  0.0360 0.0140             3.61724  1.06234  4.67958           1       100                    | 
|    Register_inst2/in[11]                  Rise  0.2590  0.0000                                                                                       | 
|    Register_inst2/out_reg[11]/D DFF_X1    Rise  0.2590  0.0000 0.0140                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[11]/CK DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0220 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2590        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[12]/D 
  
 Path Start Point : in1[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[12]                                Rise  0.2000  0.0000 0.0000             1.50995  0.699202 2.20915           1       100      c             | 
|    CLOCK_slh__c83/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c83/Z             CLKBUF_X1 Rise  0.2260  0.0260 0.0080             1.24297  0.699202 1.94218           1       100                    | 
|    CLOCK_slh__c185/A            CLKBUF_X1 Rise  0.2250 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c185/Z            CLKBUF_X1 Rise  0.2550  0.0300 0.0090             1.19344  1.06234  2.25578           1       100                    | 
|    Register_inst1/in[12]                  Rise  0.2550  0.0000                                                                                       | 
|    Register_inst1/out_reg[12]/D DFF_X1    Rise  0.2540 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[12]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0200 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[25]/D 
  
 Path Start Point : in1[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[25]                                Rise  0.2000  0.0000 0.0000             2.74628  0.699202 3.44549           1       100      c             | 
|    CLOCK_slh__c103/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c103/Z            CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.608517 0.699202 1.30772           1       100                    | 
|    CLOCK_slh__c205/A            CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c205/Z            CLKBUF_X1 Rise  0.2550  0.0310 0.0100             1.78808  1.06234  2.85042           1       100                    | 
|    Register_inst1/in[25]                  Rise  0.2550  0.0000                                                                                       | 
|    Register_inst1/out_reg[25]/D DFF_X1    Rise  0.2540 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[25]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0210 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[26]/D 
  
 Path Start Point : in1[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[26]                                Rise  0.2000  0.0000 0.0000             1.49005  0.699202 2.18925           1       100      c             | 
|    CLOCK_slh__c123/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c123/Z            CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.550951 0.699202 1.25015           1       100                    | 
|    CLOCK_slh__c217/A            CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c217/Z            CLKBUF_X1 Rise  0.2550  0.0310 0.0100             1.59403  1.06234  2.65637           1       100                    | 
|    Register_inst1/in[26]                  Rise  0.2550  0.0000                                                                                       | 
|    Register_inst1/out_reg[26]/D DFF_X1    Rise  0.2540 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[26]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0210 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[30]/D 
  
 Path Start Point : in2[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[30]                                Rise  0.2000  0.0000 0.0000             2.45828  0.699202 3.15748           1       100      c             | 
|    CLOCK_slh__c89/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c89/Z             CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.728236 0.699202 1.42744           1       100                    | 
|    CLOCK_slh__c211/A            CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c211/Z            CLKBUF_X1 Rise  0.2560  0.0320 0.0110             2.03815  1.06234  3.1005            1       100                    | 
|    Register_inst2/in[30]                  Rise  0.2560  0.0000                                                                                       | 
|    Register_inst2/out_reg[30]/D DFF_X1    Rise  0.2550 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/out_reg[30]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0210 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[14]/D 
  
 Path Start Point : in1[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[14]                                Rise  0.2000  0.0000 0.0000             2.26216  0.699202 2.96136           1       100      c             | 
|    CLOCK_slh__c119/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c119/Z            CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.426818 0.699202 1.12602           1       100                    | 
|    CLOCK_sph__c235/A            CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_sph__c235/Z            CLKBUF_X1 Rise  0.2570  0.0340 0.0130             2.92968  1.06234  3.99202           1       100                    | 
|    Register_inst1/in[14]                  Rise  0.2570  0.0000                                                                                       | 
|    Register_inst1/out_reg[14]/D DFF_X1    Rise  0.2550 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[14]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0220 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[6]/D 
  
 Path Start Point : in2[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[6]                                Rise  0.2000  0.0000 0.0000             4.0774   0.699202 4.77661           1       100      c             | 
|    CLOCK_slh__c39/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c39/Z            CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.428612 0.699202 1.12781           1       100                    | 
|    CLOCK_slh__c157/A           CLKBUF_X1 Rise  0.2220 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c157/Z           CLKBUF_X1 Rise  0.2620  0.0400 0.0170             5.01975  1.06234  6.0821            1       100                    | 
|    Register_inst2/in[6]                  Rise  0.2620  0.0000                                                                                       | 
|    Register_inst2/out_reg[6]/D DFF_X1    Rise  0.2610 -0.0010 0.0170    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z              CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125           Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A  CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z  CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[6]/CK DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0230 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2610        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[31]/D 
  
 Path Start Point : in1[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[31]                                Rise  0.2000 0.0000 0.0000 0.75019  0.699202 1.44939           1       100      c             | 
|    CLOCK_slh__c99/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c99/Z             CLKBUF_X1 Rise  0.2250 0.0250 0.0080 0.811328 0.699202 1.51053           1       100                    | 
|    CLOCK_slh__c175/A            CLKBUF_X1 Rise  0.2250 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c175/Z            CLKBUF_X1 Rise  0.2540 0.0290 0.0080 0.829012 1.06234  1.89135           1       100                    | 
|    Register_inst1/in[31]                  Rise  0.2540 0.0000                                                                           | 
|    Register_inst1/out_reg[31]/D DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[31]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0200 0.2040 | 
| data required time                        |  0.2040        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[15]/D 
  
 Path Start Point : in1[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[15]                                Rise  0.2000 0.0000 0.0000 1.66537  0.699202 2.36458           1       100      c             | 
|    CLOCK_slh__c85/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c85/Z             CLKBUF_X1 Rise  0.2250 0.0250 0.0080 1.02701  0.699202 1.72621           1       100                    | 
|    CLOCK_slh__c199/A            CLKBUF_X1 Rise  0.2250 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c199/Z            CLKBUF_X1 Rise  0.2550 0.0300 0.0090 1.03595  1.06234  2.09829           1       100                    | 
|    Register_inst1/in[15]                  Rise  0.2550 0.0000                                                                           | 
|    Register_inst1/out_reg[15]/D DFF_X1    Rise  0.2550 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[15]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0200 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[23]/D 
  
 Path Start Point : in1[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[23]                                Rise  0.2000  0.0000 0.0000             2.80193  0.699202 3.50113           1       100      c             | 
|    CLOCK_slh__c101/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c101/Z            CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.489708 0.699202 1.18891           1       100                    | 
|    CLOCK_slh__c215/A            CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c215/Z            CLKBUF_X1 Rise  0.2570  0.0330 0.0110             2.25576  1.06234  3.31811           1       100                    | 
|    Register_inst1/in[23]                  Rise  0.2570  0.0000                                                                                       | 
|    Register_inst1/out_reg[23]/D DFF_X1    Rise  0.2550 -0.0020 0.0110    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[23]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0210 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[24]/D 
  
 Path Start Point : in1[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[24]                                Rise  0.2000 0.0000 0.0000 1.25758  0.699202 1.95678           1       100      c             | 
|    CLOCK_slh__c113/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c113/Z            CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.399731 0.699202 1.09893           1       100                    | 
|    CLOCK_slh__c225/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c225/Z            CLKBUF_X1 Rise  0.2550 0.0320 0.0110 1.96879  1.06234  3.03114           1       100                    | 
|    Register_inst1/in[24]                  Rise  0.2550 0.0000                                                                           | 
|    Register_inst1/out_reg[24]/D DFF_X1    Rise  0.2550 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[24]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0210 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[0]/D 
  
 Path Start Point : in2[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[0]                                Rise  0.2000  0.0000 0.0000             1.86966  0.699202 2.56886           1       100      c             | 
|    CLOCK_slh__c97/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c97/Z            CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.622825 0.699202 1.32203           1       100                    | 
|    CLOCK_slh__c189/A           CLKBUF_X1 Rise  0.2230 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c189/Z           CLKBUF_X1 Rise  0.2570  0.0340 0.0130             2.92899  1.06234  3.99133           1       100                    | 
|    Register_inst2/in[0]                  Rise  0.2570  0.0000                                                                                       | 
|    Register_inst2/out_reg[0]/D DFF_X1    Rise  0.2560 -0.0010 0.0130    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z              CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125           Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A  CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z  CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/out_reg[0]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0220 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[1]/D 
  
 Path Start Point : in2[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[1]                                Rise  0.2000  0.0000 0.0000             3.73991  0.699202 4.43912           1       100      c             | 
|    CLOCK_slh__c105/A           CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c105/Z           CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.357509 0.699202 1.05671           1       100                    | 
|    CLOCK_slh__c171/A           CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c171/Z           CLKBUF_X1 Rise  0.2570  0.0340 0.0130             2.89123  1.06234  3.95357           1       100                    | 
|    Register_inst2/in[1]                  Rise  0.2570  0.0000                                                                                       | 
|    Register_inst2/out_reg[1]/D DFF_X1    Rise  0.2560 -0.0010 0.0130    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z              CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125           Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A  CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z  CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/out_reg[1]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0220 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[16]/D 
  
 Path Start Point : in1[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[16]                                Rise  0.2000 0.0000 0.0000 1.92075  0.699202 2.61995           1       100      c             | 
|    CLOCK_slh__c79/A             CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c79/Z             CLKBUF_X1 Rise  0.2250 0.0250 0.0080 0.764423 0.699202 1.46363           1       100                    | 
|    CLOCK_slh__c173/A            CLKBUF_X1 Rise  0.2250 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c173/Z            CLKBUF_X1 Rise  0.2560 0.0310 0.0100 1.37158  1.06234  2.43392           1       100                    | 
|    Register_inst1/in[16]                  Rise  0.2560 0.0000                                                                           | 
|    Register_inst1/out_reg[16]/D DFF_X1    Rise  0.2560 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[16]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0210 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[19]/D 
  
 Path Start Point : in1[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[19]                                Rise  0.2000  0.0000 0.0000             2.73959  0.699202 3.4388            1       100      c             | 
|    CLOCK_slh__c91/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c91/Z             CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.667795 0.699202 1.367             1       100                    | 
|    CLOCK_slh__c203/A            CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c203/Z            CLKBUF_X1 Rise  0.2570  0.0330 0.0120             2.50533  1.06234  3.56767           1       100                    | 
|    Register_inst1/in[19]                  Rise  0.2570  0.0000                                                                                       | 
|    Register_inst1/out_reg[19]/D DFF_X1    Rise  0.2560 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[19]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0210 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[27]/D 
  
 Path Start Point : in2[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[27]                                Rise  0.2000  0.0000 0.0000             3.68127  0.699202 4.38047           1       100      c             | 
|    CLOCK_slh__c73/A             CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c73/Z             CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.867068 0.699202 1.56627           1       100                    | 
|    CLOCK_slh__c191/A            CLKBUF_X1 Rise  0.2250  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c191/Z            CLKBUF_X1 Rise  0.2610  0.0360 0.0130             3.30752  1.06234  4.36986           1       100                    | 
|    Register_inst2/in[27]                  Rise  0.2610  0.0000                                                                                       | 
|    Register_inst2/out_reg[27]/D DFF_X1    Rise  0.2600 -0.0010 0.0130    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z   CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/out_reg[27]/CK DFF_X1    Rise  0.1880 0.0020 0.1160          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0220 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[9]/D 
  
 Path Start Point : in1[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[9]                                Rise  0.2000  0.0000 0.0000             0.138329 0.699202 0.837531          1       100      c             | 
|    CLOCK_slh__c133/A           CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c133/Z           CLKBUF_X1 Rise  0.2290  0.0290 0.0110             2.05009  1.06234  3.11243           1       100                    | 
|    Register_inst1/in[9]                  Rise  0.2290  0.0000                                                                                       | 
|    Register_inst1/out_reg[9]/D DFF_X1    Rise  0.2280 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A              CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z              CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159           Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A  CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z  CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/clk_CTSPP_157           Rise  0.1550 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_196           Rise  0.1550 0.0000                                                                           | 
|    Register_inst1/out_reg[9]/CK DFF_X1    Rise  0.1570 0.0020 0.0820          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0200 0.1770 | 
| data required time                        |  0.1770        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1770        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0510        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[20]/D 
  
 Path Start Point : in1[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[20]                                Rise  0.2000  0.0000 0.0000             2.70447  0.699202 3.40367           1       100      c             | 
|    CLOCK_slh__c109/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c109/Z            CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.753959 0.699202 1.45316           1       100                    | 
|    CLOCK_slh__c223/A            CLKBUF_X1 Rise  0.2250  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c223/Z            CLKBUF_X1 Rise  0.2610  0.0360 0.0130             3.18167  1.06234  4.24401           1       100                    | 
|    Register_inst1/in[20]                  Rise  0.2610  0.0000                                                                                       | 
|    Register_inst1/out_reg[20]/D DFF_X1    Rise  0.2580 -0.0030 0.0130    -0.0030           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_193            Rise  0.1820 0.0000                                                                           | 
|    Register_inst1/out_reg[20]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0220 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0510        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[28]/D 
  
 Path Start Point : in2[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[28]                                Rise  0.2000  0.0000 0.0000             1.90462  0.699202 2.60382           1       100      c             | 
|    CLOCK_slh__c115/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c115/Z            CLKBUF_X1 Rise  0.2260  0.0260 0.0080             1.09861  0.699202 1.79781           1       100                    | 
|    CLOCK_slh__c213/A            CLKBUF_X1 Rise  0.2260  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c213/Z            CLKBUF_X1 Rise  0.2580  0.0320 0.0100             1.79722  1.06234  2.85957           1       100                    | 
|    Register_inst2/in[28]                  Rise  0.2580  0.0000                                                                                       | 
|    Register_inst2/out_reg[28]/D DFF_X1    Rise  0.2570 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/out_reg[28]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0210 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to sequential_multiplier_inst/A1_reg[0]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : sequential_multiplier_inst/A1_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                                             Rise  0.2000 0.0000 0.0000 5.47261  6.9662  12.4388           5       100      c             | 
|    sequential_multiplier_inst/rst                  Rise  0.2000 0.0000                                                                          | 
|    sequential_multiplier_inst/i_0_597/B1  OAI21_X1 Rise  0.2010 0.0010 0.0000          1.66205                                                  | 
|    sequential_multiplier_inst/i_0_597/ZN  OAI21_X1 Fall  0.2130 0.0120 0.0070 0.745327 1.93717 2.6825            2       100                    | 
|    sequential_multiplier_inst/A1_reg[0]/D DFF_X1   Fall  0.2130 0.0000 0.0070          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sequential_multiplier_inst/A1_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0420 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1470 0.1040 0.0750 39.0704  52.2309  91.3013           55      100      F    K        | 
|    sequential_multiplier_inst/A1_reg[0]/CK  DFF_X1    Rise  0.1490 0.0020 0.0750          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0110 0.1600 | 
| data required time                        |  0.1600        | 
|                                           |                | 
| data arrival time                         |  0.2130        | 
| data required time                        | -0.1600        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to Register_inst2/out_reg[24]/D 
  
 Path Start Point : in2[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst2/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in2[24]                                Rise  0.2000  0.0000 0.0000             2.05286  0.699202 2.75206           1       100      c             | 
|    CLOCK_slh__c107/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c107/Z            CLKBUF_X1 Rise  0.2270  0.0270 0.0090             1.39768  0.699202 2.09688           1       100                    | 
|    CLOCK_slh__c179/A            CLKBUF_X1 Rise  0.2250 -0.0020 0.0090    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c179/Z            CLKBUF_X1 Rise  0.2600  0.0350 0.0120             2.81313  1.06234  3.87548           1       100                    | 
|    Register_inst2/in[24]                  Rise  0.2600  0.0000                                                                                       | 
|    Register_inst2/out_reg[24]/D DFF_X1    Rise  0.2600  0.0000 0.0120                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst2/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125            Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z   CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/out_reg[24]/CK DFF_X1    Rise  0.1840 0.0020 0.1130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0220 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[29]/D 
  
 Path Start Point : in1[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[29]                                Rise  0.2000 0.0000 0.0000 0.537742 0.699202 1.23694           1       100      c             | 
|    CLOCK_slh__c127/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c127/Z            CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.382024 0.699202 1.08123           1       100                    | 
|    CLOCK_slh__c227/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c227/Z            CLKBUF_X1 Rise  0.2510 0.0280 0.0080 0.475829 1.06234  1.53817           1       100                    | 
|    Register_inst1/in[29]                  Rise  0.2510 0.0000                                                                           | 
|    Register_inst1/out_reg[29]/D DFF_X1    Rise  0.2510 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/out_reg[29]/CK DFF_X1    Rise  0.1740 0.0030 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1740 0.1740 | 
| library hold check                        |  0.0200 0.1940 | 
| data required time                        |  0.1940        | 
|                                           |                | 
| data arrival time                         |  0.2510        | 
| data required time                        | -0.1940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[30]/D 
  
 Path Start Point : in1[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[30]                                Rise  0.2000  0.0000 0.0000             1.45209  0.699202 2.15129           1       100      c             | 
|    CLOCK_slh__c129/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c129/Z            CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.403816 0.699202 1.10302           1       100                    | 
|    CLOCK_sph__c237/A            CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_sph__c237/Z            CLKBUF_X1 Rise  0.2540  0.0310 0.0100             1.81535  1.06234  2.87769           1       100                    | 
|    Register_inst1/in[30]                  Rise  0.2540  0.0000                                                                                       | 
|    Register_inst1/out_reg[30]/D DFF_X1    Rise  0.2520 -0.0020 0.0100    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/out_reg[30]/CK DFF_X1    Rise  0.1730 0.0020 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0210 0.1940 | 
| data required time                        |  0.1940        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0580        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[13]/D 
  
 Path Start Point : in1[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    in1[13]                                Rise  0.2000 0.0000 0.0000 0.376426 0.699202 1.07563           1       130      c             | 
|    CLOCK_slh__c121/A            CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c121/Z            CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.180699 0.699202 0.879901          1       100                    | 
|    CLOCK_slh__c219/A            CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c219/Z            CLKBUF_X1 Rise  0.2530 0.0300 0.0100 1.47698  1.06234  2.53932           1       100                    | 
|    Register_inst1/in[13]                  Rise  0.2530 0.0000                                                                           | 
|    Register_inst1/out_reg[13]/D DFF_X1    Rise  0.2530 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/out_reg[13]/CK DFF_X1    Rise  0.1750 0.0040 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1750 0.1750 | 
| library hold check                        |  0.0200 0.1950 | 
| data required time                        |  0.1950        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.1950        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0580        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[28]/D 
  
 Path Start Point : in1[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    in1[28]                                Rise  0.2000  0.0000 0.0000             2.62322  0.699202 3.32242           1       100      c             | 
|    CLOCK_slh__c131/A            CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c131/Z            CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.304592 0.699202 1.00379           1       100                    | 
|    CLOCK_slh__c231/A            CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c231/Z            CLKBUF_X1 Rise  0.2580  0.0350 0.0130             2.99022  1.06234  4.05256           1       100                    | 
|    Register_inst1/in[28]                  Rise  0.2580  0.0000                                                                                       | 
|    Register_inst1/out_reg[28]/D DFF_X1    Rise  0.2560 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/out_reg[28]/CK DFF_X1    Rise  0.1730 0.0020 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0210 0.1940 | 
| data required time                        |  0.1940        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.1940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to sequential_multiplier_inst/B1_reg[10]/D 
  
 Path Start Point : Register_inst2/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : sequential_multiplier_inst/B1_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0400 0.0000 0.0200          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1400 0.1000 0.0710 39.0704  47.1042  86.1746           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1400 0.0000                                                                           | 
|    Register_inst2/clk_CTSPP_122                       Rise  0.1400 0.0000                                                                           | 
| Data Path:                                                                                                                                          | 
|    Register_inst2/out_reg[10]/CK            DFF_X1    Rise  0.1430 0.0030 0.0710          0.949653                                    F             | 
|    Register_inst2/out_reg[10]/Q             DFF_X1    Rise  0.2520 0.1090 0.0150 1.20108  3.69658  4.89766           3       100      F             | 
|    Register_inst2/out[10]                             Rise  0.2520 0.0000                                                                           | 
|    sequential_multiplier_inst/in2[10]                 Rise  0.2520 0.0000                                                                           | 
|    sequential_multiplier_inst/i_0_544/B1    AOI222_X1 Rise  0.2520 0.0000 0.0150          1.57913                                                   | 
|    sequential_multiplier_inst/i_0_544/ZN    AOI222_X1 Fall  0.2770 0.0250 0.0110 0.661734 3.10083  3.76257           2       100                    | 
|    sequential_multiplier_inst/i_0_543/A     INV_X1    Fall  0.2770 0.0000 0.0110          1.54936                                                   | 
|    sequential_multiplier_inst/i_0_543/ZN    INV_X1    Rise  0.2890 0.0120 0.0070 0.287682 1.06234  1.35002           1       100                    | 
|    sequential_multiplier_inst/B1_reg[10]/D  DFF_X1    Rise  0.2890 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sequential_multiplier_inst/B1_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125                       Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A              CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z              CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/clk_CTSPP_119                       Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_CTSPP_229           Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/B1_reg[10]/CK DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0210 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2890        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to sequential_multiplier_inst/B1_reg[7]/D 
  
 Path Start Point : Register_inst2/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : sequential_multiplier_inst/B1_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0400 0.0000 0.0200          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1400 0.1000 0.0710 39.0704  47.1042  86.1746           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1400 0.0000                                                                           | 
|    Register_inst2/clk_CTSPP_122                       Rise  0.1400 0.0000                                                                           | 
| Data Path:                                                                                                                                          | 
|    Register_inst2/out_reg[7]/CK             DFF_X1    Rise  0.1430 0.0030 0.0710          0.949653                                    F             | 
|    Register_inst2/out_reg[7]/Q              DFF_X1    Rise  0.2530 0.1100 0.0150 0.974068 4.32154  5.29561           3       100      F             | 
|    Register_inst2/out[7]                              Rise  0.2530 0.0000                                                                           | 
|    sequential_multiplier_inst/in2[7]                  Rise  0.2530 0.0000                                                                           | 
|    sequential_multiplier_inst/i_0_538/B1    AOI222_X1 Rise  0.2530 0.0000 0.0150          1.57913                                                   | 
|    sequential_multiplier_inst/i_0_538/ZN    AOI222_X1 Fall  0.2780 0.0250 0.0110 0.724727 2.98275  3.70747           2       100                    | 
|    sequential_multiplier_inst/i_0_537/A     INV_X1    Fall  0.2780 0.0000 0.0110          1.54936                                                   | 
|    sequential_multiplier_inst/i_0_537/ZN    INV_X1    Rise  0.2910 0.0130 0.0070 0.393967 1.06234  1.45631           1       100                    | 
|    sequential_multiplier_inst/B1_reg[7]/D   DFF_X1    Rise  0.2910 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sequential_multiplier_inst/B1_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125                       Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A              CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z              CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/clk_CTSPP_119                       Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_CTSPP_229           Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/B1_reg[7]/CK  DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0210 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2910        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[49]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[49]/CK       DFF_X1        Rise  0.1750 0.0040 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[49]/Q        DFF_X1        Rise  0.2780 0.1030 0.0080 0.20735  1.06234  1.26969           1       100      F             | 
|    sequential_multiplier_inst/out[49]                            Rise  0.2780 0.0000                                                                           | 
|    Register_inst3/in[49]                                         Rise  0.2780 0.0000                                                                           | 
|    Register_inst3/out_reg[49]/D                    DFF_X1        Rise  0.2780 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[49]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[49]/CK DFF_X1    Rise  0.1760 0.0050 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1760 0.1760 | 
| library hold check                        |  0.0200 0.1960 | 
| data required time                        |  0.1960        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.1960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[50]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[50]/CK       DFF_X1        Rise  0.1760 0.0050 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[50]/Q        DFF_X1        Rise  0.2790 0.1030 0.0080 0.459114 1.06234  1.52146           1       100      F             | 
|    sequential_multiplier_inst/out[50]                            Rise  0.2790 0.0000                                                                           | 
|    Register_inst3/in[50]                                         Rise  0.2790 0.0000                                                                           | 
|    Register_inst3/out_reg[50]/D                    DFF_X1        Rise  0.2790 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[50]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[50]/CK DFF_X1    Rise  0.1760 0.0050 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1760 0.1760 | 
| library hold check                        |  0.0200 0.1960 | 
| data required time                        |  0.1960        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[51]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[51]/CK       DFF_X1        Rise  0.1760 0.0050 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[51]/Q        DFF_X1        Rise  0.2790 0.1030 0.0080 0.381746 1.06234  1.44409           1       100      F             | 
|    sequential_multiplier_inst/out[51]                            Rise  0.2790 0.0000                                                                           | 
|    Register_inst3/in[51]                                         Rise  0.2790 0.0000                                                                           | 
|    Register_inst3/out_reg[51]/D                    DFF_X1        Rise  0.2790 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[51]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[51]/CK DFF_X1    Rise  0.1760 0.0050 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1760 0.1760 | 
| library hold check                        |  0.0200 0.1960 | 
| data required time                        |  0.1960        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[53]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[53]/CK       DFF_X1        Rise  0.1760 0.0050 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[53]/Q        DFF_X1        Rise  0.2790 0.1030 0.0080 0.381029 1.06234  1.44337           1       100      F             | 
|    sequential_multiplier_inst/out[53]                            Rise  0.2790 0.0000                                                                           | 
|    Register_inst3/in[53]                                         Rise  0.2790 0.0000                                                                           | 
|    Register_inst3/out_reg[53]/D                    DFF_X1        Rise  0.2790 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[53]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[53]/CK DFF_X1    Rise  0.1760 0.0050 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1760 0.1760 | 
| library hold check                        |  0.0200 0.1960 | 
| data required time                        |  0.1960        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[46]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[46]/CK       DFF_X1        Rise  0.1750 0.0040 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[46]/Q        DFF_X1        Rise  0.2790 0.1040 0.0090 0.591741 1.06234  1.65408           1       100      F             | 
|    sequential_multiplier_inst/out[46]                            Rise  0.2790 0.0000                                                                           | 
|    Register_inst3/in[46]                                         Rise  0.2790 0.0000                                                                           | 
|    Register_inst3/out_reg[46]/D                    DFF_X1        Rise  0.2790 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[46]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[46]/CK DFF_X1    Rise  0.1760 0.0050 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1760 0.1760 | 
| library hold check                        |  0.0200 0.1960 | 
| data required time                        |  0.1960        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[48]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[48]/CK       DFF_X1        Rise  0.1750 0.0040 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[48]/Q        DFF_X1        Rise  0.2790 0.1040 0.0090 1.02967  1.06234  2.09202           1       100      F             | 
|    sequential_multiplier_inst/out[48]                            Rise  0.2790 0.0000                                                                           | 
|    Register_inst3/in[48]                                         Rise  0.2790 0.0000                                                                           | 
|    Register_inst3/out_reg[48]/D                    DFF_X1        Rise  0.2790 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[48]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[48]/CK DFF_X1    Rise  0.1760 0.0050 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1760 0.1760 | 
| library hold check                        |  0.0200 0.1960 | 
| data required time                        |  0.1960        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.1960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[52]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[52]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[52]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.334721 1.06234  1.39706           1       100      F             | 
|    sequential_multiplier_inst/out[52]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[52]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[52]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[52]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[52]/CK DFF_X1    Rise  0.1760 0.0050 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1760 0.1760 | 
| library hold check                        |  0.0200 0.1960 | 
| data required time                        |  0.1960        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[54]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[54]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[54]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.37506  1.06234  1.4374            1       100      F             | 
|    sequential_multiplier_inst/out[54]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[54]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[54]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[54]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[54]/CK DFF_X1    Rise  0.1750 0.0040 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1750 0.1750 | 
| library hold check                        |  0.0200 0.1950 | 
| data required time                        |  0.1950        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[55]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[55]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[55]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.383072 1.06234  1.44541           1       100      F             | 
|    sequential_multiplier_inst/out[55]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[55]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[55]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[55]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[55]/CK DFF_X1    Rise  0.1750 0.0040 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1750 0.1750 | 
| library hold check                        |  0.0200 0.1950 | 
| data required time                        |  0.1950        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[56]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[56]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[56]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.367633 1.06234  1.42997           1       100      F             | 
|    sequential_multiplier_inst/out[56]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[56]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[56]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[56]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[56]/CK DFF_X1    Rise  0.1750 0.0040 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1750 0.1750 | 
| library hold check                        |  0.0200 0.1950 | 
| data required time                        |  0.1950        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[57]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[57]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[57]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.446979 1.06234  1.50932           1       100      F             | 
|    sequential_multiplier_inst/out[57]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[57]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[57]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[57]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[57]/CK DFF_X1    Rise  0.1750 0.0040 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1750 0.1750 | 
| library hold check                        |  0.0200 0.1950 | 
| data required time                        |  0.1950        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[58]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[58]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[58]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.351773 1.06234  1.41411           1       100      F             | 
|    sequential_multiplier_inst/out[58]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[58]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[58]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[58]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[58]/CK DFF_X1    Rise  0.1750 0.0040 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1750 0.1750 | 
| library hold check                        |  0.0200 0.1950 | 
| data required time                        |  0.1950        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[60]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[60]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[60]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.436498 1.06234  1.49884           1       100      F             | 
|    sequential_multiplier_inst/out[60]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[60]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[60]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[60]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[60]/CK DFF_X1    Rise  0.1750 0.0040 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1750 0.1750 | 
| library hold check                        |  0.0200 0.1950 | 
| data required time                        |  0.1950        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to sequential_multiplier_inst/B1_reg[8]/D 
  
 Path Start Point : Register_inst2/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : sequential_multiplier_inst/B1_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0400 0.0000 0.0200          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1400 0.1000 0.0710 39.0704  47.1042  86.1746           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1400 0.0000                                                                           | 
|    Register_inst2/clk_CTSPP_122                       Rise  0.1400 0.0000                                                                           | 
| Data Path:                                                                                                                                          | 
|    Register_inst2/out_reg[8]/CK             DFF_X1    Rise  0.1430 0.0030 0.0710          0.949653                                    F             | 
|    Register_inst2/out_reg[8]/Q              DFF_X1    Rise  0.2560 0.1130 0.0190 1.68915  5.22997  6.91913           4       100      F             | 
|    Register_inst2/out[8]                              Rise  0.2560 0.0000                                                                           | 
|    sequential_multiplier_inst/in2[8]                  Rise  0.2560 0.0000                                                                           | 
|    sequential_multiplier_inst/i_0_540/B1    AOI222_X1 Rise  0.2560 0.0000 0.0190          1.57913                                                   | 
|    sequential_multiplier_inst/i_0_540/ZN    AOI222_X1 Fall  0.2830 0.0270 0.0110 0.643731 3.10083  3.74457           2       100                    | 
|    sequential_multiplier_inst/i_0_539/A     INV_X1    Fall  0.2830 0.0000 0.0110          1.54936                                                   | 
|    sequential_multiplier_inst/i_0_539/ZN    INV_X1    Rise  0.2950 0.0120 0.0070 0.2489   1.06234  1.31124           1       100                    | 
|    sequential_multiplier_inst/B1_reg[8]/D   DFF_X1    Rise  0.2950 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sequential_multiplier_inst/B1_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125                       Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A              CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z              CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/clk_CTSPP_119                       Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_CTSPP_229           Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/B1_reg[8]/CK  DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0210 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2950        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[59]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[59]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[59]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.566624 1.06234  1.62897           1       100      F             | 
|    sequential_multiplier_inst/out[59]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[59]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[59]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[59]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[59]/CK DFF_X1    Rise  0.1740 0.0030 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1740 0.1740 | 
| library hold check                        |  0.0200 0.1940 | 
| data required time                        |  0.1940        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1940        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[61]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[61]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[61]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.420189 1.06234  1.48253           1       100      F             | 
|    sequential_multiplier_inst/out[61]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[61]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[61]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[61]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[61]/CK DFF_X1    Rise  0.1740 0.0030 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1740 0.1740 | 
| library hold check                        |  0.0200 0.1940 | 
| data required time                        |  0.1940        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1940        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[62]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[62]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[62]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.435086 1.06234  1.49743           1       100      F             | 
|    sequential_multiplier_inst/out[62]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[62]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[62]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[62]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[62]/CK DFF_X1    Rise  0.1730 0.0020 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0200 0.1930 | 
| data required time                        |  0.1930        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1930        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[63]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[63]/CK       DFF_X1        Rise  0.1770 0.0060 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[63]/Q        DFF_X1        Rise  0.2800 0.1030 0.0080 0.42229  1.06234  1.48463           1       100      F             | 
|    sequential_multiplier_inst/out[63]                            Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/in[63]                                         Rise  0.2800 0.0000                                                                           | 
|    Register_inst3/out_reg[63]/D                    DFF_X1        Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[63]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst1/clk_CTSPP_198            Rise  0.0420 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c18/A   CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst1/CTS_L2_c18/Z   CLKBUF_X2 Rise  0.1710 0.1290 0.1030 32.4473  53.1806  85.6279           56      100      F    K        | 
|    Register_inst1/clk_CTSPP_192            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/clk_CTSPP_154            Rise  0.1710 0.0000                                                                           | 
|    Register_inst3/out_reg[63]/CK DFF_X1    Rise  0.1730 0.0020 0.1030          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0200 0.1930 | 
| data required time                        |  0.1930        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1930        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to sequential_multiplier_inst/A1_reg[4]/D 
  
 Path Start Point : Register_inst1/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : sequential_multiplier_inst/A1_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000  0.0000 0.0000             0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0400  0.0400 0.0200             7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0400  0.0000                                                                                       | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0400  0.0000 0.0200                      1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1400  0.1000 0.0710             39.0704  47.1042  86.1746           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1400  0.0000                                                                                       | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1400  0.0000                                                                                       | 
| Data Path:                                                                                                                                                       | 
|    Register_inst1/out_reg[4]/CK             DFF_X1    Rise  0.1430  0.0030 0.0710                      0.949653                                    F             | 
|    Register_inst1/out_reg[4]/Q              DFF_X1    Rise  0.2550  0.1120 0.0180             1.92828  4.55089  6.47917           3       100      F             | 
|    Register_inst1/out[4]                              Rise  0.2550  0.0000                                                                                       | 
|    sequential_multiplier_inst/in1[4]                  Rise  0.2550  0.0000                                                                                       | 
|    sequential_multiplier_inst/i_0_606/B1    AOI222_X1 Rise  0.2550  0.0000 0.0180                      1.57913                                                   | 
|    sequential_multiplier_inst/i_0_606/ZN    AOI222_X1 Fall  0.2880  0.0330 0.0170             2.46416  4.42053  6.88469           3       100                    | 
|    sequential_multiplier_inst/i_0_605/A     INV_X1    Fall  0.2870 -0.0010 0.0170    -0.0010           1.54936                                                   | 
|    sequential_multiplier_inst/i_0_605/ZN    INV_X1    Rise  0.3030  0.0160 0.0080             0.415424 1.06234  1.47777           1       100                    | 
|    sequential_multiplier_inst/A1_reg[4]/D   DFF_X1    Rise  0.3020 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sequential_multiplier_inst/A1_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125                       Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A              CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z              CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/clk_CTSPP_119                       Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_CTSPP_229           Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/A1_reg[4]/CK  DFF_X1    Rise  0.1900 0.0040 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0210 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.3020        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0930        | 
--------------------------------------------------------------


 Timing Path to sequential_multiplier_inst/A1_reg[3]/D 
  
 Path Start Point : Register_inst1/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : sequential_multiplier_inst/A1_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0400 0.0000 0.0200          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1400 0.1000 0.0710 39.0704  47.1042  86.1746           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1400 0.0000                                                                           | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1400 0.0000                                                                           | 
| Data Path:                                                                                                                                          | 
|    Register_inst1/out_reg[3]/CK             DFF_X1    Rise  0.1430 0.0030 0.0710          0.949653                                    F             | 
|    Register_inst1/out_reg[3]/Q              DFF_X1    Rise  0.2550 0.1120 0.0180 1.79991  4.55089  6.35081           3       100      F             | 
|    Register_inst1/out[3]                              Rise  0.2550 0.0000                                                                           | 
|    sequential_multiplier_inst/in1[3]                  Rise  0.2550 0.0000                                                                           | 
|    sequential_multiplier_inst/i_0_604/B1    AOI222_X1 Rise  0.2550 0.0000 0.0180          1.57913                                                   | 
|    sequential_multiplier_inst/i_0_604/ZN    AOI222_X1 Fall  0.2890 0.0340 0.0180 2.9717   4.42053  7.39223           3       100                    | 
|    sequential_multiplier_inst/i_0_603/A     INV_X1    Fall  0.2890 0.0000 0.0180          1.54936                                                   | 
|    sequential_multiplier_inst/i_0_603/ZN    INV_X1    Rise  0.3050 0.0160 0.0080 0.360546 1.06234  1.42289           1       100                    | 
|    sequential_multiplier_inst/A1_reg[3]/D   DFF_X1    Rise  0.3050 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sequential_multiplier_inst/A1_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125                       Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c48/A              CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c48/Z              CLKBUF_X2 Rise  0.1860 0.1440 0.1160 37.3133  59.8282  97.1415           63      100      F    K        | 
|    Register_inst2/clk_CTSPP_119                       Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_CTSPP_229           Rise  0.1860 0.0000                                                                           | 
|    sequential_multiplier_inst/A1_reg[3]/CK  DFF_X1    Rise  0.1890 0.0030 0.1160          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0210 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0970        | 
--------------------------------------------------------------


 Timing Path to sequential_multiplier_inst/A1_reg[10]/D 
  
 Path Start Point : Register_inst1/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : sequential_multiplier_inst/A1_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000  0.0000 0.0000             0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0400  0.0400 0.0200             7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236           Rise  0.0400  0.0000                                                                                       | 
|    sequential_multiplier_inst/CTS_L2_c233/A CLKBUF_X3 Rise  0.0400  0.0000 0.0200                      1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L2_c233/Z CLKBUF_X3 Rise  0.1400  0.1000 0.0710             39.0704  47.1042  86.1746           55      100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_233           Rise  0.1400  0.0000                                                                                       | 
|    Register_inst1/clk_CTSPP_195                       Rise  0.1400  0.0000                                                                                       | 
| Data Path:                                                                                                                                                       | 
|    Register_inst1/out_reg[10]/CK            DFF_X1    Rise  0.1430  0.0030 0.0710                      0.949653                                    F             | 
|    Register_inst1/out_reg[10]/Q             DFF_X1    Rise  0.2560  0.1130 0.0190             1.60344  5.21929  6.82273           3       100      F             | 
|    Register_inst1/out[10]                             Rise  0.2560  0.0000                                                                                       | 
|    sequential_multiplier_inst/in1[10]                 Rise  0.2560  0.0000                                                                                       | 
|    sequential_multiplier_inst/i_0_618/B1    AOI222_X1 Rise  0.2560  0.0000 0.0190                      1.57913                                                   | 
|    sequential_multiplier_inst/i_0_618/ZN    AOI222_X1 Fall  0.2900  0.0340 0.0170             2.56065  4.42053  6.98118           3       100                    | 
|    sequential_multiplier_inst/i_0_617/A     INV_X1    Fall  0.2880 -0.0020 0.0170    -0.0020           1.54936                                                   | 
|    sequential_multiplier_inst/i_0_617/ZN    INV_X1    Rise  0.3030  0.0150 0.0080             0.218049 1.06234  1.28039           1       100                    | 
|    sequential_multiplier_inst/A1_reg[10]/D  DFF_X1    Rise  0.3030  0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sequential_multiplier_inst/A1_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A                          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                          CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst2/clk_CTSPP_125                       Rise  0.0420 0.0000                                                                           | 
|    Register_inst2/CTS_L2_c50/A              CLKBUF_X2 Rise  0.0420 0.0000 0.0210          1.40591                                     F             | 
|    Register_inst2/CTS_L2_c50/Z              CLKBUF_X2 Rise  0.1820 0.1400 0.1130 37.195   56.9792  94.1742           60      100      F    K        | 
|    Register_inst2/clk_CTSPP_120                       Rise  0.1820 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_CTSPP_231           Rise  0.1820 0.0000                                                                           | 
|    sequential_multiplier_inst/A1_reg[10]/CK DFF_X1    Rise  0.1850 0.0030 0.1130          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0220 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[38]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[38]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[38]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.292901 1.06234  1.35524           1       100      F             | 
|    sequential_multiplier_inst/out[38]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[38]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[38]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[38]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[38]/CK DFF_X1    Rise  0.1580 0.0030 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1580 0.1580 | 
| library hold check                        |  0.0190 0.1770 | 
| data required time                        |  0.1770        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1020        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[40]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[40]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[40]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.160069 1.06234  1.22241           1       100      F             | 
|    sequential_multiplier_inst/out[40]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[40]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[40]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[40]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[40]/CK DFF_X1    Rise  0.1580 0.0030 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1580 0.1580 | 
| library hold check                        |  0.0190 0.1770 | 
| data required time                        |  0.1770        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1020        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[30]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[30]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[30]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.152741 1.06234  1.21508           1       100      F             | 
|    sequential_multiplier_inst/out[30]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[30]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[30]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[30]/CK DFF_X1    Rise  0.1570 0.0020 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0190 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[31]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[31]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[31]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.365744 1.06234  1.42809           1       100      F             | 
|    sequential_multiplier_inst/out[31]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[31]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[31]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[31]/CK DFF_X1    Rise  0.1570 0.0020 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0190 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[33]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[33]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[33]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.475448 1.06234  1.53779           1       100      F             | 
|    sequential_multiplier_inst/out[33]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[33]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[33]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[33]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[33]/CK DFF_X1    Rise  0.1570 0.0020 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0190 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[34]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[34]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[34]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.216976 1.06234  1.27932           1       100      F             | 
|    sequential_multiplier_inst/out[34]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[34]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[34]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[34]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[34]/CK DFF_X1    Rise  0.1570 0.0020 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0190 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[35]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[35]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[35]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.152633 1.06234  1.21497           1       100      F             | 
|    sequential_multiplier_inst/out[35]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[35]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[35]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[35]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[35]/CK DFF_X1    Rise  0.1570 0.0020 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0190 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[36]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[36]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[36]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.241334 1.06234  1.30368           1       100      F             | 
|    sequential_multiplier_inst/out[36]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[36]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[36]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[36]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[36]/CK DFF_X1    Rise  0.1570 0.0020 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0190 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[37]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[37]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[37]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.247693 1.06234  1.31004           1       100      F             | 
|    sequential_multiplier_inst/out[37]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[37]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[37]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[37]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[37]/CK DFF_X1    Rise  0.1570 0.0020 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0190 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[39]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[39]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[39]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.443204 1.06234  1.50555           1       100      F             | 
|    sequential_multiplier_inst/out[39]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[39]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[39]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[39]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[39]/CK DFF_X1    Rise  0.1570 0.0020 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0190 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to Register_inst3/out_reg[42]/D 
  
 Path Start Point : sequential_multiplier_inst/out_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst3/out_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                           Rise  0.0000 0.0000 0.0000 0.467791 1.24879  1.71658           1       100      c    K        | 
|    CTS_L1_c1_c27/A                                 CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z                                 CLKBUF_X3     Rise  0.0400 0.0400 0.0200 7.03173  13.4162  20.4479           6       100      F    K        | 
|    sequential_multiplier_inst/clk_CTSPP_236                      Rise  0.0400 0.0000                                                                           | 
|    sequential_multiplier_inst/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0200          7.95918                                     FA            | 
|    sequential_multiplier_inst/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.83566  1.24879  4.08445           1       100      FA   K        | 
|    sequential_multiplier_inst/CTS_L3_c106/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    sequential_multiplier_inst/CTS_L3_c106/Z        CLKBUF_X3     Rise  0.1710 0.1030 0.0810 43.2312  54.8122  98.0434           64      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    sequential_multiplier_inst/out_reg[42]/CK       DFF_X1        Rise  0.1740 0.0030 0.0810          0.949653                                    F             | 
|    sequential_multiplier_inst/out_reg[42]/Q        DFF_X1        Rise  0.2770 0.1030 0.0080 0.392639 1.06234  1.45498           1       100      F             | 
|    sequential_multiplier_inst/out[42]                            Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/in[42]                                         Rise  0.2770 0.0000                                                                           | 
|    Register_inst3/out_reg[42]/D                    DFF_X1        Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst3/out_reg[42]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.467791 1.42116  1.88895           1       100      c    K        | 
|    CTS_L1_c1_c27/A               CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_c1_c27/Z               CLKBUF_X3 Rise  0.0420 0.0420 0.0210 7.03172  15.0192  22.051            6       100      F    K        | 
|    Register_inst3/clk_CTSPP_159            Rise  0.0420 0.0000                                                                           | 
|    Register_inst3/CTS_L2_c25/A   CLKBUF_X3 Rise  0.0430 0.0010 0.0210          1.42116                                     F             | 
|    Register_inst3/CTS_L2_c25/Z   CLKBUF_X3 Rise  0.1550 0.1120 0.0820 44.4188  56.0296  100.448           59      100      F    K        | 
|    Register_inst3/out_reg[42]/CK DFF_X1    Rise  0.1570 0.0020 0.0820          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0190 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1692M, PVMEM - 1845M)
