/* Verilog netlist generated by SCUBA Diamond_2.0_Production (151) */
/* Module Version: 7.1 */
/* /usr/local/diamond/2.0/ispfpga/bin/lin/scuba -w -lang verilog -synth synplify -bus_exp 7 -bb -arch ep5c00 -type bram -wp 11 -rp 1010 -data_width 8 -rdata_width 8 -num_rows 131072 -outdataA REGISTERED -outdataB REGISTERED -writemodeA NORMAL -writemodeB NORMAL -cascade -1 -e  */
/* Wed Mar 13 03:10:07 2013 */


`timescale 1 ns / 1 ps
module ram_dp_true (DataInA, DataInB, AddressA, AddressB, ClockA, ClockB, 
    ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB, QA, QB);
    input wire [7:0] DataInA;
    input wire [7:0] DataInB;
    input wire [16:0] AddressA;
    input wire [16:0] AddressB;
    input wire ClockA;
    input wire ClockB;
    input wire ClockEnA;
    input wire ClockEnB;
    input wire WrA;
    input wire WrB;
    input wire ResetA;
    input wire ResetB;
    output wire [7:0] QA;
    output wire [7:0] QB;

    wire wren0_inv;
    wire wren1_inv;
    wire scuba_vhi;
    wire wren0_inv_g;
    wire addr014_ff;
    wire addr015_ff;
    wire addr016_ff;
    wire wren1_inv_g;
    wire addr114_ff;
    wire addr115_ff;
    wire scuba_vlo;
    wire addr116_ff;
    wire mdout0_7_0;
    wire mdout0_6_0;
    wire mdout0_5_0;
    wire mdout0_4_0;
    wire mdout0_3_0;
    wire mdout0_2_0;
    wire mdout0_1_0;
    wire mdout0_0_0;
    wire mdout0_7_1;
    wire mdout0_6_1;
    wire mdout0_5_1;
    wire mdout0_4_1;
    wire mdout0_3_1;
    wire mdout0_2_1;
    wire mdout0_1_1;
    wire mdout0_0_1;
    wire mdout0_7_2;
    wire mdout0_6_2;
    wire mdout0_5_2;
    wire mdout0_4_2;
    wire mdout0_3_2;
    wire mdout0_2_2;
    wire mdout0_1_2;
    wire mdout0_0_2;
    wire mdout0_7_3;
    wire mdout0_6_3;
    wire mdout0_5_3;
    wire mdout0_4_3;
    wire mdout0_3_3;
    wire mdout0_2_3;
    wire mdout0_1_3;
    wire mdout0_0_3;
    wire mdout0_7_4;
    wire mdout0_6_4;
    wire mdout0_5_4;
    wire mdout0_4_4;
    wire mdout0_3_4;
    wire mdout0_2_4;
    wire mdout0_1_4;
    wire mdout0_0_4;
    wire mdout0_7_5;
    wire mdout0_6_5;
    wire mdout0_5_5;
    wire mdout0_4_5;
    wire mdout0_3_5;
    wire mdout0_2_5;
    wire mdout0_1_5;
    wire mdout0_0_5;
    wire mdout0_7_6;
    wire mdout0_6_6;
    wire mdout0_5_6;
    wire mdout0_4_6;
    wire mdout0_3_6;
    wire mdout0_2_6;
    wire mdout0_1_6;
    wire mdout0_0_6;
    wire addr016_ff2;
    wire addr015_ff2;
    wire addr014_ff2;
    wire mdout0_7_7;
    wire mdout0_6_7;
    wire mdout0_5_7;
    wire mdout0_4_7;
    wire mdout0_3_7;
    wire mdout0_2_7;
    wire mdout0_1_7;
    wire mdout0_0_7;
    wire mdout1_7_0;
    wire mdout1_6_0;
    wire mdout1_5_0;
    wire mdout1_4_0;
    wire mdout1_3_0;
    wire mdout1_2_0;
    wire mdout1_1_0;
    wire mdout1_0_0;
    wire mdout1_7_1;
    wire mdout1_6_1;
    wire mdout1_5_1;
    wire mdout1_4_1;
    wire mdout1_3_1;
    wire mdout1_2_1;
    wire mdout1_1_1;
    wire mdout1_0_1;
    wire mdout1_7_2;
    wire mdout1_6_2;
    wire mdout1_5_2;
    wire mdout1_4_2;
    wire mdout1_3_2;
    wire mdout1_2_2;
    wire mdout1_1_2;
    wire mdout1_0_2;
    wire mdout1_7_3;
    wire mdout1_6_3;
    wire mdout1_5_3;
    wire mdout1_4_3;
    wire mdout1_3_3;
    wire mdout1_2_3;
    wire mdout1_1_3;
    wire mdout1_0_3;
    wire mdout1_7_4;
    wire mdout1_6_4;
    wire mdout1_5_4;
    wire mdout1_4_4;
    wire mdout1_3_4;
    wire mdout1_2_4;
    wire mdout1_1_4;
    wire mdout1_0_4;
    wire mdout1_7_5;
    wire mdout1_6_5;
    wire mdout1_5_5;
    wire mdout1_4_5;
    wire mdout1_3_5;
    wire mdout1_2_5;
    wire mdout1_1_5;
    wire mdout1_0_5;
    wire mdout1_7_6;
    wire mdout1_6_6;
    wire mdout1_5_6;
    wire mdout1_4_6;
    wire mdout1_3_6;
    wire mdout1_2_6;
    wire mdout1_1_6;
    wire mdout1_0_6;
    wire addr116_ff2;
    wire addr115_ff2;
    wire addr114_ff2;
    wire mdout1_7_7;
    wire mdout1_6_7;
    wire mdout1_5_7;
    wire mdout1_4_7;
    wire mdout1_3_7;
    wire mdout1_2_7;
    wire mdout1_1_7;
    wire mdout1_0_7;

    INV INV_1 (.A(WrA), .Z(wren0_inv));

    AND2 AND2_t1 (.A(wren0_inv), .B(ClockEnA), .Z(wren0_inv_g));

    INV INV_0 (.A(WrB), .Z(wren1_inv));

    AND2 AND2_t0 (.A(wren1_inv), .B(ClockEnB), .Z(wren1_inv_g));

    defparam ram_dp_true_0_0_63.CSDECODE_B = "0b000" ;
    defparam ram_dp_true_0_0_63.CSDECODE_A = "0b000" ;
    defparam ram_dp_true_0_0_63.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_0_0_63.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_0_0_63.GSR = "DISABLED" ;
    defparam ram_dp_true_0_0_63.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_0_0_63.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_0_0_63.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_0_0_63.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_0_0_63 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[0]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[0]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_0_0), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_0_0), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_0_1_62.CSDECODE_B = "0b000" ;
    defparam ram_dp_true_0_1_62.CSDECODE_A = "0b000" ;
    defparam ram_dp_true_0_1_62.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_0_1_62.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_0_1_62.GSR = "DISABLED" ;
    defparam ram_dp_true_0_1_62.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_0_1_62.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_0_1_62.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_0_1_62.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_0_1_62 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[1]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[1]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_0_1), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_0_1), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_0_2_61.CSDECODE_B = "0b000" ;
    defparam ram_dp_true_0_2_61.CSDECODE_A = "0b000" ;
    defparam ram_dp_true_0_2_61.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_0_2_61.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_0_2_61.GSR = "DISABLED" ;
    defparam ram_dp_true_0_2_61.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_0_2_61.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_0_2_61.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_0_2_61.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_0_2_61 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[2]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[2]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_0_2), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_0_2), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_0_3_60.CSDECODE_B = "0b000" ;
    defparam ram_dp_true_0_3_60.CSDECODE_A = "0b000" ;
    defparam ram_dp_true_0_3_60.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_0_3_60.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_0_3_60.GSR = "DISABLED" ;
    defparam ram_dp_true_0_3_60.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_0_3_60.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_0_3_60.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_0_3_60.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_0_3_60 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[3]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[3]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_0_3), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_0_3), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_0_4_59.CSDECODE_B = "0b000" ;
    defparam ram_dp_true_0_4_59.CSDECODE_A = "0b000" ;
    defparam ram_dp_true_0_4_59.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_0_4_59.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_0_4_59.GSR = "DISABLED" ;
    defparam ram_dp_true_0_4_59.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_0_4_59.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_0_4_59.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_0_4_59.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_0_4_59 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[4]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[4]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_0_4), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_0_4), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_0_5_58.CSDECODE_B = "0b000" ;
    defparam ram_dp_true_0_5_58.CSDECODE_A = "0b000" ;
    defparam ram_dp_true_0_5_58.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_0_5_58.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_0_5_58.GSR = "DISABLED" ;
    defparam ram_dp_true_0_5_58.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_0_5_58.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_0_5_58.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_0_5_58.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_0_5_58 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[5]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[5]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_0_5), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_0_5), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_0_6_57.CSDECODE_B = "0b000" ;
    defparam ram_dp_true_0_6_57.CSDECODE_A = "0b000" ;
    defparam ram_dp_true_0_6_57.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_0_6_57.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_0_6_57.GSR = "DISABLED" ;
    defparam ram_dp_true_0_6_57.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_0_6_57.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_0_6_57.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_0_6_57.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_0_6_57 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[6]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[6]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_0_6), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_0_6), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_0_7_56.CSDECODE_B = "0b000" ;
    defparam ram_dp_true_0_7_56.CSDECODE_A = "0b000" ;
    defparam ram_dp_true_0_7_56.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_0_7_56.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_0_7_56.GSR = "DISABLED" ;
    defparam ram_dp_true_0_7_56.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_0_7_56.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_0_7_56.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_0_7_56.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_0_7_56 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[7]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[7]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_0_7), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_0_7), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_1_0_55.CSDECODE_B = "0b001" ;
    defparam ram_dp_true_1_0_55.CSDECODE_A = "0b001" ;
    defparam ram_dp_true_1_0_55.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_1_0_55.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_1_0_55.GSR = "DISABLED" ;
    defparam ram_dp_true_1_0_55.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_1_0_55.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_1_0_55.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_1_0_55.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_1_0_55 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[0]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[0]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_1_0), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_1_0), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_1_1_54.CSDECODE_B = "0b001" ;
    defparam ram_dp_true_1_1_54.CSDECODE_A = "0b001" ;
    defparam ram_dp_true_1_1_54.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_1_1_54.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_1_1_54.GSR = "DISABLED" ;
    defparam ram_dp_true_1_1_54.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_1_1_54.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_1_1_54.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_1_1_54.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_1_1_54 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[1]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[1]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_1_1), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_1_1), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_1_2_53.CSDECODE_B = "0b001" ;
    defparam ram_dp_true_1_2_53.CSDECODE_A = "0b001" ;
    defparam ram_dp_true_1_2_53.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_1_2_53.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_1_2_53.GSR = "DISABLED" ;
    defparam ram_dp_true_1_2_53.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_1_2_53.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_1_2_53.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_1_2_53.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_1_2_53 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[2]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[2]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_1_2), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_1_2), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_1_3_52.CSDECODE_B = "0b001" ;
    defparam ram_dp_true_1_3_52.CSDECODE_A = "0b001" ;
    defparam ram_dp_true_1_3_52.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_1_3_52.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_1_3_52.GSR = "DISABLED" ;
    defparam ram_dp_true_1_3_52.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_1_3_52.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_1_3_52.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_1_3_52.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_1_3_52 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[3]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[3]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_1_3), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_1_3), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_1_4_51.CSDECODE_B = "0b001" ;
    defparam ram_dp_true_1_4_51.CSDECODE_A = "0b001" ;
    defparam ram_dp_true_1_4_51.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_1_4_51.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_1_4_51.GSR = "DISABLED" ;
    defparam ram_dp_true_1_4_51.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_1_4_51.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_1_4_51.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_1_4_51.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_1_4_51 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[4]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[4]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_1_4), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_1_4), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_1_5_50.CSDECODE_B = "0b001" ;
    defparam ram_dp_true_1_5_50.CSDECODE_A = "0b001" ;
    defparam ram_dp_true_1_5_50.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_1_5_50.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_1_5_50.GSR = "DISABLED" ;
    defparam ram_dp_true_1_5_50.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_1_5_50.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_1_5_50.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_1_5_50.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_1_5_50 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[5]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[5]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_1_5), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_1_5), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_1_6_49.CSDECODE_B = "0b001" ;
    defparam ram_dp_true_1_6_49.CSDECODE_A = "0b001" ;
    defparam ram_dp_true_1_6_49.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_1_6_49.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_1_6_49.GSR = "DISABLED" ;
    defparam ram_dp_true_1_6_49.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_1_6_49.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_1_6_49.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_1_6_49.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_1_6_49 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[6]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[6]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_1_6), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_1_6), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_1_7_48.CSDECODE_B = "0b001" ;
    defparam ram_dp_true_1_7_48.CSDECODE_A = "0b001" ;
    defparam ram_dp_true_1_7_48.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_1_7_48.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_1_7_48.GSR = "DISABLED" ;
    defparam ram_dp_true_1_7_48.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_1_7_48.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_1_7_48.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_1_7_48.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_1_7_48 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[7]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[7]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_1_7), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_1_7), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_2_0_47.CSDECODE_B = "0b010" ;
    defparam ram_dp_true_2_0_47.CSDECODE_A = "0b010" ;
    defparam ram_dp_true_2_0_47.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_2_0_47.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_2_0_47.GSR = "DISABLED" ;
    defparam ram_dp_true_2_0_47.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_2_0_47.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_2_0_47.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_2_0_47.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_2_0_47 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[0]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[0]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_2_0), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_2_0), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_2_1_46.CSDECODE_B = "0b010" ;
    defparam ram_dp_true_2_1_46.CSDECODE_A = "0b010" ;
    defparam ram_dp_true_2_1_46.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_2_1_46.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_2_1_46.GSR = "DISABLED" ;
    defparam ram_dp_true_2_1_46.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_2_1_46.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_2_1_46.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_2_1_46.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_2_1_46 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[1]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[1]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_2_1), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_2_1), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_2_2_45.CSDECODE_B = "0b010" ;
    defparam ram_dp_true_2_2_45.CSDECODE_A = "0b010" ;
    defparam ram_dp_true_2_2_45.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_2_2_45.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_2_2_45.GSR = "DISABLED" ;
    defparam ram_dp_true_2_2_45.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_2_2_45.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_2_2_45.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_2_2_45.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_2_2_45 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[2]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[2]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_2_2), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_2_2), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_2_3_44.CSDECODE_B = "0b010" ;
    defparam ram_dp_true_2_3_44.CSDECODE_A = "0b010" ;
    defparam ram_dp_true_2_3_44.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_2_3_44.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_2_3_44.GSR = "DISABLED" ;
    defparam ram_dp_true_2_3_44.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_2_3_44.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_2_3_44.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_2_3_44.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_2_3_44 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[3]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[3]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_2_3), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_2_3), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_2_4_43.CSDECODE_B = "0b010" ;
    defparam ram_dp_true_2_4_43.CSDECODE_A = "0b010" ;
    defparam ram_dp_true_2_4_43.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_2_4_43.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_2_4_43.GSR = "DISABLED" ;
    defparam ram_dp_true_2_4_43.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_2_4_43.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_2_4_43.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_2_4_43.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_2_4_43 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[4]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[4]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_2_4), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_2_4), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_2_5_42.CSDECODE_B = "0b010" ;
    defparam ram_dp_true_2_5_42.CSDECODE_A = "0b010" ;
    defparam ram_dp_true_2_5_42.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_2_5_42.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_2_5_42.GSR = "DISABLED" ;
    defparam ram_dp_true_2_5_42.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_2_5_42.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_2_5_42.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_2_5_42.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_2_5_42 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[5]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[5]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_2_5), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_2_5), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_2_6_41.CSDECODE_B = "0b010" ;
    defparam ram_dp_true_2_6_41.CSDECODE_A = "0b010" ;
    defparam ram_dp_true_2_6_41.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_2_6_41.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_2_6_41.GSR = "DISABLED" ;
    defparam ram_dp_true_2_6_41.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_2_6_41.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_2_6_41.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_2_6_41.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_2_6_41 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[6]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[6]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_2_6), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_2_6), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_2_7_40.CSDECODE_B = "0b010" ;
    defparam ram_dp_true_2_7_40.CSDECODE_A = "0b010" ;
    defparam ram_dp_true_2_7_40.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_2_7_40.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_2_7_40.GSR = "DISABLED" ;
    defparam ram_dp_true_2_7_40.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_2_7_40.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_2_7_40.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_2_7_40.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_2_7_40 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[7]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[7]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_2_7), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_2_7), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_3_0_39.CSDECODE_B = "0b011" ;
    defparam ram_dp_true_3_0_39.CSDECODE_A = "0b011" ;
    defparam ram_dp_true_3_0_39.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_3_0_39.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_3_0_39.GSR = "DISABLED" ;
    defparam ram_dp_true_3_0_39.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_3_0_39.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_3_0_39.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_3_0_39.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_3_0_39 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[0]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[0]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_3_0), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_3_0), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_3_1_38.CSDECODE_B = "0b011" ;
    defparam ram_dp_true_3_1_38.CSDECODE_A = "0b011" ;
    defparam ram_dp_true_3_1_38.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_3_1_38.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_3_1_38.GSR = "DISABLED" ;
    defparam ram_dp_true_3_1_38.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_3_1_38.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_3_1_38.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_3_1_38.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_3_1_38 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[1]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[1]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_3_1), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_3_1), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_3_2_37.CSDECODE_B = "0b011" ;
    defparam ram_dp_true_3_2_37.CSDECODE_A = "0b011" ;
    defparam ram_dp_true_3_2_37.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_3_2_37.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_3_2_37.GSR = "DISABLED" ;
    defparam ram_dp_true_3_2_37.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_3_2_37.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_3_2_37.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_3_2_37.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_3_2_37 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[2]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[2]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_3_2), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_3_2), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_3_3_36.CSDECODE_B = "0b011" ;
    defparam ram_dp_true_3_3_36.CSDECODE_A = "0b011" ;
    defparam ram_dp_true_3_3_36.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_3_3_36.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_3_3_36.GSR = "DISABLED" ;
    defparam ram_dp_true_3_3_36.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_3_3_36.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_3_3_36.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_3_3_36.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_3_3_36 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[3]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[3]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_3_3), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_3_3), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_3_4_35.CSDECODE_B = "0b011" ;
    defparam ram_dp_true_3_4_35.CSDECODE_A = "0b011" ;
    defparam ram_dp_true_3_4_35.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_3_4_35.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_3_4_35.GSR = "DISABLED" ;
    defparam ram_dp_true_3_4_35.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_3_4_35.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_3_4_35.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_3_4_35.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_3_4_35 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[4]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[4]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_3_4), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_3_4), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_3_5_34.CSDECODE_B = "0b011" ;
    defparam ram_dp_true_3_5_34.CSDECODE_A = "0b011" ;
    defparam ram_dp_true_3_5_34.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_3_5_34.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_3_5_34.GSR = "DISABLED" ;
    defparam ram_dp_true_3_5_34.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_3_5_34.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_3_5_34.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_3_5_34.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_3_5_34 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[5]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[5]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_3_5), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_3_5), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_3_6_33.CSDECODE_B = "0b011" ;
    defparam ram_dp_true_3_6_33.CSDECODE_A = "0b011" ;
    defparam ram_dp_true_3_6_33.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_3_6_33.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_3_6_33.GSR = "DISABLED" ;
    defparam ram_dp_true_3_6_33.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_3_6_33.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_3_6_33.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_3_6_33.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_3_6_33 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[6]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[6]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_3_6), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_3_6), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_3_7_32.CSDECODE_B = "0b011" ;
    defparam ram_dp_true_3_7_32.CSDECODE_A = "0b011" ;
    defparam ram_dp_true_3_7_32.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_3_7_32.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_3_7_32.GSR = "DISABLED" ;
    defparam ram_dp_true_3_7_32.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_3_7_32.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_3_7_32.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_3_7_32.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_3_7_32 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[7]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[7]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_3_7), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_3_7), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_4_0_31.CSDECODE_B = "0b100" ;
    defparam ram_dp_true_4_0_31.CSDECODE_A = "0b100" ;
    defparam ram_dp_true_4_0_31.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_4_0_31.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_4_0_31.GSR = "DISABLED" ;
    defparam ram_dp_true_4_0_31.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_4_0_31.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_4_0_31.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_4_0_31.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_4_0_31 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[0]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[0]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_4_0), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_4_0), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_4_1_30.CSDECODE_B = "0b100" ;
    defparam ram_dp_true_4_1_30.CSDECODE_A = "0b100" ;
    defparam ram_dp_true_4_1_30.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_4_1_30.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_4_1_30.GSR = "DISABLED" ;
    defparam ram_dp_true_4_1_30.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_4_1_30.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_4_1_30.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_4_1_30.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_4_1_30 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[1]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[1]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_4_1), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_4_1), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_4_2_29.CSDECODE_B = "0b100" ;
    defparam ram_dp_true_4_2_29.CSDECODE_A = "0b100" ;
    defparam ram_dp_true_4_2_29.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_4_2_29.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_4_2_29.GSR = "DISABLED" ;
    defparam ram_dp_true_4_2_29.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_4_2_29.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_4_2_29.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_4_2_29.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_4_2_29 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[2]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[2]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_4_2), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_4_2), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_4_3_28.CSDECODE_B = "0b100" ;
    defparam ram_dp_true_4_3_28.CSDECODE_A = "0b100" ;
    defparam ram_dp_true_4_3_28.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_4_3_28.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_4_3_28.GSR = "DISABLED" ;
    defparam ram_dp_true_4_3_28.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_4_3_28.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_4_3_28.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_4_3_28.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_4_3_28 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[3]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[3]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_4_3), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_4_3), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_4_4_27.CSDECODE_B = "0b100" ;
    defparam ram_dp_true_4_4_27.CSDECODE_A = "0b100" ;
    defparam ram_dp_true_4_4_27.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_4_4_27.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_4_4_27.GSR = "DISABLED" ;
    defparam ram_dp_true_4_4_27.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_4_4_27.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_4_4_27.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_4_4_27.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_4_4_27 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[4]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[4]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_4_4), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_4_4), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_4_5_26.CSDECODE_B = "0b100" ;
    defparam ram_dp_true_4_5_26.CSDECODE_A = "0b100" ;
    defparam ram_dp_true_4_5_26.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_4_5_26.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_4_5_26.GSR = "DISABLED" ;
    defparam ram_dp_true_4_5_26.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_4_5_26.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_4_5_26.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_4_5_26.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_4_5_26 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[5]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[5]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_4_5), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_4_5), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_4_6_25.CSDECODE_B = "0b100" ;
    defparam ram_dp_true_4_6_25.CSDECODE_A = "0b100" ;
    defparam ram_dp_true_4_6_25.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_4_6_25.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_4_6_25.GSR = "DISABLED" ;
    defparam ram_dp_true_4_6_25.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_4_6_25.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_4_6_25.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_4_6_25.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_4_6_25 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[6]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[6]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_4_6), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_4_6), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_4_7_24.CSDECODE_B = "0b100" ;
    defparam ram_dp_true_4_7_24.CSDECODE_A = "0b100" ;
    defparam ram_dp_true_4_7_24.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_4_7_24.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_4_7_24.GSR = "DISABLED" ;
    defparam ram_dp_true_4_7_24.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_4_7_24.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_4_7_24.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_4_7_24.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_4_7_24 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[7]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[7]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_4_7), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_4_7), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_5_0_23.CSDECODE_B = "0b101" ;
    defparam ram_dp_true_5_0_23.CSDECODE_A = "0b101" ;
    defparam ram_dp_true_5_0_23.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_5_0_23.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_5_0_23.GSR = "DISABLED" ;
    defparam ram_dp_true_5_0_23.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_5_0_23.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_5_0_23.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_5_0_23.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_5_0_23 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[0]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[0]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_5_0), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_5_0), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_5_1_22.CSDECODE_B = "0b101" ;
    defparam ram_dp_true_5_1_22.CSDECODE_A = "0b101" ;
    defparam ram_dp_true_5_1_22.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_5_1_22.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_5_1_22.GSR = "DISABLED" ;
    defparam ram_dp_true_5_1_22.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_5_1_22.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_5_1_22.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_5_1_22.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_5_1_22 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[1]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[1]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_5_1), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_5_1), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_5_2_21.CSDECODE_B = "0b101" ;
    defparam ram_dp_true_5_2_21.CSDECODE_A = "0b101" ;
    defparam ram_dp_true_5_2_21.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_5_2_21.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_5_2_21.GSR = "DISABLED" ;
    defparam ram_dp_true_5_2_21.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_5_2_21.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_5_2_21.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_5_2_21.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_5_2_21 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[2]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[2]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_5_2), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_5_2), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_5_3_20.CSDECODE_B = "0b101" ;
    defparam ram_dp_true_5_3_20.CSDECODE_A = "0b101" ;
    defparam ram_dp_true_5_3_20.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_5_3_20.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_5_3_20.GSR = "DISABLED" ;
    defparam ram_dp_true_5_3_20.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_5_3_20.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_5_3_20.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_5_3_20.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_5_3_20 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[3]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[3]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_5_3), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_5_3), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_5_4_19.CSDECODE_B = "0b101" ;
    defparam ram_dp_true_5_4_19.CSDECODE_A = "0b101" ;
    defparam ram_dp_true_5_4_19.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_5_4_19.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_5_4_19.GSR = "DISABLED" ;
    defparam ram_dp_true_5_4_19.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_5_4_19.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_5_4_19.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_5_4_19.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_5_4_19 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[4]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[4]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_5_4), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_5_4), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_5_5_18.CSDECODE_B = "0b101" ;
    defparam ram_dp_true_5_5_18.CSDECODE_A = "0b101" ;
    defparam ram_dp_true_5_5_18.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_5_5_18.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_5_5_18.GSR = "DISABLED" ;
    defparam ram_dp_true_5_5_18.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_5_5_18.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_5_5_18.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_5_5_18.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_5_5_18 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[5]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[5]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_5_5), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_5_5), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_5_6_17.CSDECODE_B = "0b101" ;
    defparam ram_dp_true_5_6_17.CSDECODE_A = "0b101" ;
    defparam ram_dp_true_5_6_17.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_5_6_17.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_5_6_17.GSR = "DISABLED" ;
    defparam ram_dp_true_5_6_17.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_5_6_17.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_5_6_17.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_5_6_17.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_5_6_17 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[6]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[6]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_5_6), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_5_6), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_5_7_16.CSDECODE_B = "0b101" ;
    defparam ram_dp_true_5_7_16.CSDECODE_A = "0b101" ;
    defparam ram_dp_true_5_7_16.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_5_7_16.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_5_7_16.GSR = "DISABLED" ;
    defparam ram_dp_true_5_7_16.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_5_7_16.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_5_7_16.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_5_7_16.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_5_7_16 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[7]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[7]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_5_7), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_5_7), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_6_0_15.CSDECODE_B = "0b110" ;
    defparam ram_dp_true_6_0_15.CSDECODE_A = "0b110" ;
    defparam ram_dp_true_6_0_15.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_6_0_15.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_6_0_15.GSR = "DISABLED" ;
    defparam ram_dp_true_6_0_15.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_6_0_15.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_6_0_15.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_6_0_15.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_6_0_15 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[0]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[0]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_6_0), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_6_0), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_6_1_14.CSDECODE_B = "0b110" ;
    defparam ram_dp_true_6_1_14.CSDECODE_A = "0b110" ;
    defparam ram_dp_true_6_1_14.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_6_1_14.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_6_1_14.GSR = "DISABLED" ;
    defparam ram_dp_true_6_1_14.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_6_1_14.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_6_1_14.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_6_1_14.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_6_1_14 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[1]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[1]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_6_1), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_6_1), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_6_2_13.CSDECODE_B = "0b110" ;
    defparam ram_dp_true_6_2_13.CSDECODE_A = "0b110" ;
    defparam ram_dp_true_6_2_13.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_6_2_13.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_6_2_13.GSR = "DISABLED" ;
    defparam ram_dp_true_6_2_13.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_6_2_13.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_6_2_13.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_6_2_13.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_6_2_13 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[2]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[2]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_6_2), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_6_2), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_6_3_12.CSDECODE_B = "0b110" ;
    defparam ram_dp_true_6_3_12.CSDECODE_A = "0b110" ;
    defparam ram_dp_true_6_3_12.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_6_3_12.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_6_3_12.GSR = "DISABLED" ;
    defparam ram_dp_true_6_3_12.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_6_3_12.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_6_3_12.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_6_3_12.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_6_3_12 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[3]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[3]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_6_3), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_6_3), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_6_4_11.CSDECODE_B = "0b110" ;
    defparam ram_dp_true_6_4_11.CSDECODE_A = "0b110" ;
    defparam ram_dp_true_6_4_11.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_6_4_11.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_6_4_11.GSR = "DISABLED" ;
    defparam ram_dp_true_6_4_11.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_6_4_11.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_6_4_11.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_6_4_11.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_6_4_11 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[4]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[4]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_6_4), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_6_4), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_6_5_10.CSDECODE_B = "0b110" ;
    defparam ram_dp_true_6_5_10.CSDECODE_A = "0b110" ;
    defparam ram_dp_true_6_5_10.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_6_5_10.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_6_5_10.GSR = "DISABLED" ;
    defparam ram_dp_true_6_5_10.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_6_5_10.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_6_5_10.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_6_5_10.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_6_5_10 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[5]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[5]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_6_5), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_6_5), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_6_6_9.CSDECODE_B = "0b110" ;
    defparam ram_dp_true_6_6_9.CSDECODE_A = "0b110" ;
    defparam ram_dp_true_6_6_9.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_6_6_9.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_6_6_9.GSR = "DISABLED" ;
    defparam ram_dp_true_6_6_9.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_6_6_9.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_6_6_9.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_6_6_9.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_6_6_9 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[6]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[6]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_6_6), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_6_6), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_6_7_8.CSDECODE_B = "0b110" ;
    defparam ram_dp_true_6_7_8.CSDECODE_A = "0b110" ;
    defparam ram_dp_true_6_7_8.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_6_7_8.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_6_7_8.GSR = "DISABLED" ;
    defparam ram_dp_true_6_7_8.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_6_7_8.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_6_7_8.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_6_7_8.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_6_7_8 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[7]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[7]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_6_7), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_6_7), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_7_0_7.CSDECODE_B = "0b111" ;
    defparam ram_dp_true_7_0_7.CSDECODE_A = "0b111" ;
    defparam ram_dp_true_7_0_7.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_7_0_7.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_7_0_7.GSR = "DISABLED" ;
    defparam ram_dp_true_7_0_7.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_7_0_7.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_7_0_7.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_7_0_7.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_7_0_7 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[0]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[0]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_7_0), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_7_0), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_7_1_6.CSDECODE_B = "0b111" ;
    defparam ram_dp_true_7_1_6.CSDECODE_A = "0b111" ;
    defparam ram_dp_true_7_1_6.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_7_1_6.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_7_1_6.GSR = "DISABLED" ;
    defparam ram_dp_true_7_1_6.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_7_1_6.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_7_1_6.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_7_1_6.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_7_1_6 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[1]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[1]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_7_1), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_7_1), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_7_2_5.CSDECODE_B = "0b111" ;
    defparam ram_dp_true_7_2_5.CSDECODE_A = "0b111" ;
    defparam ram_dp_true_7_2_5.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_7_2_5.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_7_2_5.GSR = "DISABLED" ;
    defparam ram_dp_true_7_2_5.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_7_2_5.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_7_2_5.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_7_2_5.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_7_2_5 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[2]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[2]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_7_2), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_7_2), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_7_3_4.CSDECODE_B = "0b111" ;
    defparam ram_dp_true_7_3_4.CSDECODE_A = "0b111" ;
    defparam ram_dp_true_7_3_4.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_7_3_4.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_7_3_4.GSR = "DISABLED" ;
    defparam ram_dp_true_7_3_4.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_7_3_4.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_7_3_4.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_7_3_4.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_7_3_4 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[3]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[3]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_7_3), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_7_3), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_7_4_3.CSDECODE_B = "0b111" ;
    defparam ram_dp_true_7_4_3.CSDECODE_A = "0b111" ;
    defparam ram_dp_true_7_4_3.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_7_4_3.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_7_4_3.GSR = "DISABLED" ;
    defparam ram_dp_true_7_4_3.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_7_4_3.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_7_4_3.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_7_4_3.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_7_4_3 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[4]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[4]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_7_4), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_7_4), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_7_5_2.CSDECODE_B = "0b111" ;
    defparam ram_dp_true_7_5_2.CSDECODE_A = "0b111" ;
    defparam ram_dp_true_7_5_2.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_7_5_2.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_7_5_2.GSR = "DISABLED" ;
    defparam ram_dp_true_7_5_2.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_7_5_2.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_7_5_2.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_7_5_2.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_7_5_2 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[5]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[5]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_7_5), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_7_5), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    defparam ram_dp_true_7_6_1.CSDECODE_B = "0b111" ;
    defparam ram_dp_true_7_6_1.CSDECODE_A = "0b111" ;
    defparam ram_dp_true_7_6_1.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_7_6_1.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_7_6_1.GSR = "DISABLED" ;
    defparam ram_dp_true_7_6_1.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_7_6_1.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_7_6_1.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_7_6_1.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_7_6_1 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[6]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[6]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_7_6), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_7_6), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    defparam ram_dp_true_7_7_0.CSDECODE_B = "0b111" ;
    defparam ram_dp_true_7_7_0.CSDECODE_A = "0b111" ;
    defparam ram_dp_true_7_7_0.WRITEMODE_B = "NORMAL" ;
    defparam ram_dp_true_7_7_0.WRITEMODE_A = "NORMAL" ;
    defparam ram_dp_true_7_7_0.GSR = "DISABLED" ;
    defparam ram_dp_true_7_7_0.REGMODE_B = "OUTREG" ;
    defparam ram_dp_true_7_7_0.REGMODE_A = "OUTREG" ;
    defparam ram_dp_true_7_7_0.DATA_WIDTH_B = 1 ;
    defparam ram_dp_true_7_7_0.DATA_WIDTH_A = 1 ;
    DP16KC ram_dp_true_7_7_0 (.DIA0(scuba_vlo), .DIA1(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA3(scuba_vlo), .DIA4(scuba_vlo), .DIA5(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA7(scuba_vlo), .DIA8(scuba_vlo), .DIA9(scuba_vlo), .DIA10(scuba_vlo), 
        .DIA11(DataInA[7]), .DIA12(scuba_vlo), .DIA13(scuba_vlo), .DIA14(scuba_vlo), 
        .DIA15(scuba_vlo), .DIA16(scuba_vlo), .DIA17(scuba_vlo), .ADA0(scuba_vhi), 
        .ADA1(AddressA[1]), .ADA2(AddressA[2]), .ADA3(AddressA[3]), .ADA4(AddressA[4]), 
        .ADA5(AddressA[5]), .ADA6(AddressA[6]), .ADA7(AddressA[7]), .ADA8(AddressA[8]), 
        .ADA9(AddressA[9]), .ADA10(AddressA[10]), .ADA11(AddressA[11]), 
        .ADA12(AddressA[12]), .ADA13(AddressA[13]), .CEA(ClockEnA), .CLKA(ClockA), 
        .OCEA(ClockEnA), .WEA(WrA), .CSA0(AddressA[14]), .CSA1(AddressA[15]), 
        .CSA2(AddressA[16]), .RSTA(ResetA), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(DataInB[7]), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vhi), .ADB1(AddressB[1]), .ADB2(AddressB[2]), .ADB3(AddressB[3]), 
        .ADB4(AddressB[4]), .ADB5(AddressB[5]), .ADB6(AddressB[6]), .ADB7(AddressB[7]), 
        .ADB8(AddressB[8]), .ADB9(AddressB[9]), .ADB10(AddressB[10]), .ADB11(AddressB[11]), 
        .ADB12(AddressB[12]), .ADB13(AddressB[13]), .CEB(ClockEnB), .CLKB(ClockB), 
        .OCEB(ClockEnB), .WEB(WrB), .CSB0(AddressB[14]), .CSB1(AddressB[15]), 
        .CSB2(AddressB[16]), .RSTB(ResetB), .DOA0(mdout0_7_7), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(mdout1_7_7), .DOB1(), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="ram_dp_true.lpc" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis RESETMODE="SYNC" */;

    FD1P3DX FF_11 (.D(AddressA[14]), .SP(wren0_inv_g), .CK(ClockA), .CD(scuba_vlo), 
        .Q(addr014_ff))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_10 (.D(AddressA[15]), .SP(wren0_inv_g), .CK(ClockA), .CD(scuba_vlo), 
        .Q(addr015_ff))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_9 (.D(AddressA[16]), .SP(wren0_inv_g), .CK(ClockA), .CD(scuba_vlo), 
        .Q(addr016_ff))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_8 (.D(addr014_ff), .SP(ClockEnA), .CK(ClockA), .CD(scuba_vlo), 
        .Q(addr014_ff2))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_7 (.D(addr015_ff), .SP(ClockEnA), .CK(ClockA), .CD(scuba_vlo), 
        .Q(addr015_ff2))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_6 (.D(addr016_ff), .SP(ClockEnA), .CK(ClockA), .CD(scuba_vlo), 
        .Q(addr016_ff2))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_5 (.D(AddressB[14]), .SP(wren1_inv_g), .CK(ClockB), .CD(scuba_vlo), 
        .Q(addr114_ff))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_4 (.D(AddressB[15]), .SP(wren1_inv_g), .CK(ClockB), .CD(scuba_vlo), 
        .Q(addr115_ff))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_3 (.D(AddressB[16]), .SP(wren1_inv_g), .CK(ClockB), .CD(scuba_vlo), 
        .Q(addr116_ff))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_2 (.D(addr114_ff), .SP(ClockEnB), .CK(ClockB), .CD(scuba_vlo), 
        .Q(addr114_ff2))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_1 (.D(addr115_ff), .SP(ClockEnB), .CK(ClockB), .CD(scuba_vlo), 
        .Q(addr115_ff2))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    FD1P3DX FF_0 (.D(addr116_ff), .SP(ClockEnB), .CK(ClockB), .CD(scuba_vlo), 
        .Q(addr116_ff2))
             /* synthesis GSR="ENABLED" */;

    MUX81 mux_15 (.D0(mdout0_0_0), .D1(mdout0_1_0), .D2(mdout0_2_0), .D3(mdout0_3_0), 
        .D4(mdout0_4_0), .D5(mdout0_5_0), .D6(mdout0_6_0), .D7(mdout0_7_0), 
        .SD1(addr014_ff2), .SD2(addr015_ff2), .SD3(addr016_ff2), .Z(QA[0]));

    MUX81 mux_14 (.D0(mdout0_0_1), .D1(mdout0_1_1), .D2(mdout0_2_1), .D3(mdout0_3_1), 
        .D4(mdout0_4_1), .D5(mdout0_5_1), .D6(mdout0_6_1), .D7(mdout0_7_1), 
        .SD1(addr014_ff2), .SD2(addr015_ff2), .SD3(addr016_ff2), .Z(QA[1]));

    MUX81 mux_13 (.D0(mdout0_0_2), .D1(mdout0_1_2), .D2(mdout0_2_2), .D3(mdout0_3_2), 
        .D4(mdout0_4_2), .D5(mdout0_5_2), .D6(mdout0_6_2), .D7(mdout0_7_2), 
        .SD1(addr014_ff2), .SD2(addr015_ff2), .SD3(addr016_ff2), .Z(QA[2]));

    MUX81 mux_12 (.D0(mdout0_0_3), .D1(mdout0_1_3), .D2(mdout0_2_3), .D3(mdout0_3_3), 
        .D4(mdout0_4_3), .D5(mdout0_5_3), .D6(mdout0_6_3), .D7(mdout0_7_3), 
        .SD1(addr014_ff2), .SD2(addr015_ff2), .SD3(addr016_ff2), .Z(QA[3]));

    MUX81 mux_11 (.D0(mdout0_0_4), .D1(mdout0_1_4), .D2(mdout0_2_4), .D3(mdout0_3_4), 
        .D4(mdout0_4_4), .D5(mdout0_5_4), .D6(mdout0_6_4), .D7(mdout0_7_4), 
        .SD1(addr014_ff2), .SD2(addr015_ff2), .SD3(addr016_ff2), .Z(QA[4]));

    MUX81 mux_10 (.D0(mdout0_0_5), .D1(mdout0_1_5), .D2(mdout0_2_5), .D3(mdout0_3_5), 
        .D4(mdout0_4_5), .D5(mdout0_5_5), .D6(mdout0_6_5), .D7(mdout0_7_5), 
        .SD1(addr014_ff2), .SD2(addr015_ff2), .SD3(addr016_ff2), .Z(QA[5]));

    MUX81 mux_9 (.D0(mdout0_0_6), .D1(mdout0_1_6), .D2(mdout0_2_6), .D3(mdout0_3_6), 
        .D4(mdout0_4_6), .D5(mdout0_5_6), .D6(mdout0_6_6), .D7(mdout0_7_6), 
        .SD1(addr014_ff2), .SD2(addr015_ff2), .SD3(addr016_ff2), .Z(QA[6]));

    MUX81 mux_8 (.D0(mdout0_0_7), .D1(mdout0_1_7), .D2(mdout0_2_7), .D3(mdout0_3_7), 
        .D4(mdout0_4_7), .D5(mdout0_5_7), .D6(mdout0_6_7), .D7(mdout0_7_7), 
        .SD1(addr014_ff2), .SD2(addr015_ff2), .SD3(addr016_ff2), .Z(QA[7]));

    MUX81 mux_7 (.D0(mdout1_0_0), .D1(mdout1_1_0), .D2(mdout1_2_0), .D3(mdout1_3_0), 
        .D4(mdout1_4_0), .D5(mdout1_5_0), .D6(mdout1_6_0), .D7(mdout1_7_0), 
        .SD1(addr114_ff2), .SD2(addr115_ff2), .SD3(addr116_ff2), .Z(QB[0]));

    MUX81 mux_6 (.D0(mdout1_0_1), .D1(mdout1_1_1), .D2(mdout1_2_1), .D3(mdout1_3_1), 
        .D4(mdout1_4_1), .D5(mdout1_5_1), .D6(mdout1_6_1), .D7(mdout1_7_1), 
        .SD1(addr114_ff2), .SD2(addr115_ff2), .SD3(addr116_ff2), .Z(QB[1]));

    MUX81 mux_5 (.D0(mdout1_0_2), .D1(mdout1_1_2), .D2(mdout1_2_2), .D3(mdout1_3_2), 
        .D4(mdout1_4_2), .D5(mdout1_5_2), .D6(mdout1_6_2), .D7(mdout1_7_2), 
        .SD1(addr114_ff2), .SD2(addr115_ff2), .SD3(addr116_ff2), .Z(QB[2]));

    MUX81 mux_4 (.D0(mdout1_0_3), .D1(mdout1_1_3), .D2(mdout1_2_3), .D3(mdout1_3_3), 
        .D4(mdout1_4_3), .D5(mdout1_5_3), .D6(mdout1_6_3), .D7(mdout1_7_3), 
        .SD1(addr114_ff2), .SD2(addr115_ff2), .SD3(addr116_ff2), .Z(QB[3]));

    MUX81 mux_3 (.D0(mdout1_0_4), .D1(mdout1_1_4), .D2(mdout1_2_4), .D3(mdout1_3_4), 
        .D4(mdout1_4_4), .D5(mdout1_5_4), .D6(mdout1_6_4), .D7(mdout1_7_4), 
        .SD1(addr114_ff2), .SD2(addr115_ff2), .SD3(addr116_ff2), .Z(QB[4]));

    MUX81 mux_2 (.D0(mdout1_0_5), .D1(mdout1_1_5), .D2(mdout1_2_5), .D3(mdout1_3_5), 
        .D4(mdout1_4_5), .D5(mdout1_5_5), .D6(mdout1_6_5), .D7(mdout1_7_5), 
        .SD1(addr114_ff2), .SD2(addr115_ff2), .SD3(addr116_ff2), .Z(QB[5]));

    MUX81 mux_1 (.D0(mdout1_0_6), .D1(mdout1_1_6), .D2(mdout1_2_6), .D3(mdout1_3_6), 
        .D4(mdout1_4_6), .D5(mdout1_5_6), .D6(mdout1_6_6), .D7(mdout1_7_6), 
        .SD1(addr114_ff2), .SD2(addr115_ff2), .SD3(addr116_ff2), .Z(QB[6]));

    MUX81 mux_0 (.D0(mdout1_0_7), .D1(mdout1_1_7), .D2(mdout1_2_7), .D3(mdout1_3_7), 
        .D4(mdout1_4_7), .D5(mdout1_5_7), .D6(mdout1_6_7), .D7(mdout1_7_7), 
        .SD1(addr114_ff2), .SD2(addr115_ff2), .SD3(addr116_ff2), .Z(QB[7]));



    // exemplar begin
    // exemplar attribute ram_dp_true_0_0_63 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_0_0_63 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_0_0_63 RESETMODE SYNC
    // exemplar attribute ram_dp_true_0_1_62 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_0_1_62 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_0_1_62 RESETMODE SYNC
    // exemplar attribute ram_dp_true_0_2_61 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_0_2_61 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_0_2_61 RESETMODE SYNC
    // exemplar attribute ram_dp_true_0_3_60 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_0_3_60 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_0_3_60 RESETMODE SYNC
    // exemplar attribute ram_dp_true_0_4_59 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_0_4_59 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_0_4_59 RESETMODE SYNC
    // exemplar attribute ram_dp_true_0_5_58 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_0_5_58 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_0_5_58 RESETMODE SYNC
    // exemplar attribute ram_dp_true_0_6_57 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_0_6_57 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_0_6_57 RESETMODE SYNC
    // exemplar attribute ram_dp_true_0_7_56 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_0_7_56 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_0_7_56 RESETMODE SYNC
    // exemplar attribute ram_dp_true_1_0_55 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_1_0_55 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_1_0_55 RESETMODE SYNC
    // exemplar attribute ram_dp_true_1_1_54 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_1_1_54 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_1_1_54 RESETMODE SYNC
    // exemplar attribute ram_dp_true_1_2_53 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_1_2_53 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_1_2_53 RESETMODE SYNC
    // exemplar attribute ram_dp_true_1_3_52 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_1_3_52 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_1_3_52 RESETMODE SYNC
    // exemplar attribute ram_dp_true_1_4_51 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_1_4_51 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_1_4_51 RESETMODE SYNC
    // exemplar attribute ram_dp_true_1_5_50 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_1_5_50 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_1_5_50 RESETMODE SYNC
    // exemplar attribute ram_dp_true_1_6_49 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_1_6_49 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_1_6_49 RESETMODE SYNC
    // exemplar attribute ram_dp_true_1_7_48 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_1_7_48 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_1_7_48 RESETMODE SYNC
    // exemplar attribute ram_dp_true_2_0_47 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_2_0_47 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_2_0_47 RESETMODE SYNC
    // exemplar attribute ram_dp_true_2_1_46 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_2_1_46 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_2_1_46 RESETMODE SYNC
    // exemplar attribute ram_dp_true_2_2_45 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_2_2_45 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_2_2_45 RESETMODE SYNC
    // exemplar attribute ram_dp_true_2_3_44 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_2_3_44 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_2_3_44 RESETMODE SYNC
    // exemplar attribute ram_dp_true_2_4_43 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_2_4_43 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_2_4_43 RESETMODE SYNC
    // exemplar attribute ram_dp_true_2_5_42 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_2_5_42 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_2_5_42 RESETMODE SYNC
    // exemplar attribute ram_dp_true_2_6_41 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_2_6_41 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_2_6_41 RESETMODE SYNC
    // exemplar attribute ram_dp_true_2_7_40 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_2_7_40 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_2_7_40 RESETMODE SYNC
    // exemplar attribute ram_dp_true_3_0_39 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_3_0_39 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_3_0_39 RESETMODE SYNC
    // exemplar attribute ram_dp_true_3_1_38 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_3_1_38 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_3_1_38 RESETMODE SYNC
    // exemplar attribute ram_dp_true_3_2_37 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_3_2_37 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_3_2_37 RESETMODE SYNC
    // exemplar attribute ram_dp_true_3_3_36 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_3_3_36 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_3_3_36 RESETMODE SYNC
    // exemplar attribute ram_dp_true_3_4_35 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_3_4_35 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_3_4_35 RESETMODE SYNC
    // exemplar attribute ram_dp_true_3_5_34 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_3_5_34 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_3_5_34 RESETMODE SYNC
    // exemplar attribute ram_dp_true_3_6_33 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_3_6_33 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_3_6_33 RESETMODE SYNC
    // exemplar attribute ram_dp_true_3_7_32 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_3_7_32 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_3_7_32 RESETMODE SYNC
    // exemplar attribute ram_dp_true_4_0_31 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_4_0_31 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_4_0_31 RESETMODE SYNC
    // exemplar attribute ram_dp_true_4_1_30 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_4_1_30 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_4_1_30 RESETMODE SYNC
    // exemplar attribute ram_dp_true_4_2_29 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_4_2_29 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_4_2_29 RESETMODE SYNC
    // exemplar attribute ram_dp_true_4_3_28 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_4_3_28 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_4_3_28 RESETMODE SYNC
    // exemplar attribute ram_dp_true_4_4_27 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_4_4_27 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_4_4_27 RESETMODE SYNC
    // exemplar attribute ram_dp_true_4_5_26 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_4_5_26 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_4_5_26 RESETMODE SYNC
    // exemplar attribute ram_dp_true_4_6_25 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_4_6_25 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_4_6_25 RESETMODE SYNC
    // exemplar attribute ram_dp_true_4_7_24 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_4_7_24 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_4_7_24 RESETMODE SYNC
    // exemplar attribute ram_dp_true_5_0_23 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_5_0_23 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_5_0_23 RESETMODE SYNC
    // exemplar attribute ram_dp_true_5_1_22 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_5_1_22 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_5_1_22 RESETMODE SYNC
    // exemplar attribute ram_dp_true_5_2_21 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_5_2_21 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_5_2_21 RESETMODE SYNC
    // exemplar attribute ram_dp_true_5_3_20 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_5_3_20 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_5_3_20 RESETMODE SYNC
    // exemplar attribute ram_dp_true_5_4_19 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_5_4_19 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_5_4_19 RESETMODE SYNC
    // exemplar attribute ram_dp_true_5_5_18 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_5_5_18 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_5_5_18 RESETMODE SYNC
    // exemplar attribute ram_dp_true_5_6_17 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_5_6_17 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_5_6_17 RESETMODE SYNC
    // exemplar attribute ram_dp_true_5_7_16 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_5_7_16 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_5_7_16 RESETMODE SYNC
    // exemplar attribute ram_dp_true_6_0_15 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_6_0_15 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_6_0_15 RESETMODE SYNC
    // exemplar attribute ram_dp_true_6_1_14 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_6_1_14 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_6_1_14 RESETMODE SYNC
    // exemplar attribute ram_dp_true_6_2_13 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_6_2_13 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_6_2_13 RESETMODE SYNC
    // exemplar attribute ram_dp_true_6_3_12 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_6_3_12 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_6_3_12 RESETMODE SYNC
    // exemplar attribute ram_dp_true_6_4_11 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_6_4_11 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_6_4_11 RESETMODE SYNC
    // exemplar attribute ram_dp_true_6_5_10 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_6_5_10 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_6_5_10 RESETMODE SYNC
    // exemplar attribute ram_dp_true_6_6_9 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_6_6_9 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_6_6_9 RESETMODE SYNC
    // exemplar attribute ram_dp_true_6_7_8 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_6_7_8 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_6_7_8 RESETMODE SYNC
    // exemplar attribute ram_dp_true_7_0_7 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_7_0_7 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_7_0_7 RESETMODE SYNC
    // exemplar attribute ram_dp_true_7_1_6 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_7_1_6 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_7_1_6 RESETMODE SYNC
    // exemplar attribute ram_dp_true_7_2_5 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_7_2_5 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_7_2_5 RESETMODE SYNC
    // exemplar attribute ram_dp_true_7_3_4 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_7_3_4 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_7_3_4 RESETMODE SYNC
    // exemplar attribute ram_dp_true_7_4_3 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_7_4_3 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_7_4_3 RESETMODE SYNC
    // exemplar attribute ram_dp_true_7_5_2 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_7_5_2 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_7_5_2 RESETMODE SYNC
    // exemplar attribute ram_dp_true_7_6_1 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_7_6_1 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_7_6_1 RESETMODE SYNC
    // exemplar attribute ram_dp_true_7_7_0 MEM_LPC_FILE ram_dp_true.lpc
    // exemplar attribute ram_dp_true_7_7_0 MEM_INIT_FILE 
    // exemplar attribute ram_dp_true_7_7_0 RESETMODE SYNC
    // exemplar attribute FF_11 GSR ENABLED
    // exemplar attribute FF_10 GSR ENABLED
    // exemplar attribute FF_9 GSR ENABLED
    // exemplar attribute FF_8 GSR ENABLED
    // exemplar attribute FF_7 GSR ENABLED
    // exemplar attribute FF_6 GSR ENABLED
    // exemplar attribute FF_5 GSR ENABLED
    // exemplar attribute FF_4 GSR ENABLED
    // exemplar attribute FF_3 GSR ENABLED
    // exemplar attribute FF_2 GSR ENABLED
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar end

endmodule
