# Analog-Design-of-Bootstrapped-Switch
This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track &amp; Hold circuit. A comparison is done between several topologies, showing the ENOB, SNR, &amp; SFDR achieved in each case.

## A) S/H Using Ideal Switch
![Ideal_Switch_w](https://user-images.githubusercontent.com/27668656/60780933-38affc80-a0f5-11e9-9002-add75cef2880.png)

## B) S/H Using NMOS or PMOS
![NMOS_PMOS_w](https://user-images.githubusercontent.com/27668656/60780893-18803d80-a0f5-11e9-9870-3635c42efc2d.png)

## C) S/H Using CMOS TG
![TG_w](https://user-images.githubusercontent.com/27668656/60781684-38fdc700-a0f8-11e9-8401-3306e9ea900e.png)

## D) S/H Using Bootstrapped Circuit with ideal switches
![Ideal_Bootstrap_w](https://user-images.githubusercontent.com/27668656/60781765-7eba8f80-a0f8-11e9-85a4-323795de8e92.png)

## E) S/H Using Bootstrapped Circuit (Topology 1)
![topology1_w](https://user-images.githubusercontent.com/27668656/60782056-da394d00-a0f9-11e9-8d9b-c5dc068ae28a.png)

## F) S/H Using Bootstrapped Circuit (Topology 2)
![topology2_w](https://user-images.githubusercontent.com/27668656/60782076-f3da9480-a0f9-11e9-8cfb-a679273deb8e.png)
*****************

## Results
![performance](https://user-images.githubusercontent.com/27668656/60782130-43b95b80-a0fa-11e9-9c4d-56814c215d38.png)
*****************

### References:
My project on google drive:<br/>
https://drive.google.com/drive/folders/1W9ip4MpMZNf3IQsoFQkhgg6QaUya4Yp4 <br/>
EE288 Lecture Notes:<br/>
https://drive.google.com/drive/folders/12Qqfw_TX1i7dvVVYXksaSdHV4gth1OD5 <br/>
Videos on how to create VerilogA blocks for ADCs:
https://drive.google.com/drive/folders/1GAobRzzFTkD6ywqSdDJUsO5g2C06hh_i <br/>
https://www.youtube.com/channel/UC7jwESeWKLcRbtxHwFS3A7Q/videos
