# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 6.1.0-17-amd64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# DecoderElevator
# exercicios
# FullAdder
# HalfAdder
# LatchFlipFlop
# MultiplicadorSerial
# MUX
# README.md
# Registers
# RegistersAtividade1
# RegistersAtividade2
# SumSub
# transcript
cd MultiplicadorSerial
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Copying /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:52:44 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# ** Error: mult.vhd(16): near ")": (vcom-1576) expecting IDENTIFIER.
# ** Note: mult.vhd(16): VHDL Compiler exiting
# End time: 08:52:44 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work mult.vhd"
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:53:53 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# -- Compiling architecture mult of mult
# ** Error: mult.vhd(34): Cannot drive signal 'start' of mode IN.
# ** Error: mult.vhd(37): Cannot drive signal 'start' of mode IN.
# ** Warning: mult.vhd(51): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(59): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(59): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(66): (vcom-1272) Length of expected is 64; length of actual is 65.
# ** Warning: mult.vhd(66): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(51): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Note: mult.vhd(74): VHDL Compiler exiting
# End time: 08:53:53 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 6
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work mult.vhd"
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:54:24 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# -- Compiling architecture mult of mult
# ** Error: mult.vhd(34): Cannot drive signal 'start' of mode IN.
# ** Error: mult.vhd(37): Cannot drive signal 'start' of mode IN.
# ** Warning: mult.vhd(51): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(59): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(59): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(66): (vcom-1272) Length of expected is 64; length of actual is 65.
# ** Warning: mult.vhd(66): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(51): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Note: mult.vhd(74): VHDL Compiler exiting
# End time: 08:54:24 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 6
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work mult.vhd"
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:55:22 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# -- Compiling architecture mult of mult
# ** Warning: mult.vhd(51): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(59): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(59): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(66): (vcom-1272) Length of expected is 64; length of actual is 65.
# ** Warning: mult.vhd(66): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(51): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# End time: 08:55:22 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:55:22 on Nov 07,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mult
# End time: 08:55:22 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 08:55:22 on Nov 07,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: mult.vhd(51): (vopt-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(59): (vopt-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(59): (vopt-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(66): (vopt-1272) Length of expected is 64; length of actual is 65.
# ** Warning: mult.vhd(66): (vopt-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(51): (vopt-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.mult(mult)#1
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 11
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:59:33 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# -- Compiling architecture mult of mult
# ** Error: mult.vhd(34): Cannot drive signal 'start' of mode IN.
# ** Error: mult.vhd(37): Cannot drive signal 'start' of mode IN.
# ** Warning: mult.vhd(51): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(59): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(59): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(66): (vcom-1272) Length of expected is 64; length of actual is 65.
# ** Warning: mult.vhd(66): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Warning: mult.vhd(51): (vcom-1167) Index value 64 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 63 downto 0.
# ** Note: mult.vhd(74): VHDL Compiler exiting
# End time: 08:59:33 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 6
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work mult.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:01:29 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# -- Compiling architecture mult of mult
# End time: 09:01:29 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:01:29 on Nov 07,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mult
# End time: 09:01:29 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:01:30 on Nov 07,2024, Elapsed time: 0:06:08
# Errors: 1, Warnings: 6
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 09:01:30 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.mult(mult)#1
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 11
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:03:06 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# -- Compiling architecture mult of mult
# End time: 09:03:06 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:03:06 on Nov 07,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mult
# End time: 09:03:06 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:03:07 on Nov 07,2024, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 09:03:07 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.mult(mult)#1
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 11
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:06:15 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# -- Compiling architecture mult of mult
# End time: 09:06:15 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:06:15 on Nov 07,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mult
# End time: 09:06:16 on Nov 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:06:16 on Nov 07,2024, Elapsed time: 0:03:09
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 09:06:16 on Nov 07,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.mult(mult)#1
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 11
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:16:37 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# ** Error: mult.vhd(16): near ")": (vcom-1576) expecting IDENTIFIER.
# ** Note: mult.vhd(16): VHDL Compiler exiting
# End time: 09:16:38 on Nov 07,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work mult.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:16:51 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# -- Compiling architecture mult of mult
# ** Error: mult.vhd(53): (vcom-1136) Unknown identifier "other".
# ** Error (suppressible): mult.vhd(53): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Error: mult.vhd(55): near "if": (vcom-1576) expecting CASE.
# ** Error: mult.vhd(59): Illegal sequential statement.
# ** Error: mult.vhd(90): near "architecture": (vcom-1576) expecting PROCESS.
# End time: 09:16:51 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work mult.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:17:05 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# -- Compiling architecture mult of mult
# ** Error: mult.vhd(55): near "if": (vcom-1576) expecting CASE.
# ** Error: mult.vhd(59): Illegal sequential statement.
# ** Error: mult.vhd(90): near "architecture": (vcom-1576) expecting PROCESS.
# End time: 09:17:05 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work mult.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:17:26 on Nov 07,2024
# vcom -reportprogress 300 -work work mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mult
# -- Compiling architecture mult of mult
# End time: 09:17:26 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:17:26 on Nov 07,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mult
# End time: 09:17:26 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:17:26 on Nov 07,2024, Elapsed time: 0:11:10
# Errors: 3, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 09:17:26 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.mult(mult)#1
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 11
# End time: 09:19:47 on Nov 07,2024, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
