
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000349                       # Number of seconds simulated
sim_ticks                                   349064500                       # Number of ticks simulated
final_tick                                  349064500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83773                       # Simulator instruction rate (inst/s)
host_op_rate                                   144069                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               72235876                       # Simulator tick rate (ticks/s)
host_mem_usage                                4336320                       # Number of bytes of host memory used
host_seconds                                     4.83                       # Real time elapsed on the host
sim_insts                                      404794                       # Number of instructions simulated
sim_ops                                        696162                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          125696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           57216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             182912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       125696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        125696                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2858                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          360093908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          163912400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             524006308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     360093908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        360093908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         360093908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         163912400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            524006308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 182912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  182912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     348976000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.474053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.669436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.993239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          265     37.17%     37.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          214     30.01%     67.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           77     10.80%     77.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      6.59%     84.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      2.95%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      2.95%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      2.10%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.12%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           45      6.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          713                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     50169250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               103756750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   14290000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17553.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36303.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       524.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    524.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2138                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     122104.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   998085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7061460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             16831530                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1031520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        89992740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        21438240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         16269900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              181337595                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            519.495953                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            309419500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1511500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      10950000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     56285500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     55828750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      27131250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    197357500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3241560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1707750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13344660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26298660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               748320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       102726540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        11099520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          9567180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              194549070                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            557.344187                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            289135250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       793000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10932000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     35261500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     28903750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      47933500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    225240750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  190065                       # Number of BP lookups
system.cpu.branchPred.condPredicted            190065                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18900                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               163131                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    9841                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1399                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          163131                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              69561                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            93570                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        10994                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      118568                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       61336                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1112                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           457                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       99575                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           428                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       349064500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           698130                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             176886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1036495                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      190065                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              79402                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        364088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   38412                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1581                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          207                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     99301                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5720                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             562229                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.130006                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.562578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   284712     50.64%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    19871      3.53%     54.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     9494      1.69%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    14963      2.66%     58.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15874      2.82%     61.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    23691      4.21%     65.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18427      3.28%     68.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    18057      3.21%     72.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   157140     27.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               562229                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272249                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.484673                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   152792                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                156600                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    207687                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 25944                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  19206                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1636989                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  19206                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   167966                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   93256                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2758                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    214454                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 64589                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1549713                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   279                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14819                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1642                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  44058                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1975508                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3713668                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2263175                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             31689                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                901937                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1073571                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                103                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            103                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     73024                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               140719                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               84414                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             15108                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8644                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1368689                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 609                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1158378                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9027                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          673135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       865937                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            579                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        562229                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.060331                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.525183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              281292     50.03%     50.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36537      6.50%     56.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               42036      7.48%     64.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               32485      5.78%     69.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               46214      8.22%     78.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               39907      7.10%     85.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               44588      7.93%     93.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               24965      4.44%     97.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               14205      2.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          562229                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20228     94.75%     94.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   183      0.86%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    367      1.72%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   185      0.87%     98.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               152      0.71%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              233      1.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             23785      2.05%      2.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                927331     80.05%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2632      0.23%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   766      0.07%     82.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10118      0.87%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  28      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               124253     10.73%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               62549      5.40%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            4311      0.37%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2605      0.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1158378                       # Type of FU issued
system.cpu.iq.rate                           1.659258                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       21348                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018429                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2870284                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2014035                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1070564                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               39076                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              28528                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        17014                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1136306                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   19635                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   1167405                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            12500                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads          778                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        69758                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          165                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        40473                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            64                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  19206                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   81053                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6231                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1369298                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               880                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                140719                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                84414                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                252                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     46                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6168                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            151                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5808                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        19254                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25062                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1103561                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                115251                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             48471                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       176526                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   102933                       # Number of branches executed
system.cpu.iew.exec_stores                      61275                       # Number of stores executed
system.cpu.iew.exec_rate                     1.580739                       # Inst execution rate
system.cpu.iew.wb_sent                        1093582                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1085420                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    807783                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1303565                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.554753                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.619672                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          673200                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             19118                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                 87                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts         1721                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples       465112                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.496762                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.326215                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       252164     54.22%     54.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        67031     14.41%     68.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        43449      9.34%     77.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        31820      6.84%     84.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17904      3.85%     88.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        10071      2.17%     90.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5523      1.19%     92.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5536      1.19%     93.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        31614      6.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       465112                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               404794                       # Number of instructions committed
system.cpu.commit.committedOps                 696162                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         114902                       # Number of memory references committed
system.cpu.commit.loads                         70961                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      70955                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      14664                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    678620                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 5344                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         8102      1.16%      1.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           561392     80.64%     81.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2584      0.37%     82.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              692      0.10%     82.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           8490      1.22%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           68534      9.84%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          42053      6.04%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2427      0.35%     99.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1888      0.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            696162                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 31614                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1802860                       # The number of ROB reads
system.cpu.rob.rob_writes                     2837306                       # The number of ROB writes
system.cpu.timesIdled                            1274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          135901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      404794                       # Number of Instructions Simulated
system.cpu.committedOps                        696162                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.724655                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.724655                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.579826                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.579826                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1501036                       # number of integer regfile reads
system.cpu.int_regfile_writes                  902596                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     25034                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    14409                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    512033                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   461788                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  414336                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               220                       # number of replacements
system.cpu.dcache.tags.tagsinuse           537.558827                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6792                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               220                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.872727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   537.558827                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.524960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.524960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          756                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          608                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            300392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           300392                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       104884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          104884                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        43400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43400                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        148284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           148284                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       148284                       # number of overall hits
system.cpu.dcache.overall_hits::total          148284                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          845                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           845                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          579                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1424                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1424                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1424                       # number of overall misses
system.cpu.dcache.overall_misses::total          1424                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     74104000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     74104000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     50469499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     50469499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    124573499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    124573499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    124573499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    124573499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       105729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        43979                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43979                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       149708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       149708                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       149708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       149708                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007992                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007992                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013165                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009512                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009512                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 87697.041420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87697.041420                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87166.664940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87166.664940                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 87481.389747                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87481.389747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 87481.389747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87481.389747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1311                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1217                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.550000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   608.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           91                       # number of writebacks
system.cpu.dcache.writebacks::total                91                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          446                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          446                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          448                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          577                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          976                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     32560500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32560500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     49768499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49768499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     82328999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     82328999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     82328999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     82328999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006519                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81605.263158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81605.263158                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86253.897747                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86253.897747                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84353.482582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84353.482582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84353.482582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84353.482582                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2327                       # number of replacements
system.cpu.icache.tags.tagsinuse           460.449800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               69740                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2327                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.969918                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   460.449800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.899316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.899316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            201441                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           201441                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        95604                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           95604                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         95604                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            95604                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        95604                       # number of overall hits
system.cpu.icache.overall_hits::total           95604                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3697                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3697                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3697                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3697                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3697                       # number of overall misses
system.cpu.icache.overall_misses::total          3697                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    232968497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232968497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    232968497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232968497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    232968497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232968497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        99301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        99301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        99301                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        99301                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        99301                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        99301                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.037230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037230                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.037230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.037230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037230                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63015.552340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63015.552340                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 63015.552340                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63015.552340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 63015.552340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63015.552340                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1990                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.260870                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         2327                       # number of writebacks
system.cpu.icache.writebacks::total              2327                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          857                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          857                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          857                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          857                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          857                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          857                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2840                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2840                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    183401997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    183401997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    183401997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    183401997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    183401997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    183401997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.028600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.028600                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028600                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.028600                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028600                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 64578.167958                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64578.167958                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 64578.167958                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64578.167958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 64578.167958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64578.167958                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1829.755647                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1237.400442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        592.355205                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.037762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.018077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.055840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2858                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.087219                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     53690                       # Number of tag accesses
system.l2.tags.data_accesses                    53690                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks           91                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               91                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2318                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2318                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                875                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             75                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                75                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   875                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    82                       # number of demand (read+write) hits
system.l2.demand_hits::total                      957                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  875                       # number of overall hits
system.l2.overall_hits::cpu.data                   82                       # number of overall hits
system.l2.overall_hits::total                     957                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              570                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 570                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1965                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             324                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1965                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 894                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2859                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1965                       # number of overall misses
system.l2.overall_misses::cpu.data                894                       # number of overall misses
system.l2.overall_misses::total                  2859                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     48828000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      48828000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    169878500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    169878500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     31154000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31154000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     169878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      79982000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        249860500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    169878500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     79982000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       249860500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks           91                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           91                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2318                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2318                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2840                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               976                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3816                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2840                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              976                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3816                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.987868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987868                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.691901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.691901                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.812030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.812030                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.691901                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.915984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.749214                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.691901                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.915984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.749214                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85663.157895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85663.157895                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86452.162850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86452.162850                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 96154.320988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96154.320988                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86452.162850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89465.324385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87394.368660                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86452.162850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89465.324385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87394.368660                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          570                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            570                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1965                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1965                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          324                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2859                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     43128000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     43128000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    150238500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    150238500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     27914000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27914000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    150238500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     71042000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    221280500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    150238500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     71042000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    221280500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.987868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.691901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.691901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.812030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.812030                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.691901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.915984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749214                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.691901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.915984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.749214                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75663.157895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75663.157895                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76457.251908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76457.251908                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 86154.320988                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86154.320988                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76457.251908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79465.324385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77397.866387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76457.251908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79465.324385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77397.866387                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2288                       # Transaction distribution
system.membus.trans_dist::ReadExReq               570                       # Transaction distribution
system.membus.trans_dist::ReadExResp              570                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2288                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       182912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       182912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  182912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2858                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2858    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2858                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3523000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15175000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         6363                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    349064500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2327                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2840                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          399                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       330624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        68288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 398912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3816                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002883                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053619                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3805     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3816                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5599500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4258999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1464998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
