<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="DCDC Register 0"><title>imxrt_ral::dcdc::REG0 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module REG0</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.1</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module REG0</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>dcdc</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">dcdc</a></div><h1>Module <span>REG0</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1011/dcdc.rs.html#14">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>DCDC Register 0</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><dl class="item-table"><dt><a class="mod" href="ADJ_POSLIMIT_BUCK/index.html" title="mod imxrt_ral::dcdc::REG0::ADJ_POSLIMIT_BUCK">ADJ_<wbr>POSLIMIT_<wbr>BUCK</a></dt><dd>adjust value to poslimit_buck register</dd><dt><a class="mod" href="CURRENT_ALERT_RESET/index.html" title="mod imxrt_ral::dcdc::REG0::CURRENT_ALERT_RESET">CURRENT_<wbr>ALERT_<wbr>RESET</a></dt><dd>reset current alert signal</dd><dt><a class="mod" href="CUR_SNS_THRSH/index.html" title="mod imxrt_ral::dcdc::REG0::CUR_SNS_THRSH">CUR_<wbr>SNS_<wbr>THRSH</a></dt><dd>Set the threshold of current detector, if the peak current of the inductor exceeds the threshold, the current detector will assert</dd><dt><a class="mod" href="DISABLE_AUTO_CLK_SWITCH/index.html" title="mod imxrt_ral::dcdc::REG0::DISABLE_AUTO_CLK_SWITCH">DISABLE_<wbr>AUTO_<wbr>CLK_<wbr>SWITCH</a></dt><dd>Disable automatic clock switch from internal osc to xtal clock.</dd><dt><a class="mod" href="EN_LP_OVERLOAD_SNS/index.html" title="mod imxrt_ral::dcdc::REG0::EN_LP_OVERLOAD_SNS">EN_<wbr>LP_<wbr>OVERLOAD_<wbr>SNS</a></dt><dd>enable the overload detection in power save mode, if current is larger than the overloading threshold (typical value is 50 mA), DCDC will switch to the run mode automatically</dd><dt><a class="mod" href="LP_HIGH_HYS/index.html" title="mod imxrt_ral::dcdc::REG0::LP_HIGH_HYS">LP_<wbr>HIGH_<wbr>HYS</a></dt><dd>Adjust hysteretic value in low power from 12.5mV to 25mV</dd><dt><a class="mod" href="LP_OVERLOAD_FREQ_SEL/index.html" title="mod imxrt_ral::dcdc::REG0::LP_OVERLOAD_FREQ_SEL">LP_<wbr>OVERLOAD_<wbr>FREQ_<wbr>SEL</a></dt><dd>the period of counting the charging times in power save mode 0: eight 32k cycle 1: sixteen 32k cycle</dd><dt><a class="mod" href="LP_OVERLOAD_THRSH/index.html" title="mod imxrt_ral::dcdc::REG0::LP_OVERLOAD_THRSH">LP_<wbr>OVERLOAD_<wbr>THRSH</a></dt><dd>the threshold of the counting number of charging times during the period that lp_overload_freq_sel sets in power save mode</dd><dt><a class="mod" href="OVERCUR_TRIG_ADJ/index.html" title="mod imxrt_ral::dcdc::REG0::OVERCUR_TRIG_ADJ">OVERCUR_<wbr>TRIG_<wbr>ADJ</a></dt><dd>The threshold of over current detection in run mode and power save mode: run mode power save mode 0x0 1 A 0</dd><dt><a class="mod" href="PWD_CMP_BATT_DET/index.html" title="mod imxrt_ral::dcdc::REG0::PWD_CMP_BATT_DET">PWD_<wbr>CMP_<wbr>BATT_<wbr>DET</a></dt><dd>set to “1” to power down the low voltage detection comparator</dd><dt><a class="mod" href="PWD_CMP_OFFSET/index.html" title="mod imxrt_ral::dcdc::REG0::PWD_CMP_OFFSET">PWD_<wbr>CMP_<wbr>OFFSET</a></dt><dd>power down output range comparator</dd><dt><a class="mod" href="PWD_CUR_SNS_CMP/index.html" title="mod imxrt_ral::dcdc::REG0::PWD_CUR_SNS_CMP">PWD_<wbr>CUR_<wbr>SNS_<wbr>CMP</a></dt><dd>The power down signal of the current detector.</dd><dt><a class="mod" href="PWD_HIGH_VOLT_DET/index.html" title="mod imxrt_ral::dcdc::REG0::PWD_HIGH_VOLT_DET">PWD_<wbr>HIGH_<wbr>VOLT_<wbr>DET</a></dt><dd>power down overvoltage detection comparator</dd><dt><a class="mod" href="PWD_OSC_INT/index.html" title="mod imxrt_ral::dcdc::REG0::PWD_OSC_INT">PWD_<wbr>OSC_<wbr>INT</a></dt><dd>Power down internal osc. Only set this bit, when 24 MHz crystal osc is available</dd><dt><a class="mod" href="PWD_OVERCUR_DET/index.html" title="mod imxrt_ral::dcdc::REG0::PWD_OVERCUR_DET">PWD_<wbr>OVERCUR_<wbr>DET</a></dt><dd>power down overcurrent detection comparator</dd><dt><a class="mod" href="PWD_ZCD/index.html" title="mod imxrt_ral::dcdc::REG0::PWD_ZCD">PWD_ZCD</a></dt><dd>power down the zero cross detection function for discontinuous conductor mode</dd><dt><a class="mod" href="SEL_CLK/index.html" title="mod imxrt_ral::dcdc::REG0::SEL_CLK">SEL_CLK</a></dt><dd>select 24 MHz Crystal clock for DCDC, when dcdc_disable_auto_clk_switch is set.</dd><dt><a class="mod" href="STS_DC_OK/index.html" title="mod imxrt_ral::dcdc::REG0::STS_DC_OK">STS_<wbr>DC_<wbr>OK</a></dt><dd>Status register to indicate DCDC status. 1’b1: DCDC already settled 1’b0: DCDC is settling</dd><dt><a class="mod" href="XTALOK_DISABLE/index.html" title="mod imxrt_ral::dcdc::REG0::XTALOK_DISABLE">XTALOK_<wbr>DISABLE</a></dt><dd>1’b1: Disable xtalok detection circuit 1’b0: Enable xtalok detection circuit</dd><dt><a class="mod" href="XTAL_24M_OK/index.html" title="mod imxrt_ral::dcdc::REG0::XTAL_24M_OK">XTAL_<wbr>24M_<wbr>OK</a></dt><dd>set to 1 to switch internal ring osc to xtal 24M</dd></dl></section></div></main></body></html>