{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 15:38:29 2014 " "Info: Processing started: Thu Mar 27 15:38:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g23_lab4 -c g23_lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g23_lab4 -c g23_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_YMD_counter-alpha " "Info: Found design unit 1: g23_YMD_counter-alpha" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_YMD_counter " "Info: Found entity 1: g23_YMD_counter" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_ymd_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_ymd_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_YMD_testbed-alpha " "Info: Found design unit 1: g23_YMD_testbed-alpha" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_YMD_testbed " "Info: Found entity 1: g23_YMD_testbed" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_basic_timer-alpha " "Info: Found design unit 1: g23_basic_timer-alpha" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_basic_timer.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_basic_timer " "Info: Found entity 1: g23_basic_timer" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_basic_timer.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_7_segment_decoder-alpha " "Info: Found design unit 1: g23_7_segment_decoder-alpha" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_7_segment_decoder " "Info: Found entity 1: g23_7_segment_decoder" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_binary_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_binary_to_BCD-look_up_table " "Info: Found design unit 1: g23_binary_to_BCD-look_up_table" {  } { { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_binary_to_BCD " "Info: Found entity 1: g23_binary_to_BCD" {  } { { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbed_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbed_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbed_block " "Info: Found entity 1: testbed_block" {  } { { "testbed_block.bdf" "" { Schematic "C:/Users/gludwi/digital-system-design/lab4/testbed_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_generic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_generic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_generic_timer-alpha " "Info: Found design unit 1: g23_generic_timer-alpha" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_generic_timer " "Info: Found entity 1: g23_generic_timer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g23_YMD_testbed " "Info: Elaborating entity \"g23_YMD_testbed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_1_temp g23_YMD_testbed.vhd(62) " "Warning (10036): Verilog HDL or VHDL warning at g23_YMD_testbed.vhd(62): object \"y_1_temp\" assigned a value but never read" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_0_temp g23_YMD_testbed.vhd(63) " "Warning (10036): Verilog HDL or VHDL warning at g23_YMD_testbed.vhd(63): object \"y_0_temp\" assigned a value but never read" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "year_upper g23_YMD_testbed.vhd(74) " "Warning (10036): Verilog HDL or VHDL warning at g23_YMD_testbed.vhd(74): object \"year_upper\" assigned a value but never read" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "year_lower g23_YMD_testbed.vhd(75) " "Warning (10036): Verilog HDL or VHDL warning at g23_YMD_testbed.vhd(75): object \"year_lower\" assigned a value but never read" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "14 12 g23_YMD_testbed.vhd(156) " "Error (10344): VHDL expression error at g23_YMD_testbed.vhd(156): expression has 14 elements, but must have 12 elements" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 156 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "14 12 g23_YMD_testbed.vhd(157) " "Error (10344): VHDL expression error at g23_YMD_testbed.vhd(157): expression has 14 elements, but must have 12 elements" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 157 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Error: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 27 15:38:30 2014 " "Error: Processing ended: Thu Mar 27 15:38:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
