# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Statistic_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:26 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity muxsel
# -- Compiling architecture mux2sel of muxsel
# -- Compiling architecture mux4sel of muxsel
# -- Loading entity muxsel
# End time: 11:19:26 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:26 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_datapath
# -- Compiling architecture behv of test_datapath
# -- Loading entity muxsel
# End time: 11:19:27 on Mar 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/myregister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:27 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/myregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity myregister
# -- Compiling architecture reg of myregister
# End time: 11:19:27 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/adder_bits_n.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:27 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/adder_bits_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity adder_bits_n
# -- Compiling architecture behv of adder_bits_n
# End time: 11:19:27 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:27 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity full_adder
# -- Compiling architecture rtl of full_adder
# End time: 11:19:27 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/up_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:27 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/up_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity up_counter
# -- Compiling architecture rtl of up_counter
# End time: 11:19:27 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:27 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controller
# -- Compiling architecture acon of controller
# End time: 11:19:28 on Mar 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/statistic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:28 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/statistic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity statistic
# -- Compiling architecture stat of statistic
# End time: 11:19:28 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
