Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sat Dec  2 19:35:19 2017
| Host         : A205-36 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: accel0/ACL_SCLK_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: accel0/clkcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.604     -483.144                     64                  187        0.160        0.000                      0                  187        3.000        0.000                       0                   102  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
disp_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0   {0.000 35.000}       70.000          14.286          
sys_clk_pin            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
disp_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -8.604     -483.144                     64                  179        0.160        0.000                      0                  179        4.196        0.000                       0                    90  
  clkfbout_clk_wiz_0                                                                                                                                                    30.000        0.000                       0                     3  
sys_clk_pin                  7.404        0.000                      0                    8        0.198        0.000                      0                    8        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  disp_clk/inst/clk_in1
  To Clock:  disp_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         disp_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { disp_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           64  Failing Endpoints,  Worst Slack       -8.604ns,  Total Violation     -483.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.604ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.610ns  (logic 10.983ns (62.367%)  route 6.627ns (37.633%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 6.540 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.717    -2.304    display/clk_out1
    SLICE_X75Y95         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  display/curr_y_reg[1]/Q
                         net (fo=13, routed)          1.057    -0.791    display/curr_y[1]
    SLICE_X75Y95         LUT6 (Prop_lut6_I3_O)        0.124    -0.667 r  display/aMinecraftDirt1_i_66/O
                         net (fo=1, routed)           0.000    -0.667    display/aMinecraftDirt1_i_66_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.117 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.117    display/aMinecraftDirt1_i_37_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.196 r  display/aMinecraftDirt1_i_22/O[3]
                         net (fo=25, routed)          0.981     1.177    draw_mod/curr_y_reg[6][2]
    SLICE_X74Y96         LUT5 (Prop_lut5_I3_O)        0.306     1.483 r  draw_mod/aMinecraftDirt1_i_80/O
                         net (fo=1, routed)           0.000     1.483    draw_mod/aMinecraftDirt1_i_80_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.859 r  draw_mod/aMinecraftDirt1_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.859    draw_mod/aMinecraftDirt1_i_51_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.182 r  draw_mod/aMinecraftDirt1_i_24/O[1]
                         net (fo=3, routed)           0.836     3.017    display/curr_y_reg[8]_0[1]
    SLICE_X74Y95         LUT4 (Prop_lut4_I1_O)        0.306     3.323 r  display/aMinecraftDirt1_i_50/O
                         net (fo=1, routed)           0.000     3.323    display/aMinecraftDirt1_i_50_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.781 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.525     4.307    display/aMinecraftDirt1_i_23_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.639 r  display/aMinecraftDirt1_i_20/O
                         net (fo=8, routed)           0.614     5.252    display/aMinecraftDirt1_i_20_n_0
    SLICE_X73Y96         LUT5 (Prop_lut5_I2_O)        0.124     5.376 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     5.376    display/aMinecraftDirt1_i_35_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.956 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.821     6.777    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.302     7.079 r  display/aMinecraftDirt1_i_16/O
                         net (fo=5, routed)           0.453     7.532    display/aMinecraftDirt1_i_16_n_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  display/aMinecraftDirt1_i_5/O
                         net (fo=1, routed)           0.000     7.656    display/aMinecraftDirt1_i_5_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.234 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.785     9.019    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    13.232 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.234    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    14.752 r  draw_mod/aMinecraftDirt0/P[8]
                         net (fo=2, routed)           0.554    15.306    draw_mod/aMinecraftDirt0_n_97
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     6.540    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[8]/C
                         clock pessimism              0.410     6.950    
                         clock uncertainty           -0.208     6.742    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.040     6.702    draw_mod/aBlackHole_reg[8]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                         -15.306    
  -------------------------------------------------------------------
                         slack                                 -8.604    

Slack (VIOLATED) :        -8.596ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.585ns  (logic 10.983ns (62.457%)  route 6.602ns (37.543%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 6.544 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.717    -2.304    display/clk_out1
    SLICE_X75Y95         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  display/curr_y_reg[1]/Q
                         net (fo=13, routed)          1.057    -0.791    display/curr_y[1]
    SLICE_X75Y95         LUT6 (Prop_lut6_I3_O)        0.124    -0.667 r  display/aMinecraftDirt1_i_66/O
                         net (fo=1, routed)           0.000    -0.667    display/aMinecraftDirt1_i_66_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.117 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.117    display/aMinecraftDirt1_i_37_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.196 r  display/aMinecraftDirt1_i_22/O[3]
                         net (fo=25, routed)          0.981     1.177    draw_mod/curr_y_reg[6][2]
    SLICE_X74Y96         LUT5 (Prop_lut5_I3_O)        0.306     1.483 r  draw_mod/aMinecraftDirt1_i_80/O
                         net (fo=1, routed)           0.000     1.483    draw_mod/aMinecraftDirt1_i_80_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.859 r  draw_mod/aMinecraftDirt1_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.859    draw_mod/aMinecraftDirt1_i_51_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.182 r  draw_mod/aMinecraftDirt1_i_24/O[1]
                         net (fo=3, routed)           0.836     3.017    display/curr_y_reg[8]_0[1]
    SLICE_X74Y95         LUT4 (Prop_lut4_I1_O)        0.306     3.323 r  display/aMinecraftDirt1_i_50/O
                         net (fo=1, routed)           0.000     3.323    display/aMinecraftDirt1_i_50_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.781 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.525     4.307    display/aMinecraftDirt1_i_23_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.639 r  display/aMinecraftDirt1_i_20/O
                         net (fo=8, routed)           0.614     5.252    display/aMinecraftDirt1_i_20_n_0
    SLICE_X73Y96         LUT5 (Prop_lut5_I2_O)        0.124     5.376 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     5.376    display/aMinecraftDirt1_i_35_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.956 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.821     6.777    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.302     7.079 r  display/aMinecraftDirt1_i_16/O
                         net (fo=5, routed)           0.453     7.532    display/aMinecraftDirt1_i_16_n_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  display/aMinecraftDirt1_i_5/O
                         net (fo=1, routed)           0.000     7.656    display/aMinecraftDirt1_i_5_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.234 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.785     9.019    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    13.232 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.234    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.752 r  draw_mod/aMinecraftDirt0/P[0]
                         net (fo=2, routed)           0.529    15.280    draw_mod/aMinecraftDirt0_n_105
    SLICE_X79Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.584     6.544    draw_mod/CLK
    SLICE_X79Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[0]/C
                         clock pessimism              0.410     6.954    
                         clock uncertainty           -0.208     6.746    
    SLICE_X79Y105        FDRE (Setup_fdre_C_D)       -0.062     6.684    draw_mod/aMinecraftDirt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                         -15.280    
  -------------------------------------------------------------------
                         slack                                 -8.596    

Slack (VIOLATED) :        -8.596ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.585ns  (logic 10.983ns (62.457%)  route 6.602ns (37.543%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 6.544 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.717    -2.304    display/clk_out1
    SLICE_X75Y95         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  display/curr_y_reg[1]/Q
                         net (fo=13, routed)          1.057    -0.791    display/curr_y[1]
    SLICE_X75Y95         LUT6 (Prop_lut6_I3_O)        0.124    -0.667 r  display/aMinecraftDirt1_i_66/O
                         net (fo=1, routed)           0.000    -0.667    display/aMinecraftDirt1_i_66_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.117 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.117    display/aMinecraftDirt1_i_37_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.196 r  display/aMinecraftDirt1_i_22/O[3]
                         net (fo=25, routed)          0.981     1.177    draw_mod/curr_y_reg[6][2]
    SLICE_X74Y96         LUT5 (Prop_lut5_I3_O)        0.306     1.483 r  draw_mod/aMinecraftDirt1_i_80/O
                         net (fo=1, routed)           0.000     1.483    draw_mod/aMinecraftDirt1_i_80_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.859 r  draw_mod/aMinecraftDirt1_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.859    draw_mod/aMinecraftDirt1_i_51_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.182 r  draw_mod/aMinecraftDirt1_i_24/O[1]
                         net (fo=3, routed)           0.836     3.017    display/curr_y_reg[8]_0[1]
    SLICE_X74Y95         LUT4 (Prop_lut4_I1_O)        0.306     3.323 r  display/aMinecraftDirt1_i_50/O
                         net (fo=1, routed)           0.000     3.323    display/aMinecraftDirt1_i_50_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.781 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.525     4.307    display/aMinecraftDirt1_i_23_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.639 r  display/aMinecraftDirt1_i_20/O
                         net (fo=8, routed)           0.614     5.252    display/aMinecraftDirt1_i_20_n_0
    SLICE_X73Y96         LUT5 (Prop_lut5_I2_O)        0.124     5.376 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     5.376    display/aMinecraftDirt1_i_35_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.956 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.821     6.777    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.302     7.079 r  display/aMinecraftDirt1_i_16/O
                         net (fo=5, routed)           0.453     7.532    display/aMinecraftDirt1_i_16_n_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  display/aMinecraftDirt1_i_5/O
                         net (fo=1, routed)           0.000     7.656    display/aMinecraftDirt1_i_5_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.234 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.785     9.019    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    13.232 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.234    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.752 r  draw_mod/aMinecraftDirt0/P[4]
                         net (fo=2, routed)           0.529    15.280    draw_mod/aMinecraftDirt0_n_101
    SLICE_X79Y106        FDRE                                         r  draw_mod/aMinecraftDirt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.584     6.544    draw_mod/CLK
    SLICE_X79Y106        FDRE                                         r  draw_mod/aMinecraftDirt_reg[4]/C
                         clock pessimism              0.410     6.954    
                         clock uncertainty           -0.208     6.746    
    SLICE_X79Y106        FDRE (Setup_fdre_C_D)       -0.062     6.684    draw_mod/aMinecraftDirt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                         -15.280    
  -------------------------------------------------------------------
                         slack                                 -8.596    

Slack (VIOLATED) :        -8.595ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.601ns  (logic 10.983ns (62.400%)  route 6.618ns (37.600%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 6.547 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.717    -2.304    display/clk_out1
    SLICE_X75Y95         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  display/curr_y_reg[1]/Q
                         net (fo=13, routed)          1.057    -0.791    display/curr_y[1]
    SLICE_X75Y95         LUT6 (Prop_lut6_I3_O)        0.124    -0.667 r  display/aMinecraftDirt1_i_66/O
                         net (fo=1, routed)           0.000    -0.667    display/aMinecraftDirt1_i_66_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.117 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.117    display/aMinecraftDirt1_i_37_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.196 r  display/aMinecraftDirt1_i_22/O[3]
                         net (fo=25, routed)          0.981     1.177    draw_mod/curr_y_reg[6][2]
    SLICE_X74Y96         LUT5 (Prop_lut5_I3_O)        0.306     1.483 r  draw_mod/aMinecraftDirt1_i_80/O
                         net (fo=1, routed)           0.000     1.483    draw_mod/aMinecraftDirt1_i_80_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.859 r  draw_mod/aMinecraftDirt1_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.859    draw_mod/aMinecraftDirt1_i_51_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.182 r  draw_mod/aMinecraftDirt1_i_24/O[1]
                         net (fo=3, routed)           0.836     3.017    display/curr_y_reg[8]_0[1]
    SLICE_X74Y95         LUT4 (Prop_lut4_I1_O)        0.306     3.323 r  display/aMinecraftDirt1_i_50/O
                         net (fo=1, routed)           0.000     3.323    display/aMinecraftDirt1_i_50_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.781 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.525     4.307    display/aMinecraftDirt1_i_23_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.639 r  display/aMinecraftDirt1_i_20/O
                         net (fo=8, routed)           0.614     5.252    display/aMinecraftDirt1_i_20_n_0
    SLICE_X73Y96         LUT5 (Prop_lut5_I2_O)        0.124     5.376 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     5.376    display/aMinecraftDirt1_i_35_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.956 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.821     6.777    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.302     7.079 r  display/aMinecraftDirt1_i_16/O
                         net (fo=5, routed)           0.453     7.532    display/aMinecraftDirt1_i_16_n_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  display/aMinecraftDirt1_i_5/O
                         net (fo=1, routed)           0.000     7.656    display/aMinecraftDirt1_i_5_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.234 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.785     9.019    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    13.232 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.234    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.752 r  draw_mod/aMinecraftDirt0/P[3]
                         net (fo=2, routed)           0.545    15.297    draw_mod/aMinecraftDirt0_n_102
    SLICE_X81Y105        FDRE                                         r  draw_mod/aBlackHole_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     6.547    draw_mod/CLK
    SLICE_X81Y105        FDRE                                         r  draw_mod/aBlackHole_reg[3]/C
                         clock pessimism              0.410     6.957    
                         clock uncertainty           -0.208     6.749    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)       -0.047     6.702    draw_mod/aBlackHole_reg[3]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                         -15.297    
  -------------------------------------------------------------------
                         slack                                 -8.595    

Slack (VIOLATED) :        -8.595ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.601ns  (logic 10.983ns (62.400%)  route 6.618ns (37.600%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 6.547 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.717    -2.304    display/clk_out1
    SLICE_X75Y95         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  display/curr_y_reg[1]/Q
                         net (fo=13, routed)          1.057    -0.791    display/curr_y[1]
    SLICE_X75Y95         LUT6 (Prop_lut6_I3_O)        0.124    -0.667 r  display/aMinecraftDirt1_i_66/O
                         net (fo=1, routed)           0.000    -0.667    display/aMinecraftDirt1_i_66_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.117 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.117    display/aMinecraftDirt1_i_37_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.196 r  display/aMinecraftDirt1_i_22/O[3]
                         net (fo=25, routed)          0.981     1.177    draw_mod/curr_y_reg[6][2]
    SLICE_X74Y96         LUT5 (Prop_lut5_I3_O)        0.306     1.483 r  draw_mod/aMinecraftDirt1_i_80/O
                         net (fo=1, routed)           0.000     1.483    draw_mod/aMinecraftDirt1_i_80_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.859 r  draw_mod/aMinecraftDirt1_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.859    draw_mod/aMinecraftDirt1_i_51_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.182 r  draw_mod/aMinecraftDirt1_i_24/O[1]
                         net (fo=3, routed)           0.836     3.017    display/curr_y_reg[8]_0[1]
    SLICE_X74Y95         LUT4 (Prop_lut4_I1_O)        0.306     3.323 r  display/aMinecraftDirt1_i_50/O
                         net (fo=1, routed)           0.000     3.323    display/aMinecraftDirt1_i_50_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.781 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.525     4.307    display/aMinecraftDirt1_i_23_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.639 r  display/aMinecraftDirt1_i_20/O
                         net (fo=8, routed)           0.614     5.252    display/aMinecraftDirt1_i_20_n_0
    SLICE_X73Y96         LUT5 (Prop_lut5_I2_O)        0.124     5.376 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     5.376    display/aMinecraftDirt1_i_35_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.956 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.821     6.777    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.302     7.079 r  display/aMinecraftDirt1_i_16/O
                         net (fo=5, routed)           0.453     7.532    display/aMinecraftDirt1_i_16_n_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  display/aMinecraftDirt1_i_5/O
                         net (fo=1, routed)           0.000     7.656    display/aMinecraftDirt1_i_5_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.234 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.785     9.019    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    13.232 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.234    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    14.752 r  draw_mod/aMinecraftDirt0/P[7]
                         net (fo=2, routed)           0.545    15.297    draw_mod/aMinecraftDirt0_n_98
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     6.547    draw_mod/CLK
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[7]/C
                         clock pessimism              0.410     6.957    
                         clock uncertainty           -0.208     6.749    
    SLICE_X81Y106        FDRE (Setup_fdre_C_D)       -0.047     6.702    draw_mod/aBlackHole_reg[7]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                         -15.297    
  -------------------------------------------------------------------
                         slack                                 -8.595    

Slack (VIOLATED) :        -8.588ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.545ns  (logic 10.983ns (62.599%)  route 6.562ns (37.401%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 6.544 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.717    -2.304    display/clk_out1
    SLICE_X75Y95         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  display/curr_y_reg[1]/Q
                         net (fo=13, routed)          1.057    -0.791    display/curr_y[1]
    SLICE_X75Y95         LUT6 (Prop_lut6_I3_O)        0.124    -0.667 r  display/aMinecraftDirt1_i_66/O
                         net (fo=1, routed)           0.000    -0.667    display/aMinecraftDirt1_i_66_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.117 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.117    display/aMinecraftDirt1_i_37_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.196 r  display/aMinecraftDirt1_i_22/O[3]
                         net (fo=25, routed)          0.981     1.177    draw_mod/curr_y_reg[6][2]
    SLICE_X74Y96         LUT5 (Prop_lut5_I3_O)        0.306     1.483 r  draw_mod/aMinecraftDirt1_i_80/O
                         net (fo=1, routed)           0.000     1.483    draw_mod/aMinecraftDirt1_i_80_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.859 r  draw_mod/aMinecraftDirt1_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.859    draw_mod/aMinecraftDirt1_i_51_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.182 r  draw_mod/aMinecraftDirt1_i_24/O[1]
                         net (fo=3, routed)           0.836     3.017    display/curr_y_reg[8]_0[1]
    SLICE_X74Y95         LUT4 (Prop_lut4_I1_O)        0.306     3.323 r  display/aMinecraftDirt1_i_50/O
                         net (fo=1, routed)           0.000     3.323    display/aMinecraftDirt1_i_50_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.781 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.525     4.307    display/aMinecraftDirt1_i_23_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.639 r  display/aMinecraftDirt1_i_20/O
                         net (fo=8, routed)           0.614     5.252    display/aMinecraftDirt1_i_20_n_0
    SLICE_X73Y96         LUT5 (Prop_lut5_I2_O)        0.124     5.376 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     5.376    display/aMinecraftDirt1_i_35_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.956 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.821     6.777    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.302     7.079 r  display/aMinecraftDirt1_i_16/O
                         net (fo=5, routed)           0.453     7.532    display/aMinecraftDirt1_i_16_n_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  display/aMinecraftDirt1_i_5/O
                         net (fo=1, routed)           0.000     7.656    display/aMinecraftDirt1_i_5_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.234 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.785     9.019    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    13.232 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.234    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.752 r  draw_mod/aMinecraftDirt0/P[3]
                         net (fo=2, routed)           0.489    15.241    draw_mod/aMinecraftDirt0_n_102
    SLICE_X79Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.584     6.544    draw_mod/CLK
    SLICE_X79Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[3]/C
                         clock pessimism              0.410     6.954    
                         clock uncertainty           -0.208     6.746    
    SLICE_X79Y105        FDRE (Setup_fdre_C_D)       -0.093     6.653    draw_mod/aMinecraftDirt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                 -8.588    

Slack (VIOLATED) :        -8.588ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.545ns  (logic 10.983ns (62.599%)  route 6.562ns (37.401%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 6.544 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.717    -2.304    display/clk_out1
    SLICE_X75Y95         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  display/curr_y_reg[1]/Q
                         net (fo=13, routed)          1.057    -0.791    display/curr_y[1]
    SLICE_X75Y95         LUT6 (Prop_lut6_I3_O)        0.124    -0.667 r  display/aMinecraftDirt1_i_66/O
                         net (fo=1, routed)           0.000    -0.667    display/aMinecraftDirt1_i_66_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.117 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.117    display/aMinecraftDirt1_i_37_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.196 r  display/aMinecraftDirt1_i_22/O[3]
                         net (fo=25, routed)          0.981     1.177    draw_mod/curr_y_reg[6][2]
    SLICE_X74Y96         LUT5 (Prop_lut5_I3_O)        0.306     1.483 r  draw_mod/aMinecraftDirt1_i_80/O
                         net (fo=1, routed)           0.000     1.483    draw_mod/aMinecraftDirt1_i_80_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.859 r  draw_mod/aMinecraftDirt1_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.859    draw_mod/aMinecraftDirt1_i_51_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.182 r  draw_mod/aMinecraftDirt1_i_24/O[1]
                         net (fo=3, routed)           0.836     3.017    display/curr_y_reg[8]_0[1]
    SLICE_X74Y95         LUT4 (Prop_lut4_I1_O)        0.306     3.323 r  display/aMinecraftDirt1_i_50/O
                         net (fo=1, routed)           0.000     3.323    display/aMinecraftDirt1_i_50_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.781 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.525     4.307    display/aMinecraftDirt1_i_23_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.639 r  display/aMinecraftDirt1_i_20/O
                         net (fo=8, routed)           0.614     5.252    display/aMinecraftDirt1_i_20_n_0
    SLICE_X73Y96         LUT5 (Prop_lut5_I2_O)        0.124     5.376 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     5.376    display/aMinecraftDirt1_i_35_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.956 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.821     6.777    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.302     7.079 r  display/aMinecraftDirt1_i_16/O
                         net (fo=5, routed)           0.453     7.532    display/aMinecraftDirt1_i_16_n_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  display/aMinecraftDirt1_i_5/O
                         net (fo=1, routed)           0.000     7.656    display/aMinecraftDirt1_i_5_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.234 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.785     9.019    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    13.232 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.234    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    14.752 r  draw_mod/aMinecraftDirt0/P[7]
                         net (fo=2, routed)           0.489    15.241    draw_mod/aMinecraftDirt0_n_98
    SLICE_X79Y106        FDRE                                         r  draw_mod/aMinecraftDirt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.584     6.544    draw_mod/CLK
    SLICE_X79Y106        FDRE                                         r  draw_mod/aMinecraftDirt_reg[7]/C
                         clock pessimism              0.410     6.954    
                         clock uncertainty           -0.208     6.746    
    SLICE_X79Y106        FDRE (Setup_fdre_C_D)       -0.093     6.653    draw_mod/aMinecraftDirt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                 -8.588    

Slack (VIOLATED) :        -8.587ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.596ns  (logic 10.983ns (62.417%)  route 6.613ns (37.583%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 6.546 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.717    -2.304    display/clk_out1
    SLICE_X75Y95         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  display/curr_y_reg[1]/Q
                         net (fo=13, routed)          1.057    -0.791    display/curr_y[1]
    SLICE_X75Y95         LUT6 (Prop_lut6_I3_O)        0.124    -0.667 r  display/aMinecraftDirt1_i_66/O
                         net (fo=1, routed)           0.000    -0.667    display/aMinecraftDirt1_i_66_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.117 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.117    display/aMinecraftDirt1_i_37_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.196 r  display/aMinecraftDirt1_i_22/O[3]
                         net (fo=25, routed)          0.981     1.177    draw_mod/curr_y_reg[6][2]
    SLICE_X74Y96         LUT5 (Prop_lut5_I3_O)        0.306     1.483 r  draw_mod/aMinecraftDirt1_i_80/O
                         net (fo=1, routed)           0.000     1.483    draw_mod/aMinecraftDirt1_i_80_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.859 r  draw_mod/aMinecraftDirt1_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.859    draw_mod/aMinecraftDirt1_i_51_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.182 r  draw_mod/aMinecraftDirt1_i_24/O[1]
                         net (fo=3, routed)           0.836     3.017    display/curr_y_reg[8]_0[1]
    SLICE_X74Y95         LUT4 (Prop_lut4_I1_O)        0.306     3.323 r  display/aMinecraftDirt1_i_50/O
                         net (fo=1, routed)           0.000     3.323    display/aMinecraftDirt1_i_50_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.781 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.525     4.307    display/aMinecraftDirt1_i_23_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.639 r  display/aMinecraftDirt1_i_20/O
                         net (fo=8, routed)           0.614     5.252    display/aMinecraftDirt1_i_20_n_0
    SLICE_X73Y96         LUT5 (Prop_lut5_I2_O)        0.124     5.376 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     5.376    display/aMinecraftDirt1_i_35_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.956 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.821     6.777    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.302     7.079 r  display/aMinecraftDirt1_i_16/O
                         net (fo=5, routed)           0.453     7.532    display/aMinecraftDirt1_i_16_n_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  display/aMinecraftDirt1_i_5/O
                         net (fo=1, routed)           0.000     7.656    display/aMinecraftDirt1_i_5_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.234 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.785     9.019    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    13.232 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.234    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.752 r  draw_mod/aMinecraftDirt0/P[10]
                         net (fo=2, routed)           0.540    15.292    draw_mod/aMinecraftDirt0_n_95
    SLICE_X81Y107        FDRE                                         r  draw_mod/aMinecraftDirt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.586     6.546    draw_mod/CLK
    SLICE_X81Y107        FDRE                                         r  draw_mod/aMinecraftDirt_reg[10]/C
                         clock pessimism              0.410     6.956    
                         clock uncertainty           -0.208     6.748    
    SLICE_X81Y107        FDRE (Setup_fdre_C_D)       -0.043     6.705    draw_mod/aMinecraftDirt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                         -15.292    
  -------------------------------------------------------------------
                         slack                                 -8.587    

Slack (VIOLATED) :        -8.586ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.596ns  (logic 10.983ns (62.417%)  route 6.613ns (37.583%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 6.547 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.717    -2.304    display/clk_out1
    SLICE_X75Y95         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  display/curr_y_reg[1]/Q
                         net (fo=13, routed)          1.057    -0.791    display/curr_y[1]
    SLICE_X75Y95         LUT6 (Prop_lut6_I3_O)        0.124    -0.667 r  display/aMinecraftDirt1_i_66/O
                         net (fo=1, routed)           0.000    -0.667    display/aMinecraftDirt1_i_66_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.117 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.117    display/aMinecraftDirt1_i_37_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.196 r  display/aMinecraftDirt1_i_22/O[3]
                         net (fo=25, routed)          0.981     1.177    draw_mod/curr_y_reg[6][2]
    SLICE_X74Y96         LUT5 (Prop_lut5_I3_O)        0.306     1.483 r  draw_mod/aMinecraftDirt1_i_80/O
                         net (fo=1, routed)           0.000     1.483    draw_mod/aMinecraftDirt1_i_80_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.859 r  draw_mod/aMinecraftDirt1_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.859    draw_mod/aMinecraftDirt1_i_51_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.182 r  draw_mod/aMinecraftDirt1_i_24/O[1]
                         net (fo=3, routed)           0.836     3.017    display/curr_y_reg[8]_0[1]
    SLICE_X74Y95         LUT4 (Prop_lut4_I1_O)        0.306     3.323 r  display/aMinecraftDirt1_i_50/O
                         net (fo=1, routed)           0.000     3.323    display/aMinecraftDirt1_i_50_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.781 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.525     4.307    display/aMinecraftDirt1_i_23_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.639 r  display/aMinecraftDirt1_i_20/O
                         net (fo=8, routed)           0.614     5.252    display/aMinecraftDirt1_i_20_n_0
    SLICE_X73Y96         LUT5 (Prop_lut5_I2_O)        0.124     5.376 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     5.376    display/aMinecraftDirt1_i_35_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.956 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.821     6.777    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.302     7.079 r  display/aMinecraftDirt1_i_16/O
                         net (fo=5, routed)           0.453     7.532    display/aMinecraftDirt1_i_16_n_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  display/aMinecraftDirt1_i_5/O
                         net (fo=1, routed)           0.000     7.656    display/aMinecraftDirt1_i_5_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.234 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.785     9.019    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    13.232 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.234    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.752 r  draw_mod/aMinecraftDirt0/P[2]
                         net (fo=2, routed)           0.540    15.292    draw_mod/aMinecraftDirt0_n_103
    SLICE_X81Y105        FDRE                                         r  draw_mod/aBlackHole_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     6.547    draw_mod/CLK
    SLICE_X81Y105        FDRE                                         r  draw_mod/aBlackHole_reg[2]/C
                         clock pessimism              0.410     6.957    
                         clock uncertainty           -0.208     6.749    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)       -0.043     6.706    draw_mod/aBlackHole_reg[2]
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                         -15.292    
  -------------------------------------------------------------------
                         slack                                 -8.586    

Slack (VIOLATED) :        -8.586ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.596ns  (logic 10.983ns (62.417%)  route 6.613ns (37.583%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 6.547 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.717    -2.304    display/clk_out1
    SLICE_X75Y95         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  display/curr_y_reg[1]/Q
                         net (fo=13, routed)          1.057    -0.791    display/curr_y[1]
    SLICE_X75Y95         LUT6 (Prop_lut6_I3_O)        0.124    -0.667 r  display/aMinecraftDirt1_i_66/O
                         net (fo=1, routed)           0.000    -0.667    display/aMinecraftDirt1_i_66_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.117 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.117    display/aMinecraftDirt1_i_37_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.196 r  display/aMinecraftDirt1_i_22/O[3]
                         net (fo=25, routed)          0.981     1.177    draw_mod/curr_y_reg[6][2]
    SLICE_X74Y96         LUT5 (Prop_lut5_I3_O)        0.306     1.483 r  draw_mod/aMinecraftDirt1_i_80/O
                         net (fo=1, routed)           0.000     1.483    draw_mod/aMinecraftDirt1_i_80_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.859 r  draw_mod/aMinecraftDirt1_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.859    draw_mod/aMinecraftDirt1_i_51_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.182 r  draw_mod/aMinecraftDirt1_i_24/O[1]
                         net (fo=3, routed)           0.836     3.017    display/curr_y_reg[8]_0[1]
    SLICE_X74Y95         LUT4 (Prop_lut4_I1_O)        0.306     3.323 r  display/aMinecraftDirt1_i_50/O
                         net (fo=1, routed)           0.000     3.323    display/aMinecraftDirt1_i_50_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.781 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.525     4.307    display/aMinecraftDirt1_i_23_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.639 r  display/aMinecraftDirt1_i_20/O
                         net (fo=8, routed)           0.614     5.252    display/aMinecraftDirt1_i_20_n_0
    SLICE_X73Y96         LUT5 (Prop_lut5_I2_O)        0.124     5.376 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     5.376    display/aMinecraftDirt1_i_35_n_0
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.956 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.821     6.777    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X75Y98         LUT6 (Prop_lut6_I0_O)        0.302     7.079 r  display/aMinecraftDirt1_i_16/O
                         net (fo=5, routed)           0.453     7.532    display/aMinecraftDirt1_i_16_n_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  display/aMinecraftDirt1_i_5/O
                         net (fo=1, routed)           0.000     7.656    display/aMinecraftDirt1_i_5_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.234 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.785     9.019    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    13.232 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.234    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    14.752 r  draw_mod/aMinecraftDirt0/P[6]
                         net (fo=2, routed)           0.540    15.292    draw_mod/aMinecraftDirt0_n_99
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     6.547    draw_mod/CLK
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[6]/C
                         clock pessimism              0.410     6.957    
                         clock uncertainty           -0.208     6.749    
    SLICE_X81Y106        FDRE (Setup_fdre_C_D)       -0.043     6.706    draw_mod/aBlackHole_reg[6]
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                         -15.292    
  -------------------------------------------------------------------
                         slack                                 -8.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.602    -0.812    draw_mod/CLK
    SLICE_X81Y94         FDRE                                         r  draw_mod/draw_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  draw_mod/draw_g_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.561    display/draw_g_reg[3]_0[1]
    SLICE_X81Y95         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.874    -1.237    display/clk_out1
    SLICE_X81Y95         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.441    -0.796    
    SLICE_X81Y95         FDRE (Hold_fdre_C_D)         0.075    -0.721    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.876%)  route 0.132ns (41.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.605    -0.809    display/clk_out1
    SLICE_X82Y90         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  display/hcount_reg[4]/Q
                         net (fo=17, routed)          0.132    -0.536    display/hcount_reg_n_0_[4]
    SLICE_X83Y90         LUT3 (Prop_lut3_I1_O)        0.048    -0.488 r  display/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    display/data0[7]
    SLICE_X83Y90         FDRE                                         r  display/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.877    -1.234    display/clk_out1
    SLICE_X83Y90         FDRE                                         r  display/hcount_reg[7]/C
                         clock pessimism              0.438    -0.796    
    SLICE_X83Y90         FDRE (Hold_fdre_C_D)         0.105    -0.691    display/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.933%)  route 0.180ns (56.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.606    -0.808    draw_mod/CLK
    SLICE_X82Y94         FDRE                                         r  draw_mod/draw_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.667 r  draw_mod/draw_g_reg[3]/Q
                         net (fo=1, routed)           0.180    -0.487    display/draw_g_reg[3]_0[3]
    SLICE_X83Y98         FDRE                                         r  display/R_pix_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.879    -1.232    display/clk_out1
    SLICE_X83Y98         FDRE                                         r  display/R_pix_g_reg[3]/C
                         clock pessimism              0.441    -0.791    
    SLICE_X83Y98         FDRE (Hold_fdre_C_D)         0.070    -0.721    display/R_pix_g_reg[3]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.219%)  route 0.163ns (43.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.813    display/clk_out1
    SLICE_X80Y90         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display/vcount_reg[3]/Q
                         net (fo=10, routed)          0.163    -0.486    display/vcount[3]
    SLICE_X81Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.441 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    display/vcount[5]_i_1_n_0
    SLICE_X81Y92         FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -1.238    display/clk_out1
    SLICE_X81Y92         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.441    -0.797    
    SLICE_X81Y92         FDRE (Hold_fdre_C_D)         0.092    -0.705    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.327%)  route 0.197ns (51.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.813    display/clk_out1
    SLICE_X81Y91         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.197    -0.475    display/vcount[6]
    SLICE_X81Y91         LUT5 (Prop_lut5_I2_O)        0.043    -0.432 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.432    display/vcount[8]_i_1_n_0
    SLICE_X81Y91         FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -1.238    display/clk_out1
    SLICE_X81Y91         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X81Y91         FDRE (Hold_fdre_C_D)         0.107    -0.706    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 display/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.226ns (60.205%)  route 0.149ns (39.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.813    display/clk_out1
    SLICE_X81Y91         FDRE                                         r  display/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.685 r  display/vcount_reg[8]/Q
                         net (fo=8, routed)           0.149    -0.536    display/vcount[8]
    SLICE_X81Y91         LUT6 (Prop_lut6_I3_O)        0.098    -0.438 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.438    display/vcount[9]_i_2_n_0
    SLICE_X81Y91         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -1.238    display/clk_out1
    SLICE_X81Y91         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X81Y91         FDRE (Hold_fdre_C_D)         0.092    -0.721    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.597%)  route 0.197ns (51.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.813    display/clk_out1
    SLICE_X81Y91         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.197    -0.475    display/vcount[6]
    SLICE_X81Y91         LUT4 (Prop_lut4_I0_O)        0.045    -0.430 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.430    display/vcount[7]_i_1_n_0
    SLICE_X81Y91         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -1.238    display/clk_out1
    SLICE_X81Y91         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X81Y91         FDRE (Hold_fdre_C_D)         0.092    -0.721    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.605    -0.809    display/clk_out1
    SLICE_X82Y91         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.197    -0.471    display/vcount[0]
    SLICE_X82Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.426 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.426    display/vcount[0]_i_1_n_0
    SLICE_X82Y91         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.877    -1.234    display/clk_out1
    SLICE_X82Y91         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.425    -0.809    
    SLICE_X82Y91         FDRE (Hold_fdre_C_D)         0.091    -0.718    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.911%)  route 0.237ns (59.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.602    -0.812    draw_mod/CLK
    SLICE_X80Y95         FDRE                                         r  draw_mod/draw_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.648 r  draw_mod/draw_g_reg[2]/Q
                         net (fo=1, routed)           0.237    -0.411    display/draw_g_reg[3]_0[2]
    SLICE_X83Y96         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.878    -1.233    display/clk_out1
    SLICE_X83Y96         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.463    -0.770    
    SLICE_X83Y96         FDRE (Hold_fdre_C_D)         0.066    -0.704    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.616%)  route 0.213ns (53.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.605    -0.809    display/clk_out1
    SLICE_X82Y90         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  display/hcount_reg[4]/Q
                         net (fo=17, routed)          0.213    -0.455    display/hcount_reg_n_0_[4]
    SLICE_X83Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.410 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.410    display/data0[10]
    SLICE_X83Y89         FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.876    -1.235    display/clk_out1
    SLICE_X83Y89         FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.441    -0.794    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.091    -0.703    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y107    draw_mod/aMinecraftDirt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X79Y106    draw_mod/aMinecraftDirt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X79Y106    draw_mod/aMinecraftDirt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X79Y106    draw_mod/aMinecraftDirt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y107    draw_mod/aMinecraftDirt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y107    draw_mod/aMinecraftDirt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y95     draw_mod/draw_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y93     draw_mod/draw_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X84Y98     display/R_pix_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X84Y98     display/R_pix_b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X84Y98     display/R_pix_b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y96     display/R_pix_b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y98     display/R_pix_g_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y95     display/R_pix_g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y107    draw_mod/aMinecraftDirt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y105    draw_mod/aMinecraftDirt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y106    draw_mod/aMinecraftDirt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.842ns (32.195%)  route 1.773ns (67.805%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.605     3.087    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.419     3.506 f  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.898     4.404    accel0/clkcount_reg_n_0_[2]
    SLICE_X77Y118        LUT6 (Prop_lut6_I1_O)        0.299     4.703 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.875     5.578    accel0/clkcount[7]_i_2_n_0
    SLICE_X76Y118        LUT2 (Prop_lut2_I0_O)        0.124     5.702 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     5.702    accel0/p_0_in[6]
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.398    12.809    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism              0.256    13.065    
                         clock uncertainty           -0.035    13.030    
    SLICE_X76Y118        FDRE (Setup_fdre_C_D)        0.077    13.107    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.864ns (32.761%)  route 1.773ns (67.239%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.605     3.087    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.419     3.506 f  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.898     4.404    accel0/clkcount_reg_n_0_[2]
    SLICE_X77Y118        LUT6 (Prop_lut6_I1_O)        0.299     4.703 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.875     5.578    accel0/clkcount[7]_i_2_n_0
    SLICE_X76Y118        LUT3 (Prop_lut3_I1_O)        0.146     5.724 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     5.724    accel0/p_0_in[7]
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.398    12.809    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism              0.256    13.065    
                         clock uncertainty           -0.035    13.030    
    SLICE_X76Y118        FDRE (Setup_fdre_C_D)        0.118    13.148    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.718ns (44.567%)  route 0.893ns (55.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.605     3.087    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.419     3.506 r  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.893     4.399    accel0/clkcount_reg_n_0_[2]
    SLICE_X77Y118        LUT6 (Prop_lut6_I1_O)        0.299     4.698 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     4.698    accel0/p_0_in[5]
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.398    12.809    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism              0.278    13.087    
                         clock uncertainty           -0.035    13.052    
    SLICE_X77Y118        FDRE (Setup_fdre_C_D)        0.031    13.083    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.605     3.087    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.419     3.506 r  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.883     4.389    accel0/clkcount_reg_n_0_[2]
    SLICE_X77Y118        LUT3 (Prop_lut3_I2_O)        0.327     4.716 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     4.716    accel0/p_0_in[2]
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.398    12.809    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism              0.278    13.087    
                         clock uncertainty           -0.035    13.052    
    SLICE_X77Y118        FDRE (Setup_fdre_C_D)        0.075    13.127    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.127    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.743ns (51.504%)  route 0.700ns (48.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.605     3.087    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.419     3.506 r  accel0/clkcount_reg[4]/Q
                         net (fo=3, routed)           0.700     4.206    accel0/clkcount_reg_n_0_[4]
    SLICE_X77Y118        LUT5 (Prop_lut5_I4_O)        0.324     4.530 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     4.530    accel0/p_0_in[4]
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.398    12.809    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism              0.278    13.087    
                         clock uncertainty           -0.035    13.052    
    SLICE_X77Y118        FDRE (Setup_fdre_C_D)        0.075    13.127    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.127    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.642ns (47.928%)  route 0.698ns (52.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.605     3.087    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        FDRE (Prop_fdre_C_Q)         0.518     3.605 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.698     4.302    accel0/clkcount_reg_n_0_[0]
    SLICE_X76Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.426 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     4.426    accel0/p_0_in[0]
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.398    12.809    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism              0.278    13.087    
                         clock uncertainty           -0.035    13.052    
    SLICE_X76Y118        FDRE (Setup_fdre_C_D)        0.081    13.133    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                          -4.426    
  -------------------------------------------------------------------
                         slack                                  8.706    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.549%)  route 0.666ns (53.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.605     3.087    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.456     3.543 r  accel0/clkcount_reg[3]/Q
                         net (fo=4, routed)           0.666     4.209    accel0/clkcount_reg_n_0_[3]
    SLICE_X77Y118        LUT4 (Prop_lut4_I3_O)        0.124     4.333 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     4.333    accel0/p_0_in[3]
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.398    12.809    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism              0.278    13.087    
                         clock uncertainty           -0.035    13.052    
    SLICE_X77Y118        FDRE (Setup_fdre_C_D)        0.031    13.083    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.642ns (57.346%)  route 0.478ns (42.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.605     3.087    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        FDRE (Prop_fdre_C_Q)         0.518     3.605 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.478     4.082    accel0/clkcount_reg_n_0_[0]
    SLICE_X77Y118        LUT2 (Prop_lut2_I0_O)        0.124     4.206 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     4.206    accel0/p_0_in[1]
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.398    12.809    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism              0.256    13.065    
                         clock uncertainty           -0.035    13.030    
    SLICE_X77Y118        FDRE (Setup_fdre_C_D)        0.029    13.059    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -4.206    
  -------------------------------------------------------------------
                         slack                                  8.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.737     0.987    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.094     1.244    accel0/clkcount_reg_n_0_[0]
    SLICE_X77Y118        LUT6 (Prop_lut6_I2_O)        0.045     1.289 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.289    accel0/p_0_in[5]
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.838     1.276    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism             -0.276     1.000    
    SLICE_X77Y118        FDRE (Hold_fdre_C_D)         0.092     1.092    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.737     0.987    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  accel0/clkcount_reg[6]/Q
                         net (fo=2, routed)           0.163     1.314    accel0/clkcount_reg_n_0_[6]
    SLICE_X76Y118        LUT3 (Prop_lut3_I0_O)        0.043     1.357 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.357    accel0/p_0_in[7]
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.838     1.276    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X76Y118        FDRE (Hold_fdre_C_D)         0.131     1.118    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.737     0.987    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        FDRE (Prop_fdre_C_Q)         0.164     1.151 r  accel0/clkcount_reg[6]/Q
                         net (fo=2, routed)           0.163     1.314    accel0/clkcount_reg_n_0_[6]
    SLICE_X76Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.359 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.359    accel0/p_0_in[6]
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.838     1.276    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X76Y118        FDRE (Hold_fdre_C_D)         0.120     1.107    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.737     0.987    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.141     1.128 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.179     1.307    accel0/clkcount_reg_n_0_[1]
    SLICE_X77Y118        LUT3 (Prop_lut3_I0_O)        0.042     1.349 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.349    accel0/p_0_in[2]
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.838     1.276    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X77Y118        FDRE (Hold_fdre_C_D)         0.107     1.094    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.737     0.987    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.141     1.128 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.181     1.309    accel0/clkcount_reg_n_0_[1]
    SLICE_X77Y118        LUT5 (Prop_lut5_I1_O)        0.043     1.352 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.352    accel0/p_0_in[4]
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.838     1.276    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X77Y118        FDRE (Hold_fdre_C_D)         0.107     1.094    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.737     0.987    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.141     1.128 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.179     1.307    accel0/clkcount_reg_n_0_[1]
    SLICE_X77Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.352 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.352    accel0/p_0_in[1]
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.838     1.276    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X77Y118        FDRE (Hold_fdre_C_D)         0.091     1.078    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.737     0.987    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDRE (Prop_fdre_C_Q)         0.141     1.128 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.181     1.309    accel0/clkcount_reg_n_0_[1]
    SLICE_X77Y118        LUT4 (Prop_lut4_I2_O)        0.045     1.354 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.354    accel0/p_0_in[3]
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.838     1.276    accel0/clk
    SLICE_X77Y118        FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X77Y118        FDRE (Hold_fdre_C_D)         0.092     1.079    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.045%)  route 0.266ns (55.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.737     0.987    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        FDRE (Prop_fdre_C_Q)         0.164     1.151 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.266     1.416    accel0/clkcount_reg_n_0_[0]
    SLICE_X76Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.461 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.461    accel0/p_0_in[0]
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.838     1.276    accel0/clk
    SLICE_X76Y118        FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X76Y118        FDRE (Hold_fdre_C_D)         0.121     1.108    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y118  accel0/clkcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y118  accel0/clkcount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y118  accel0/clkcount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y118  accel0/clkcount_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y118  accel0/clkcount_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y118  accel0/clkcount_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y118  accel0/clkcount_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y118  accel0/clkcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y118  accel0/clkcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y118  accel0/clkcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y118  accel0/clkcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y118  accel0/clkcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y118  accel0/clkcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y118  accel0/clkcount_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y118  accel0/clkcount_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y118  accel0/clkcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y118  accel0/clkcount_reg[1]/C



