<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>5. Kernel level exception handling &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="6. Kernel Stacks" href="kernel-stacks.html" />
    <link rel="prev" title="4. x86 Topology" href="topology.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.15.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">CPU architectures</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../arc/index.html">ARC architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arm/index.html">ARM Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arm64/index.html">ARM64 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../loongarch/index.html">LoongArch Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../m68k/index.html">m68k Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mips/index.html">MIPS-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nios2/index.html">Nios II Specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openrisc/index.html">OpenRISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../parisc/index.html">PA-RISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../powerpc/index.html">powerpc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv/index.html">RISC-V architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../s390/index.html">s390 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sh/index.html">SuperH Interfaces Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sparc/index.html">Sparc Architecture</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">x86-specific Documentation</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="boot.html">1. The Linux/x86 Boot Protocol</a></li>
<li class="toctree-l3"><a class="reference internal" href="booting-dt.html">2. DeviceTree Booting</a></li>
<li class="toctree-l3"><a class="reference internal" href="cpuinfo.html">3. x86 Feature Flags</a></li>
<li class="toctree-l3"><a class="reference internal" href="topology.html">4. x86 Topology</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">5. Kernel level exception handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="kernel-stacks.html">6. Kernel Stacks</a></li>
<li class="toctree-l3"><a class="reference internal" href="entry_64.html">7. Kernel Entries</a></li>
<li class="toctree-l3"><a class="reference internal" href="earlyprintk.html">8. Early Printk</a></li>
<li class="toctree-l3"><a class="reference internal" href="orc-unwinder.html">9. ORC unwinder</a></li>
<li class="toctree-l3"><a class="reference internal" href="zero-page.html">10. Zero Page</a></li>
<li class="toctree-l3"><a class="reference internal" href="tlb.html">11. The TLB</a></li>
<li class="toctree-l3"><a class="reference internal" href="mtrr.html">12. MTRR (Memory Type Range Register) control</a></li>
<li class="toctree-l3"><a class="reference internal" href="pat.html">13. PAT (Page Attribute Table)</a></li>
<li class="toctree-l3"><a class="reference internal" href="intel-hfi.html">14. Hardware-Feedback Interface for scheduling on Intel Hardware</a></li>
<li class="toctree-l3"><a class="reference internal" href="shstk.html">15. Control-flow Enforcement Technology (CET) Shadow Stack</a></li>
<li class="toctree-l3"><a class="reference internal" href="iommu.html">16. x86 IOMMU Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="intel_txt.html">17. Intel(R) TXT Overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="amd-memory-encryption.html">18. AMD Memory Encryption</a></li>
<li class="toctree-l3"><a class="reference internal" href="amd_hsmp.html">19. AMD HSMP interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="tdx.html">20. Intel Trust Domain Extensions (TDX)</a></li>
<li class="toctree-l3"><a class="reference internal" href="pti.html">21. Page Table Isolation (PTI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="mds.html">22. Microarchitectural Data Sampling (MDS) mitigation</a></li>
<li class="toctree-l3"><a class="reference internal" href="microcode.html">23. The Linux Microcode Loader</a></li>
<li class="toctree-l3"><a class="reference internal" href="resctrl.html">24. User Interface for Resource Control feature</a></li>
<li class="toctree-l3"><a class="reference internal" href="tsx_async_abort.html">25. TSX Async Abort (TAA) mitigation</a></li>
<li class="toctree-l3"><a class="reference internal" href="buslock.html">26. Bus lock detection and handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="usb-legacy-support.html">27. USB Legacy support</a></li>
<li class="toctree-l3"><a class="reference internal" href="i386/index.html">28. i386 Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="x86_64/index.html">29. x86_64 Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="ifs.html">30. In-Field Scan</a></li>
<li class="toctree-l3"><a class="reference internal" href="sva.html">31. Shared Virtual Addressing (SVA) with ENQCMD</a></li>
<li class="toctree-l3"><a class="reference internal" href="sgx.html">32. Software Guard eXtensions (SGX)</a></li>
<li class="toctree-l3"><a class="reference internal" href="features.html">33. Feature status on x86 architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="elf_auxvec.html">34. x86-specific ELF Auxiliary Vectors</a></li>
<li class="toctree-l3"><a class="reference internal" href="xstate.html">35. Using XSTATE features in user space applications</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../xtensa/index.html">Xtensa Architecture</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/arch/x86/exception-tables.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="kernel-level-exception-handling">
<h1><span class="section-number">5. </span>Kernel level exception handling<a class="headerlink" href="#kernel-level-exception-handling" title="Link to this heading">¶</a></h1>
<p>Commentary by Joerg Pommnitz &lt;<a class="reference external" href="mailto:joerg&#37;&#52;&#48;raleigh&#46;ibm&#46;com">joerg<span>&#64;</span>raleigh<span>&#46;</span>ibm<span>&#46;</span>com</a>&gt;</p>
<p>When a process runs in kernel mode, it often has to access user
mode memory whose address has been passed by an untrusted program.
To protect itself the kernel has to verify this address.</p>
<p>In older versions of Linux this was done with the
int verify_area(int type, const void * addr, unsigned long size)
function (which has since been replaced by access_ok()).</p>
<p>This function verified that the memory area starting at address
‘addr’ and of size ‘size’ was accessible for the operation specified
in type (read or write). To do this, verify_read had to look up the
virtual memory area (vma) that contained the address addr. In the
normal case (correctly working program), this test was successful.
It only failed for a few buggy programs. In some kernel profiling
tests, this normally unneeded verification used up a considerable
amount of time.</p>
<p>To overcome this situation, Linus decided to let the virtual memory
hardware present in every Linux-capable CPU handle this test.</p>
<p>How does this work?</p>
<p>Whenever the kernel tries to access an address that is currently not
accessible, the CPU generates a page fault exception and calls the
page fault handler:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>void exc_page_fault(struct pt_regs *regs, unsigned long error_code)
</pre></div>
</div>
<p>in arch/x86/mm/fault.c. The parameters on the stack are set up by
the low level assembly glue in arch/x86/entry/entry_32.S. The parameter
regs is a pointer to the saved registers on the stack, error_code
contains a reason code for the exception.</p>
<p>exc_page_fault() first obtains the inaccessible address from the CPU
control register CR2. If the address is within the virtual address
space of the process, the fault probably occurred, because the page
was not swapped in, write protected or something similar. However,
we are interested in the other case: the address is not valid, there
is no vma that contains this address. In this case, the kernel jumps
to the bad_area label.</p>
<p>There it uses the address of the instruction that caused the exception
(i.e. regs-&gt;eip) to find an address where the execution can continue
(fixup). If this search is successful, the fault handler modifies the
return address (again regs-&gt;eip) and returns. The execution will
continue at the address in fixup.</p>
<p>Where does fixup point to?</p>
<p>Since we jump to the contents of fixup, fixup obviously points
to executable code. This code is hidden inside the user access macros.
I have picked the <a class="reference internal" href="../../core-api/mm-api.html#c.get_user" title="get_user"><code class="xref c c-func docutils literal notranslate"><span class="pre">get_user()</span></code></a> macro defined in arch/x86/include/asm/uaccess.h
as an example. The definition is somewhat hard to follow, so let’s peek at
the code generated by the preprocessor and the compiler. I selected
the <a class="reference internal" href="../../core-api/mm-api.html#c.get_user" title="get_user"><code class="xref c c-func docutils literal notranslate"><span class="pre">get_user()</span></code></a> call in drivers/char/sysrq.c for a detailed examination.</p>
<p>The original code in sysrq.c line 587:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>get_user(c, buf);
</pre></div>
</div>
<p>The preprocessor output (edited to become somewhat readable):</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>(
  {
    long __gu_err = - 14 , __gu_val = 0;
    const __typeof__(*( (  buf ) )) *__gu_addr = ((buf));
    if (((((0 + current_set[0])-&gt;tss.segment) == 0x18 )  ||
      (((sizeof(*(buf))) &lt;= 0xC0000000UL) &amp;&amp;
      ((unsigned long)(__gu_addr ) &lt;= 0xC0000000UL - (sizeof(*(buf)))))))
      do {
        __gu_err  = 0;
        switch ((sizeof(*(buf)))) {
          case 1:
            __asm__ __volatile__(
              &quot;1:      mov&quot; &quot;b&quot; &quot; %2,%&quot; &quot;b&quot; &quot;1\n&quot;
              &quot;2:\n&quot;
              &quot;.section .fixup,\&quot;ax\&quot;\n&quot;
              &quot;3:      movl %3,%0\n&quot;
              &quot;        xor&quot; &quot;b&quot; &quot; %&quot; &quot;b&quot; &quot;1,%&quot; &quot;b&quot; &quot;1\n&quot;
              &quot;        jmp 2b\n&quot;
              &quot;.section __ex_table,\&quot;a\&quot;\n&quot;
              &quot;        .align 4\n&quot;
              &quot;        .long 1b,3b\n&quot;
              &quot;.text&quot;        : &quot;=r&quot;(__gu_err), &quot;=q&quot; (__gu_val): &quot;m&quot;((*(struct __large_struct *)
                            (   __gu_addr   )) ), &quot;i&quot;(- 14 ), &quot;0&quot;(  __gu_err  )) ;
              break;
          case 2:
            __asm__ __volatile__(
              &quot;1:      mov&quot; &quot;w&quot; &quot; %2,%&quot; &quot;w&quot; &quot;1\n&quot;
              &quot;2:\n&quot;
              &quot;.section .fixup,\&quot;ax\&quot;\n&quot;
              &quot;3:      movl %3,%0\n&quot;
              &quot;        xor&quot; &quot;w&quot; &quot; %&quot; &quot;w&quot; &quot;1,%&quot; &quot;w&quot; &quot;1\n&quot;
              &quot;        jmp 2b\n&quot;
              &quot;.section __ex_table,\&quot;a\&quot;\n&quot;
              &quot;        .align 4\n&quot;
              &quot;        .long 1b,3b\n&quot;
              &quot;.text&quot;        : &quot;=r&quot;(__gu_err), &quot;=r&quot; (__gu_val) : &quot;m&quot;((*(struct __large_struct *)
                            (   __gu_addr   )) ), &quot;i&quot;(- 14 ), &quot;0&quot;(  __gu_err  ));
              break;
          case 4:
            __asm__ __volatile__(
              &quot;1:      mov&quot; &quot;l&quot; &quot; %2,%&quot; &quot;&quot; &quot;1\n&quot;
              &quot;2:\n&quot;
              &quot;.section .fixup,\&quot;ax\&quot;\n&quot;
              &quot;3:      movl %3,%0\n&quot;
              &quot;        xor&quot; &quot;l&quot; &quot; %&quot; &quot;&quot; &quot;1,%&quot; &quot;&quot; &quot;1\n&quot;
              &quot;        jmp 2b\n&quot;
              &quot;.section __ex_table,\&quot;a\&quot;\n&quot;
              &quot;        .align 4\n&quot;        &quot;        .long 1b,3b\n&quot;
              &quot;.text&quot;        : &quot;=r&quot;(__gu_err), &quot;=r&quot; (__gu_val) : &quot;m&quot;((*(struct __large_struct *)
                            (   __gu_addr   )) ), &quot;i&quot;(- 14 ), &quot;0&quot;(__gu_err));
              break;
          default:
            (__gu_val) = __get_user_bad();
        }
      } while (0) ;
    ((c)) = (__typeof__(*((buf))))__gu_val;
    __gu_err;
  }
);
</pre></div>
</div>
<p>WOW! Black GCC/assembly magic. This is impossible to follow, so let’s
see what code gcc generates:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&gt;         xorl %edx,%edx
&gt;         movl current_set,%eax
&gt;         cmpl $24,788(%eax)
&gt;         je .L1424
&gt;         cmpl $-1073741825,64(%esp)
&gt;         ja .L1423
&gt; .L1424:
&gt;         movl %edx,%eax
&gt;         movl 64(%esp),%ebx
&gt; #APP
&gt; 1:      movb (%ebx),%dl                /* this is the actual user access */
&gt; 2:
&gt; .section .fixup,&quot;ax&quot;
&gt; 3:      movl $-14,%eax
&gt;         xorb %dl,%dl
&gt;         jmp 2b
&gt; .section __ex_table,&quot;a&quot;
&gt;         .align 4
&gt;         .long 1b,3b
&gt; .text
&gt; #NO_APP
&gt; .L1423:
&gt;         movzbl %dl,%esi
</pre></div>
</div>
<p>The optimizer does a good job and gives us something we can actually
understand. Can we? The actual user access is quite obvious. Thanks
to the unified address space we can just access the address in user
memory. But what does the .section stuff do?????</p>
<p>To understand this we have to look at the final kernel:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&gt; objdump --section-headers vmlinux
&gt;
&gt; vmlinux:     file format elf32-i386
&gt;
&gt; Sections:
&gt; Idx Name          Size      VMA       LMA       File off  Algn
&gt;   0 .text         00098f40  c0100000  c0100000  00001000  2**4
&gt;                   CONTENTS, ALLOC, LOAD, READONLY, CODE
&gt;   1 .fixup        000016bc  c0198f40  c0198f40  00099f40  2**0
&gt;                   CONTENTS, ALLOC, LOAD, READONLY, CODE
&gt;   2 .rodata       0000f127  c019a5fc  c019a5fc  0009b5fc  2**2
&gt;                   CONTENTS, ALLOC, LOAD, READONLY, DATA
&gt;   3 __ex_table    000015c0  c01a9724  c01a9724  000aa724  2**2
&gt;                   CONTENTS, ALLOC, LOAD, READONLY, DATA
&gt;   4 .data         0000ea58  c01abcf0  c01abcf0  000abcf0  2**4
&gt;                   CONTENTS, ALLOC, LOAD, DATA
&gt;   5 .bss          00018e21  c01ba748  c01ba748  000ba748  2**2
&gt;                   ALLOC
&gt;   6 .comment      00000ec4  00000000  00000000  000ba748  2**0
&gt;                   CONTENTS, READONLY
&gt;   7 .note         00001068  00000ec4  00000ec4  000bb60c  2**0
&gt;                   CONTENTS, READONLY
</pre></div>
</div>
<p>There are obviously 2 non standard ELF sections in the generated object
file. But first we want to find out what happened to our code in the
final kernel executable:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&gt; objdump --disassemble --section=.text vmlinux
&gt;
&gt; c017e785 &lt;do_con_write+c1&gt; xorl   %edx,%edx
&gt; c017e787 &lt;do_con_write+c3&gt; movl   0xc01c7bec,%eax
&gt; c017e78c &lt;do_con_write+c8&gt; cmpl   $0x18,0x314(%eax)
&gt; c017e793 &lt;do_con_write+cf&gt; je     c017e79f &lt;do_con_write+db&gt;
&gt; c017e795 &lt;do_con_write+d1&gt; cmpl   $0xbfffffff,0x40(%esp,1)
&gt; c017e79d &lt;do_con_write+d9&gt; ja     c017e7a7 &lt;do_con_write+e3&gt;
&gt; c017e79f &lt;do_con_write+db&gt; movl   %edx,%eax
&gt; c017e7a1 &lt;do_con_write+dd&gt; movl   0x40(%esp,1),%ebx
&gt; c017e7a5 &lt;do_con_write+e1&gt; movb   (%ebx),%dl
&gt; c017e7a7 &lt;do_con_write+e3&gt; movzbl %dl,%esi
</pre></div>
</div>
<p>The whole user memory access is reduced to 10 x86 machine instructions.
The instructions bracketed in the .section directives are no longer
in the normal execution path. They are located in a different section
of the executable file:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&gt; objdump --disassemble --section=.fixup vmlinux
&gt;
&gt; c0199ff5 &lt;.fixup+10b5&gt; movl   $0xfffffff2,%eax
&gt; c0199ffa &lt;.fixup+10ba&gt; xorb   %dl,%dl
&gt; c0199ffc &lt;.fixup+10bc&gt; jmp    c017e7a7 &lt;do_con_write+e3&gt;
</pre></div>
</div>
<p>And finally:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&gt; objdump --full-contents --section=__ex_table vmlinux
&gt;
&gt;  c01aa7c4 93c017c0 e09f19c0 97c017c0 99c017c0  ................
&gt;  c01aa7d4 f6c217c0 e99f19c0 a5e717c0 f59f19c0  ................
&gt;  c01aa7e4 080a18c0 01a019c0 0a0a18c0 04a019c0  ................
</pre></div>
</div>
<p>or in human readable byte order:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&gt;  c01aa7c4 c017c093 c0199fe0 c017c097 c017c099  ................
&gt;  c01aa7d4 c017c2f6 c0199fe9 c017e7a5 c0199ff5  ................
                              ^^^^^^^^^^^^^^^^^
                              this is the interesting part!
&gt;  c01aa7e4 c0180a08 c019a001 c0180a0a c019a004  ................
</pre></div>
</div>
<p>What happened? The assembly directives:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>.section .fixup,&quot;ax&quot;
.section __ex_table,&quot;a&quot;
</pre></div>
</div>
<p>told the assembler to move the following code to the specified
sections in the ELF object file. So the instructions:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>3:      movl $-14,%eax
        xorb %dl,%dl
        jmp 2b
</pre></div>
</div>
<p>ended up in the .fixup section of the object file and the addresses:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>.long 1b,3b
</pre></div>
</div>
<p>ended up in the __ex_table section of the object file. 1b and 3b
are local labels. The local label 1b (1b stands for next label 1
backward) is the address of the instruction that might fault, i.e.
in our case the address of the label 1 is c017e7a5:
the original assembly code: &gt; 1:      movb (%ebx),%dl
and linked in vmlinux     : &gt; c017e7a5 &lt;do_con_write+e1&gt; movb   (%ebx),%dl</p>
<p>The local label 3 (backwards again) is the address of the code to handle
the fault, in our case the actual value is c0199ff5:
the original assembly code: &gt; 3:      movl $-14,%eax
and linked in vmlinux     : &gt; c0199ff5 &lt;.fixup+10b5&gt; movl   $0xfffffff2,%eax</p>
<p>If the fixup was able to handle the exception, control flow may be returned
to the instruction after the one that triggered the fault, ie. local label 2b.</p>
<p>The assembly code:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&gt; .section __ex_table,&quot;a&quot;
&gt;         .align 4
&gt;         .long 1b,3b
</pre></div>
</div>
<p>becomes the value pair:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&gt;  c01aa7d4 c017c2f6 c0199fe9 c017e7a5 c0199ff5  ................
                              ^this is ^this is
                              1b       3b
</pre></div>
</div>
<p>c017e7a5,c0199ff5 in the exception table of the kernel.</p>
<p>So, what actually happens if a fault from kernel mode with no suitable
vma occurs?</p>
<ol class="arabic">
<li><p>access to invalid address:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&gt; c017e7a5 &lt;do_con_write+e1&gt; movb   (%ebx),%dl
</pre></div>
</div>
</li>
<li><p>MMU generates exception</p></li>
<li><p>CPU calls exc_page_fault()</p></li>
<li><p>exc_page_fault() calls do_user_addr_fault()</p></li>
<li><p>do_user_addr_fault() calls kernelmode_fixup_or_oops()</p></li>
<li><p>kernelmode_fixup_or_oops() calls fixup_exception() (regs-&gt;eip == c017e7a5);</p></li>
<li><p>fixup_exception() calls search_exception_tables()</p></li>
<li><p>search_exception_tables() looks up the address c017e7a5 in the
exception table (i.e. the contents of the ELF section __ex_table)
and returns the address of the associated fault handle code c0199ff5.</p></li>
<li><p>fixup_exception() modifies its own return address to point to the fault
handle code and returns.</p></li>
<li><p>execution continues in the fault handling code.</p></li>
<li><ol class="loweralpha simple">
<li><p>EAX becomes -EFAULT (== -14)</p></li>
<li><p>DL  becomes zero (the value we “read” from user space)</p></li>
<li><p>execution continues at local label 2 (address of the
instruction immediately after the faulting user access).</p></li>
</ol>
<p>The steps a to c above in a certain way emulate the faulting instruction.</p>
</li>
</ol>
<p>That’s it, mostly. If you look at our example, you might ask why
we set EAX to -EFAULT in the exception handler code. Well, the
<a class="reference internal" href="../../core-api/mm-api.html#c.get_user" title="get_user"><code class="xref c c-func docutils literal notranslate"><span class="pre">get_user()</span></code></a> macro actually returns a value: 0, if the user access was
successful, -EFAULT on failure. Our original code did not test this
return value, however the inline assembly code in <a class="reference internal" href="../../core-api/mm-api.html#c.get_user" title="get_user"><code class="xref c c-func docutils literal notranslate"><span class="pre">get_user()</span></code></a> tries to
return -EFAULT. GCC selected EAX to return this value.</p>
<p>NOTE:
Due to the way that the exception table is built and needs to be ordered,
only use exceptions for code in the .text section.  Any other section
will cause the exception table to not be sorted correctly, and the
exceptions will fail.</p>
<p>Things changed when 64-bit support was added to x86 Linux. Rather than
double the size of the exception table by expanding the two entries
from 32-bits to 64 bits, a clever trick was used to store addresses
as relative offsets from the table itself. The assembly code changed
from:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>  .long 1b,3b
to:
        .long (from) - .
        .long (to) - .
</pre></div>
</div>
<p>and the C-code that uses these values converts back to absolute addresses
like this:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>ex_insn_addr(const struct exception_table_entry *x)
{
        return (unsigned long)&amp;x-&gt;insn + x-&gt;insn;
}
</pre></div>
</div>
<p>In v4.6 the exception table entry was expanded with a new field “handler”.
This is also 32-bits wide and contains a third relative function
pointer which points to one of:</p>
<ol class="arabic simple">
<li><dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">int</span> <span class="pre">ex_handler_default(const</span> <span class="pre">struct</span> <span class="pre">exception_table_entry</span> <span class="pre">*fixup)</span></code></dt><dd><p>This is legacy case that just jumps to the fixup code</p>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">int</span> <span class="pre">ex_handler_fault(const</span> <span class="pre">struct</span> <span class="pre">exception_table_entry</span> <span class="pre">*fixup)</span></code></dt><dd><p>This case provides the fault number of the trap that occurred at
entry-&gt;insn. It is used to distinguish page faults from machine
check.</p>
</dd>
</dl>
</li>
</ol>
<p>More functions can easily be added.</p>
<p>CONFIG_BUILDTIME_TABLE_SORT allows the __ex_table section to be sorted post
link of the kernel image, via a host utility scripts/sorttable. It will set the
symbol main_extable_sort_needed to 0, avoiding sorting the __ex_table section
at boot time. With the exception table sorted, at runtime when an exception
occurs we can quickly lookup the __ex_table entry via binary search.</p>
<p>This is not just a boot time optimization, some architectures require this
table to be sorted in order to handle exceptions relatively early in the boot
process. For example, i386 makes use of this form of exception handling before
paging support is even enabled!</p>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/arch/x86/exception-tables.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>