Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jan 14 00:00:43 2016
| Host         : ultype running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    21 |
| Minimum Number of register sites lost to control set restrictions |    61 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             126 |           38 |
| No           | No                    | Yes                    |              91 |           50 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             134 |           57 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------------+-------------------------------+------------------+----------------+
|     Clock Signal     |                     Enable Signal                     |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG       | key_de/inst/inst/Ps2Interface_i/bits_count[3]_i_1_n_0 | rst_IBUF                      |                1 |              4 |
|  clk_IBUF_BUFG       | nums1[3]_i_1_n_0                                      | rst_IBUF                      |                2 |              4 |
|  clk_IBUF_BUFG       | key_de/op/E[0]                                        | rst_IBUF                      |                6 |              7 |
|  clk20_BUFG          | player0[9]_i_1_n_0                                    | rst_IBUF                      |                5 |              8 |
|  clk20_BUFG          | player1[9]_i_1_n_0                                    | rst_IBUF                      |                4 |              8 |
|  clk20_BUFG          | score[7]_i_1_n_0                                      | rst_IBUF                      |                4 |              8 |
|  clk_IBUF_BUFG       | key_de/inst/inst/Ps2Interface_i/E[0]                  | rst_IBUF                      |                2 |              8 |
|  clk_IBUF_BUFG       | key_de/inst/inst/Ps2Interface_i/rx_valid              | rst_IBUF                      |                2 |              8 |
|  clk_IBUF_BUFG       | key_de/inst/inst/Ps2Interface_i/rx_finish             | rst_IBUF                      |                2 |              8 |
|  btSpeedGen/beatFreq |                                                       |                               |                4 |             10 |
|  clk20_BUFG          | speedy[9]_i_1_n_0                                     | rst_IBUF                      |                7 |             10 |
|  clk_IBUF_BUFG       | key_de/key[9]_i_1_n_0                                 | rst_IBUF                      |                3 |             10 |
|  clk_25MHz_BUFG      |                                                       | vga_inst/pixel_cnt[9]_i_1_n_0 |                3 |             10 |
|  clk_25MHz_BUFG      | vga_inst/line_cnt[9]_i_2_n_0                          | vga_inst/line_cnt[9]_i_1_n_0  |                3 |             10 |
|  clk_IBUF_BUFG       | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0     | rst_IBUF                      |                5 |             11 |
|  clk_IBUF_BUFG       | counter1[19]_i_1_n_0                                  | rst_IBUF                      |                7 |             20 |
|  clk_IBUF_BUFG       | counter2[19]_i_1_n_0                                  | rst_IBUF                      |                7 |             20 |
|  clk20_BUFG          |                                                       | rst_IBUF                      |               20 |             28 |
|  clk_25MHz_BUFG      |                                                       |                               |               10 |             28 |
|  clk_IBUF_BUFG       |                                                       | rst_IBUF                      |               30 |             63 |
|  clk_IBUF_BUFG       |                                                       |                               |               24 |             88 |
+----------------------+-------------------------------------------------------+-------------------------------+------------------+----------------+


