{
  "design": {
    "design_info": {
      "boundary_crc": "0x25896AD65769D81E",
      "device": "xczu6eg-ffvb1156-1-e",
      "gen_directory": "../../../../gth_ibert_test.gen/sources_1/bd/top",
      "name": "top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "smartconnect_0": "",
      "proc_sys_reset_0": ""
    },
    "interface_ports": {
      "M00_AXI_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "16",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "16",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "top_zynq_ultra_ps_e_0_0_pl_clk0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "99999001",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "M00_AXI_0",
        "port_maps": {
          "AWADDR": {
            "physical_name": "M00_AXI_0_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "M00_AXI_0_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "M00_AXI_0_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "M00_AXI_0_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "M00_AXI_0_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "M00_AXI_0_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M00_AXI_0_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "M00_AXI_0_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWUSER": {
            "physical_name": "M00_AXI_0_awuser",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M00_AXI_0_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "M00_AXI_0_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M00_AXI_0_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "M00_AXI_0_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "M00_AXI_0_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "M00_AXI_0_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M00_AXI_0_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "M00_AXI_0_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M00_AXI_0_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "M00_AXI_0_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "M00_AXI_0_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "M00_AXI_0_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "M00_AXI_0_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "M00_AXI_0_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "M00_AXI_0_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "M00_AXI_0_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M00_AXI_0_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "M00_AXI_0_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARUSER": {
            "physical_name": "M00_AXI_0_aruser",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M00_AXI_0_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "M00_AXI_0_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "M00_AXI_0_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "M00_AXI_0_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "M00_AXI_0_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "M00_AXI_0_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M00_AXI_0_rready",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "pl_clk0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M00_AXI_0"
          },
          "CLK_DOMAIN": {
            "value": "top_zynq_ultra_ps_e_0_0_pl_clk0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "99999001",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.4",
        "xci_name": "top_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "top_smartconnect_0_0",
        "xci_path": "ip/top_smartconnect_0_0/top_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "top_proc_sys_reset_0_0",
        "xci_path": "ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      }
    },
    "interface_nets": {
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "M00_AXI_0",
          "smartconnect_0/M00_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "smartconnect_0/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD"
        ]
      }
    },
    "nets": {
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "pl_clk0",
          "smartconnect_0/aclk",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "smartconnect_0/aresetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "M00_AXI_0": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      }
    }
  }
}