
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v' to AST representation.
Storing AST representation for module `$abstract\forloop_select'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: $abstract\forloop_select
Automatically selected $abstract\forloop_select as design top module.

2.2. Analyzing design hierarchy..
Top module:  $abstract\forloop_select

2.3. Analyzing design hierarchy..
Top module:  $abstract\forloop_select
Removed 0 unused modules.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Executing AST frontend in derive mode using pre-parsed AST for module `\forloop_select'.
Generating RTLIL representation for module `\forloop_select'.

3.2. Analyzing design hierarchy..
Top module:  \forloop_select

3.3. Analyzing design hierarchy..
Top module:  \forloop_select
Removing unused module `$abstract\forloop_select'.
Removed 1 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35 in module forloop_select.
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 35 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
     1/34: $1\sel[4:0]
     2/34: $1$lookahead\dout$34[15:0]$101
     3/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$33[15:0]$100
     4/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$32[15:0]$99
     5/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$31[15:0]$98
     6/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$30[15:0]$97
     7/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$29[15:0]$96
     8/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$28[15:0]$95
     9/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$27[15:0]$94
    10/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$26[15:0]$93
    11/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$25[15:0]$92
    12/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$24[15:0]$91
    13/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$23[15:0]$90
    14/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$22[15:0]$89
    15/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$21[15:0]$88
    16/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$20[15:0]$87
    17/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$19[15:0]$86
    18/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$18[15:0]$85
    19/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$17[15:0]$84
    20/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$16[15:0]$83
    21/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$15[15:0]$82
    22/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$14[15:0]$81
    23/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$13[15:0]$80
    24/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$12[15:0]$79
    25/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$11[15:0]$78
    26/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$10[15:0]$77
    27/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$9[15:0]$76
    28/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$8[15:0]$75
    29/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$7[15:0]$74
    30/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$6[15:0]$73
    31/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$5[15:0]$72
    32/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$4[15:0]$71
    33/34: $1$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$3[15:0]$70
    34/34: $1$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$2[15:0]$69

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\forloop_select.\dout' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$364' with positive edge clock.
Creating register for signal `\forloop_select.\sel' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$365' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$2' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$366' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$3' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$367' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$4' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$368' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$5' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$369' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$6' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$370' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$7' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$371' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$8' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$372' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$9' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$373' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$10' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$374' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$11' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$375' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$12' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$376' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$13' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$377' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$14' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$378' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$15' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$379' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$16' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$380' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$17' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$381' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$18' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$382' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$19' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$383' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$20' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$384' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$21' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$385' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$22' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$386' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$23' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$387' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$24' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$388' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$25' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$389' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$26' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$390' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$27' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$391' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$28' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$392' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$29' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$393' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$30' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$394' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$31' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$395' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$32' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$396' with positive edge clock.
Creating register for signal `\forloop_select.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:16$33' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$397' with positive edge clock.
Creating register for signal `\forloop_select.$lookahead\dout$34' using process `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
  created $dff cell `$procdff$398' with positive edge clock.

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
Removing empty process `forloop_select.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:12$35'.
Cleaned up 1 empty switch.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module forloop_select.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module forloop_select.
<suppressed ~61 debug messages>

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\forloop_select'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \forloop_select..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$362.
    dead port 2/2 on $mux $procmux$362.
    dead port 1/2 on $mux $procmux$359.
    dead port 2/2 on $mux $procmux$359.
    dead port 1/2 on $mux $procmux$356.
    dead port 2/2 on $mux $procmux$356.
    dead port 1/2 on $mux $procmux$353.
    dead port 2/2 on $mux $procmux$353.
    dead port 1/2 on $mux $procmux$350.
    dead port 2/2 on $mux $procmux$350.
    dead port 1/2 on $mux $procmux$347.
    dead port 2/2 on $mux $procmux$347.
    dead port 1/2 on $mux $procmux$344.
    dead port 2/2 on $mux $procmux$344.
    dead port 1/2 on $mux $procmux$341.
    dead port 2/2 on $mux $procmux$341.
    dead port 1/2 on $mux $procmux$338.
    dead port 2/2 on $mux $procmux$338.
    dead port 1/2 on $mux $procmux$335.
    dead port 2/2 on $mux $procmux$335.
    dead port 1/2 on $mux $procmux$332.
    dead port 2/2 on $mux $procmux$332.
    dead port 1/2 on $mux $procmux$329.
    dead port 2/2 on $mux $procmux$329.
    dead port 1/2 on $mux $procmux$326.
    dead port 2/2 on $mux $procmux$326.
    dead port 1/2 on $mux $procmux$323.
    dead port 2/2 on $mux $procmux$323.
    dead port 1/2 on $mux $procmux$320.
    dead port 2/2 on $mux $procmux$320.
    dead port 1/2 on $mux $procmux$317.
    dead port 2/2 on $mux $procmux$317.
    dead port 1/2 on $mux $procmux$314.
    dead port 2/2 on $mux $procmux$314.
    dead port 1/2 on $mux $procmux$311.
    dead port 2/2 on $mux $procmux$311.
    dead port 1/2 on $mux $procmux$308.
    dead port 2/2 on $mux $procmux$308.
    dead port 1/2 on $mux $procmux$305.
    dead port 2/2 on $mux $procmux$305.
    dead port 1/2 on $mux $procmux$302.
    dead port 2/2 on $mux $procmux$302.
    dead port 1/2 on $mux $procmux$299.
    dead port 2/2 on $mux $procmux$299.
    dead port 1/2 on $mux $procmux$296.
    dead port 2/2 on $mux $procmux$296.
    dead port 1/2 on $mux $procmux$293.
    dead port 2/2 on $mux $procmux$293.
    dead port 1/2 on $mux $procmux$290.
    dead port 2/2 on $mux $procmux$290.
    dead port 1/2 on $mux $procmux$287.
    dead port 2/2 on $mux $procmux$287.
    dead port 1/2 on $mux $procmux$284.
    dead port 2/2 on $mux $procmux$284.
    dead port 1/2 on $mux $procmux$281.
    dead port 2/2 on $mux $procmux$281.
    dead port 1/2 on $mux $procmux$278.
    dead port 2/2 on $mux $procmux$278.
    dead port 1/2 on $mux $procmux$275.
    dead port 2/2 on $mux $procmux$275.
    dead port 1/2 on $mux $procmux$272.
    dead port 2/2 on $mux $procmux$272.
    dead port 1/2 on $mux $procmux$269.
    dead port 2/2 on $mux $procmux$269.
Removed 64 multiplexer ports.
<suppressed ~2 debug messages>

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \forloop_select.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\forloop_select'.
Removed a total of 0 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$365 ($dff) from module forloop_select (D = 5'10000, Q = \sel).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$399 ($dffe) from module forloop_select.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$399 ($dffe) from module forloop_select.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$399 ($dffe) from module forloop_select.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$399 ($dffe) from module forloop_select.
Setting constant 1-bit at position 4 on $auto$ff.cc:262:slice$399 ($dffe) from module forloop_select.
Setting constant 1-bit at position 0 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 1 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 2 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 3 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 4 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 5 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 6 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 7 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 8 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 9 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 10 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 11 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 12 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 13 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 14 on $procdff$383 ($dff) from module forloop_select.
Setting constant 1-bit at position 15 on $procdff$383 ($dff) from module forloop_select.
Adding EN signal on $procdff$364 ($dff) from module forloop_select (D = $or$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/forloop_select.v:0$261_Y, Q = \dout).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \forloop_select..
Removed 2 unused cells and 241 unused wires.
<suppressed ~18 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module forloop_select.

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \forloop_select..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \forloop_select.
Performed a total of 0 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\forloop_select'.
Removed a total of 0 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \forloop_select..

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module forloop_select.

5.16. Finished OPT passes. (There is nothing left to do.)

6. Printing statistics.

=== forloop_select ===

   Number of wires:                 95
   Number of wire bits:           1643
   Number of public wires:           6
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 90
     $and                           17
     $dffe                           1
     $mul                           11
     $not                           15
     $or                            16
     $shl                           30

End of script. Logfile hash: 8ec3a5c166, CPU: user 0.16s system 0.00s, MEM: 13.48 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 43% 4x opt_expr (0 sec), 18% 2x hierarchy (0 sec), ...
