#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jun 25 08:23:07 2023
# Process ID: 12752
# Current directory: C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27504 C:\Users\loghi\OneDrive\Desktop\PDP2023_mult\PDP\fpga\zynq_fpga\zynq_fpga.xpr
# Log file: C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/vivado.log
# Journal file: C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga\vivado.jou
# Running On: Lohit, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8345 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-17exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 08:32:40 2023...
do IP repository 'D:/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:01:04 ; elapsed = 00:00:53 . Memory (MB): peak = 1800.852 ; gain = 392.426
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp with file C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/design_2_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jun 25 08:52:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/synth_1/runme.log
[Sun Jun 25 08:52:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/runme.log
update_module_reference design_2_cpu_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_way_width' by 0 for port or parameter 'cache_way_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_index_width' by 9 for port or parameter 'cache_index_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_offset_width' by 2 for port or parameter 'cache_offset_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'default_cache_address_width' by 21 for port or parameter 'cache_address_width'
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:crossbar_wrap:1.0 - crossbar_wrap_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:module_ref:axi_full2lite_converter:1.0 - axi_full2lite_conver_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:bram:1.0 - bram_0
Adding component instance block -- xilinx.com:module_ref:uart:1.0 - uart_0
Adding component instance block -- xilinx.com:module_ref:cpu:1.0 - cpu_0
Successfully read diagram <design_2> from block design file <C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd>
Upgrading 'C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3420] Updated design_2_cpu_0_0 to use current project options
Wrote  : <C:\Users\loghi\OneDrive\Desktop\PDP2023_mult\PDP\fpga\zynq_fpga\zynq_fpga.srcs\sources_1\bd\design_2\design_2.bd> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1860.234 ; gain = 30.242
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1860.234 ; gain = 30.242
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 09:23:26 2023...
