
---------- Begin Simulation Statistics ----------
final_tick                                  792318500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80968                       # Simulator instruction rate (inst/s)
host_mem_usage                                 861752                       # Number of bytes of host memory used
host_op_rate                                    83824                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.35                       # Real time elapsed on the host
host_tick_rate                               64151475                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1035283                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000792                       # Number of seconds simulated
sim_ticks                                   792318500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.726510                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  151095                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               153044                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17150                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            136905                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 95                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             482                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.lookups                  277041                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   46599                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    102837                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   141666                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             16837                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      89550                       # Number of branches committed
system.cpu.commit.bw_lim_events                 62015                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          615304                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000408                       # Number of instructions committed
system.cpu.commit.committedOps                1035691                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1433234                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.722625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.791241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1050678     73.31%     73.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       208963     14.58%     87.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        62496      4.36%     92.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14707      1.03%     93.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17950      1.25%     94.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        11676      0.81%     95.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1928      0.13%     95.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2821      0.20%     95.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        62015      4.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1433234                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                30618                       # Number of function calls committed.
system.cpu.commit.int_insts                   1016139                       # Number of committed integer instructions.
system.cpu.commit.loads                        160773                       # Number of loads committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           521892     50.39%     50.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          158303     15.28%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            60283      5.82%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              83      0.01%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             138      0.01%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             140      0.01%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            103      0.01%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          160773     15.52%     87.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133941     12.93%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1035691                       # Class of committed instruction
system.cpu.commit.refs                         294714                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1073                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1035283                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.584638                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.584638                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                969900                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   335                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               133644                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2002888                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   215917                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    290438                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  20672                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1063                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 38936                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      277041                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    297626                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1185812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 10378                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2090926                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   41970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.174829                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             329011                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             197789                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.319498                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1535863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.398498                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.658340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1139812     74.21%     74.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    19943      1.30%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52298      3.41%     78.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    27346      1.78%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    47478      3.09%     83.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    35442      2.31%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    40953      2.67%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    52244      3.40%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   120347      7.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1535863                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           48775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                19087                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   156307                       # Number of branches executed
system.cpu.iew.exec_nop                         11438                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.994478                       # Inst execution rate
system.cpu.iew.exec_refs                       489667                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     199655                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  269745                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                312989                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                287                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1963                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               202466                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1787315                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                290012                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             48483                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1575887                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  16019                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                200122                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20672                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                222818                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1928                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              161                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          151                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       152206                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        68509                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        14698                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4389                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1578918                       # num instructions consuming a value
system.cpu.iew.wb_count                       1473899                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.633883                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1000849                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.930117                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1550059                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2272173                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1258853                       # number of integer regfile writes
system.cpu.ipc                               0.631059                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.631059                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                53      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                846363     52.10%     52.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               199719     12.30%     64.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 67893      4.18%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  126      0.01%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  227      0.01%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  208      0.01%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 135      0.01%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               309232     19.04%     87.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              200416     12.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1624372                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1052096                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.647694                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     840      0.08%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 550946     52.37%     52.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  484457     46.05%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     18      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7780      0.74%     99.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8052      0.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2674883                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5842333                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1472515                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2514127                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1775590                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1624372                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 287                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          740522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              8686                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            118                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       523800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1535863                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.057628                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.673684                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              895553     58.31%     58.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              227457     14.81%     73.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              179040     11.66%     84.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               80676      5.25%     90.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               48352      3.15%     93.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               59999      3.91%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16956      1.10%     98.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               20972      1.37%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6858      0.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1535863                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.025074                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1532                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3054                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1384                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2303                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               122                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               75                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               312989                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              202466                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1071891                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
system.cpu.numCycles                          1584638                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  523569                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                914733                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  54244                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   236364                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     16                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    38                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2920612                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1906006                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1827303                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    301303                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 384973                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  20672                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                442065                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   912510                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2622147                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          11890                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                560                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    138585                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            300                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2252                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2972619                       # The number of ROB reads
system.cpu.rob.rob_writes                     3404763                       # The number of ROB writes
system.cpu.timesIdled                             646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1764                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     857                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29045                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        32589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             16                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                762                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13041                       # Transaction distribution
system.membus.trans_dist::CleanEvict               32                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15203                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15201                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           762                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1856256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1856256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15972                       # Request fanout histogram
system.membus.reqLayer0.occupancy            85782000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           83602500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1367                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        28067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          977                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15202                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1226                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          141                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        45736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 49165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       140992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1943616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2084608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13089                       # Total snoops (count)
system.tol2bus.snoopTraffic                    834624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            29667                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000573                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29650     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              29667                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           32297500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23018499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1839000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  605                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                      606                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 605                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                     606                       # number of overall hits
system.l2.demand_misses::.cpu.inst                621                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15344                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15965                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               621                       # number of overall misses
system.l2.overall_misses::.cpu.data             15344                       # number of overall misses
system.l2.overall_misses::total                 15965                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49388500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1333138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1382527000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49388500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1333138500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1382527000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            15345                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16571                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           15345                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16571                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.506525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999935                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.963430                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.506525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999935                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.963430                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79530.595813                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86883.374609                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86597.369245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79530.595813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86883.374609                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86597.369245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13041                       # number of writebacks
system.l2.writebacks::total                     13041                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15965                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15965                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43178500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1179718500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1222897000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43178500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1179718500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1222897000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.506525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.963430                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.506525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.963430                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69530.595813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76884.678050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76598.621986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69530.595813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76884.678050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76598.621986                       # average overall mshr miss latency
system.l2.replacements                          13089                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        15026                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15026                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        15026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          976                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              976                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          976                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          976                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           15203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15203                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1321592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1321592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86929.717819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86929.717819                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        15203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1169582500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1169582500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76931.033349                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76931.033349                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49388500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49388500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.506525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.506525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79530.595813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79530.595813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          621                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          621                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43178500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43178500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.506525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.506525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69530.595813                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69530.595813                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11546000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11546000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81886.524823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81886.524823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10136000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10136000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71886.524823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71886.524823                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2609.820258                       # Cycle average of tags in use
system.l2.tags.total_refs                       32579                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15965                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.040651                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.228682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       572.122968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2037.468609                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.062179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.079645                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          864                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.087769                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    276669                       # Number of tag accesses
system.l2.tags.data_accesses                   276669                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         982016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1021760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       834624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          834624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13041                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13041                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50161646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1239420763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1289582409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50161646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50161646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1053394563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1053394563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1053394563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50161646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1239420763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2342976972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000013908250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          813                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          813                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43352                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12271                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15965                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13041                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15965                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13041                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              810                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    264615250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   79825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               563959000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16574.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35324.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13799                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11293                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15965                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13041                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    476.967725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   445.053252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   117.708393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          149      3.85%      3.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          139      3.59%      7.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           56      1.45%      8.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          161      4.16%     13.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3340     86.24%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.21%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.08%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.13%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12      0.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3873                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.624846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.112123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.075028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           812     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           813                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.009840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.008588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.221730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              811     99.75%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           813                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1021760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  833024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1021760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               834624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1289.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1051.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1289.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1053.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     792269000                       # Total gap between requests
system.mem_ctrls.avgGap                      27313.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       982016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       833024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50161645.853277437389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1239420763.241044998169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1051375172.989145159721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13041                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17604000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    546355000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16181902000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28347.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35607.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1240848.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             14101500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7464765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            57448440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           33982200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        342844740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         15539040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          533459325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        673.288993                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     37649500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     26260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    728409000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13665960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7233270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            56541660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           33961320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        338114880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         19522080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          531117810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        670.333723                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     48006250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     26260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    718052250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       296006                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           296006                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       296006                       # number of overall hits
system.cpu.icache.overall_hits::total          296006                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1620                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1620                       # number of overall misses
system.cpu.icache.overall_misses::total          1620                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72775499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72775499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72775499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72775499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       297626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       297626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       297626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       297626                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005443                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005443                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005443                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005443                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44923.147531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44923.147531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44923.147531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44923.147531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1595                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   113.928571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          977                       # number of writebacks
system.cpu.icache.writebacks::total               977                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          394                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          394                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          394                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          394                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1226                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1226                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1226                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1226                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57704499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57704499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57704499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57704499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004119                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004119                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004119                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004119                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47067.291191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47067.291191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47067.291191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47067.291191                       # average overall mshr miss latency
system.cpu.icache.replacements                    977                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       296006                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          296006                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1620                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72775499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72775499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       297626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       297626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44923.147531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44923.147531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          394                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          394                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57704499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57704499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47067.291191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47067.291191                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.391693                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              297232                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1226                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            242.440457                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.391693                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            596478                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           596478                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       294211                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           294211                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       294264                       # number of overall hits
system.cpu.dcache.overall_hits::total          294264                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       128968                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         128968                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       128971                       # number of overall misses
system.cpu.dcache.overall_misses::total        128971                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10009556585                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10009556585                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10009556585                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10009556585                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       423179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       423179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       423235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       423235                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.304760                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.304760                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.304727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.304727                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77612.714666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77612.714666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77610.909313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77610.909313                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       142014                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1933                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.468184                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15026                       # number of writebacks
system.cpu.dcache.writebacks::total             15026                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       113619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       113619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       113619                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       113619                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        15349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15351                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        15351                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1356544995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1356544995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1356721995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1356721995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036271                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036271                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036271                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036271                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88380.024432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88380.024432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88380.040063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88380.040063                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15034                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       289066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          289066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21465500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21465500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       289359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       289359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73261.092150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73261.092150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83311.594203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83311.594203                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       128668                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128668                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9987869588                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9987869588                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       133813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       133813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.961551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.961551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77625.125035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77625.125035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       113464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       113464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1344833498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1344833498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88452.611023                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88452.611023                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.053571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.053571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       177000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       177000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          172                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        88000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        88000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005780                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005780                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        88000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        88000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        87000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        87000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005780                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005780                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        87000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        87000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           307.216579                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              309928                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15350                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.190749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   307.216579                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.300016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.300016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.308594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            862450                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           862450                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    792318500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    792318500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
