/*
 * M_ADC_register.h
 *
 *  Created on: Aug 9, 2023
 *      Author: Mahmoud
 */

#ifndef MCAL_ADC_M_ADC_REGISTER_H_
#define MCAL_ADC_M_ADC_REGISTER_H_

#define ADC_DATA_REG	*((volatile u16*)0x24)	/*ADC Register Address*/

#define ADCL			*((volatile u8*)0x24)	/*ADCL Register Address*/

#define ADCH			*((volatile u8*)0x25)	/*ADCH Register Address*/

#define ADCSRA			*((volatile u8*)0x26)	/*ADCSRA Register Address*/
/*ADCSRA Bits*/
#define ADCSRA_ADPS0		0
#define ADCSRA_ADPS1		1
#define ADCSRA_ADPS2		2
#define ADCSRA_ADIE			3
#define ADCSRA_ADIF			4
#define ADCSRA_ADATE		5
#define ADCSRA_ADSC			6
#define ADCSRA_ADEN			7

#define ADMUX			*((volatile u8*)0x27)	/*ADMUX Register Address*/
/*ADMUX Bits*/
#define ADMUX_MUX0			0
#define ADMUX_MUX1			1
#define ADMUX_MUX2			2
#define ADMUX_MUX3			3
#define ADMUX_MUX4			4
#define ADMUX_ADLAR			5
#define ADMUX_REFS0			6
#define ADMUX_REFS1			7


#define SFIOR			*((volatile u8*)0x50)	/*SFIOR Register Address*/
/*SFIOR Bits*/
#define SFIOR_ADTS0			5
#define SFIOR_ADTS1			6
#define SFIOR_ADTS2			7

#endif /* MCAL_ADC_M_ADC_REGISTER_H_ */
