

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_6.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                 100000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3ea51ee5200eab1ccf8f22797b4d83ed  /root/gpgpu-sim_distribution/test/FinalProj_Task1/rodinia/rodinia_enabled/LUD/lud-rodinia-3.1
Extracting PTX file and ptxas options    1: lud-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: lud-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: lud-rodinia-3.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: lud-rodinia-3.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: lud-rodinia-3.6.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    7: lud-rodinia-3.7.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    8: lud-rodinia-3.8.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    9: lud-rodinia-3.9.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options   10: lud-rodinia-3.10.sm_62.ptx -arch=sm_62
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/gpgpu-sim_distribution/test/FinalProj_Task1/rodinia/rodinia_enabled/LUD/lud-rodinia-3.1
self exe links to: /root/gpgpu-sim_distribution/test/FinalProj_Task1/rodinia/rodinia_enabled/LUD/lud-rodinia-3.1
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_distribution/test/FinalProj_Task1/rodinia/rodinia_enabled/LUD/lud-rodinia-3.1
Running md5sum using "md5sum /root/gpgpu-sim_distribution/test/FinalProj_Task1/rodinia/rodinia_enabled/LUD/lud-rodinia-3.1 "
self exe links to: /root/gpgpu-sim_distribution/test/FinalProj_Task1/rodinia/rodinia_enabled/LUD/lud-rodinia-3.1
Extracting specific PTX file named lud-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named lud-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named lud-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named lud-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-3.5.sm_62.ptx 
Extracting specific PTX file named lud-rodinia-3.6.sm_30.ptx 
Extracting specific PTX file named lud-rodinia-3.7.sm_35.ptx 
Extracting specific PTX file named lud-rodinia-3.8.sm_50.ptx 
Extracting specific PTX file named lud-rodinia-3.9.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-3.10.sm_62.ptx 
self exe links to: /root/gpgpu-sim_distribution/test/FinalProj_Task1/rodinia/rodinia_enabled/LUD/lud-rodinia-3.1
self exe links to: /root/gpgpu-sim_distribution/test/FinalProj_Task1/rodinia/rodinia_enabled/LUD/lud-rodinia-3.1
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x401e50, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=61, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=64, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=68, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=68, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=68, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x401d70, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x401f30, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =256
Creating matrix internally size=256
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc1d0 (lud-rodinia-3.10.sm_62.ptx:130) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc2a0 (lud-rodinia-3.10.sm_62.ptx:164) setp.gt.u32%p1, %r1, %r87;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc200 (lud-rodinia-3.10.sm_62.ptx:137) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc270 (lud-rodinia-3.10.sm_62.ptx:156) shl.b32 %r58, %r87, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc268 (lud-rodinia-3.10.sm_62.ptx:153) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc270 (lud-rodinia-3.10.sm_62.ptx:156) shl.b32 %r58, %r87, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc2d0 (lud-rodinia-3.10.sm_62.ptx:170) @%p7 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc370 (lud-rodinia-3.10.sm_62.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc368 (lud-rodinia-3.10.sm_62.ptx:192) @%p8 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc370 (lud-rodinia-3.10.sm_62.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc388 (lud-rodinia-3.10.sm_62.ptx:198) @%p9 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc390 (lud-rodinia-3.10.sm_62.ptx:200) add.s32 %r70, %r27, 1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 29185
gpu_sim_insn = 20505
gpu_ipc =       0.7026
gpu_tot_sim_cycle = 29185
gpu_tot_sim_insn = 20505
gpu_tot_ipc =       0.7026
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.0016
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1197 GB/Sec
L2_BW_total  =       0.1197 GB/Sec
gpu_total_sim_rate=2929

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1690
	L1I_total_cache_misses = 15
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 3
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1675
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1690

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2973, 
gpgpu_n_tot_thrd_icount = 95136
gpgpu_n_tot_w_icount = 2973
gpgpu_n_stall_shd_mem = 504
# of global memory access: 31
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:35180	W0_Scoreboard:20215	W1:314	W2:294	W3:274	W4:254	W5:234	W6:214	W7:194	W8:174	W9:154	W10:134	W11:114	W12:94	W13:74	W14:54	W15:31	W16:366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2973	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 120 {8:15,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 2400 {40:60,}
maxmflatency = 254 
max_icnt2mem_latency = 44 
maxmrqlatency = 12 
max_icnt2sh_latency = 7 
averagemflatency = 133 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:25 	12 	0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15 	1 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 62/8 = 7.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        254         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       132         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        132         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38511 n_act=2 n_pre=0 n_ref_event=23594448 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005192
n_activity=101 dram_eff=0.198
bk0: 2a 38509i bk1: 0a 38523i bk2: 8a 38499i bk3: 0a 38523i bk4: 0a 38523i bk5: 0a 38523i bk6: 0a 38523i bk7: 0a 38523i bk8: 0a 38523i bk9: 0a 38523i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38523i bk13: 0a 38523i bk14: 0a 38523i bk15: 0a 38523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000519 
total_CMD = 38523 
util_bw = 20 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 38472 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38511 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 23594448 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38514 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004153
n_activity=61 dram_eff=0.2623
bk0: 0a 38523i bk1: 0a 38524i bk2: 8a 38499i bk3: 0a 38522i bk4: 0a 38522i bk5: 0a 38523i bk6: 0a 38523i bk7: 0a 38523i bk8: 0a 38523i bk9: 0a 38523i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38523i bk13: 0a 38523i bk14: 0a 38523i bk15: 0a 38523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000415 
total_CMD = 38523 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 38489 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38514 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119409
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38514 n_act=1 n_pre=0 n_ref_event=15200 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004153
n_activity=61 dram_eff=0.2623
bk0: 0a 38523i bk1: 0a 38524i bk2: 8a 38499i bk3: 0a 38522i bk4: 0a 38522i bk5: 0a 38523i bk6: 0a 38523i bk7: 0a 38523i bk8: 0a 38523i bk9: 0a 38523i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38523i bk13: 0a 38523i bk14: 0a 38523i bk15: 0a 38523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000415 
total_CMD = 38523 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 38489 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38514 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 15200 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111622
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38514 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004153
n_activity=61 dram_eff=0.2623
bk0: 0a 38523i bk1: 0a 38524i bk2: 8a 38499i bk3: 0a 38522i bk4: 0a 38522i bk5: 0a 38523i bk6: 0a 38523i bk7: 0a 38523i bk8: 0a 38523i bk9: 0a 38523i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38523i bk13: 0a 38523i bk14: 0a 38523i bk15: 0a 38523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000415 
total_CMD = 38523 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 38489 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38514 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00116813
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38509 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000623
n_activity=101 dram_eff=0.2376
bk0: 0a 38524i bk1: 4a 38506i bk2: 8a 38499i bk3: 0a 38522i bk4: 0a 38522i bk5: 0a 38522i bk6: 0a 38523i bk7: 0a 38523i bk8: 0a 38523i bk9: 0a 38523i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38523i bk13: 0a 38523i bk14: 0a 38523i bk15: 0a 38523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000623 
total_CMD = 38523 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 38466 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38509 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000312 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218052
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38505 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008307
n_activity=122 dram_eff=0.2623
bk0: 0a 38524i bk1: 8a 38501i bk2: 8a 38498i bk3: 0a 38522i bk4: 0a 38522i bk5: 0a 38522i bk6: 0a 38522i bk7: 0a 38522i bk8: 0a 38522i bk9: 0a 38522i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38524i bk13: 0a 38524i bk14: 0a 38524i bk15: 0a 38524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000831 
total_CMD = 38523 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 38455 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38505 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00228435

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 10, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 156
L2_total_cache_misses = 62
L2_total_cache_miss_rate = 0.3974
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=156
icnt_total_pkts_simt_to_mem=62
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07389
	minimum = 5
	maximum = 6
Network latency average = 5.07389
	minimum = 5
	maximum = 6
Slowest packet = 143
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000257616
	minimum = 0 (at node 1)
	maximum = 0.00161042 (at node 0)
Accepted packet rate average = 0.000257616
	minimum = 0 (at node 1)
	maximum = 0.00534521 (at node 0)
Injected flit rate average = 0.000276652
	minimum = 0 (at node 1)
	maximum = 0.00212438 (at node 0)
Accepted flit rate average= 0.000276652
	minimum = 0 (at node 1)
	maximum = 0.00534521 (at node 0)
Injected packet length average = 1.07389
Accepted packet length average = 1.07389
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.07389 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Network latency average = 5.07389 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000257616 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00161042 (1 samples)
Accepted packet rate average = 0.000257616 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00534521 (1 samples)
Injected flit rate average = 0.000276652 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00212438 (1 samples)
Accepted flit rate average = 0.000276652 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00534521 (1 samples)
Injected packet size average = 1.07389 (1 samples)
Accepted packet size average = 1.07389 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 2929 (inst/sec)
gpgpu_simulation_rate = 4169 (cycle/sec)
gpgpu_silicon_slowdown = 167905x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc688 (lud-rodinia-3.10.sm_62.ptx:315) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccc0 (lud-rodinia-3.10.sm_62.ptx:520) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc690 (lud-rodinia-3.10.sm_62.ptx:316) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca38 (lud-rodinia-3.10.sm_62.ptx:437) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xca30 (lud-rodinia-3.10.sm_62.ptx:434) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccc0 (lud-rodinia-3.10.sm_62.ptx:520) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xccd8 (lud-rodinia-3.10.sm_62.ptx:523) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6a8 (lud-rodinia-3.10.sm_62.ptx:1355) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcce0 (lud-rodinia-3.10.sm_62.ptx:524) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd948 (lud-rodinia-3.10.sm_62.ptx:925) mov.u32 %r75, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd940 (lud-rodinia-3.10.sm_62.ptx:922) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6a8 (lud-rodinia-3.10.sm_62.ptx:1355) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe6c0 (lud-rodinia-3.10.sm_62.ptx:1358) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeba8 (lud-rodinia-3.10.sm_62.ptx:1521) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe6c8 (lud-rodinia-3.10.sm_62.ptx:1359) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a0 (lud-rodinia-3.10.sm_62.ptx:1454) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe998 (lud-rodinia-3.10.sm_62.ptx:1451) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeba8 (lud-rodinia-3.10.sm_62.ptx:1521) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 31932
gpu_sim_insn = 295200
gpu_ipc =       9.2446
gpu_tot_sim_cycle = 61117
gpu_tot_sim_insn = 315705
gpu_tot_ipc =       5.1656
gpu_tot_issued_cta = 16
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0732
partiton_level_parallism_total  =       0.0390
partiton_level_parallism_util =       1.0522
partiton_level_parallism_util_total  =       1.0511
L2_BW  =       5.8883 GB/Sec
L2_BW_total  =       3.1337 GB/Sec
gpu_total_sim_rate=12628

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10840
	L1I_total_cache_misses = 1170
	L1I_total_cache_miss_rate = 0.1079
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 110, Miss = 64, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 79, Miss = 32, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1216
	L1D_total_cache_misses = 720
	L1D_total_cache_miss_rate = 0.5921
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 138
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.3261
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 93
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9670
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1170
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10840

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4179, 
gpgpu_n_tot_thrd_icount = 674016
gpgpu_n_tot_w_icount = 21063
gpgpu_n_stall_shd_mem = 3864
# of global memory access: 1216
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 720
gpgpu_n_mem_write_global = 480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11776
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 100216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3864
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:705	W0_Idle:789677	W0_Scoreboard:204105	W1:314	W2:294	W3:274	W4:254	W5:234	W6:214	W7:194	W8:174	W9:154	W10:134	W11:114	W12:94	W13:74	W14:54	W15:31	W16:18051	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:405
single_issue_nums: WS0:21063	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5760 {8:720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34560 {72:480,}
traffic_breakdown_coretomem[INST_ACC_R] = 9360 {8:1170,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115200 {40:2880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7680 {8:960,}
traffic_breakdown_memtocore[INST_ACC_R] = 187200 {40:4680,}
maxmflatency = 255 
max_icnt2mem_latency = 48 
maxmrqlatency = 12 
max_icnt2sh_latency = 7 
averagemflatency = 131 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:194 	129 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1150 	29 	6 	1200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 366/14 = 26.142857
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        254       132       133         0       133         0       132         0       132         0       132         0         0         0         0         0
dram[1]:        132       132         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        132       134         0       132         0       132         0       132         0       132         0       132         0         0         0         0
dram[3]:        132       139         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        253       132       132         0       132         0       132         0       132         0       132         0         0         0         0         0
dram[5]:        255       132         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80603 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001636
n_activity=414 dram_eff=0.3188
bk0: 2a 80659i bk1: 0a 80673i bk2: 32a 80615i bk3: 32a 80613i bk4: 0a 80671i bk5: 0a 80671i bk6: 0a 80671i bk7: 0a 80671i bk8: 0a 80671i bk9: 0a 80671i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80672i bk13: 0a 80673i bk14: 0a 80673i bk15: 0a 80673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001636 
total_CMD = 80672 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 80455 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80603 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000818 
Either_Row_CoL_Bus_Util = 0.000855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80606 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001587
n_activity=374 dram_eff=0.3422
bk0: 0a 80673i bk1: 0a 80674i bk2: 32a 80614i bk3: 32a 80613i bk4: 0a 80670i bk5: 0a 80671i bk6: 0a 80671i bk7: 0a 80671i bk8: 0a 80671i bk9: 0a 80671i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80672i bk13: 0a 80673i bk14: 0a 80673i bk15: 0a 80673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001587 
total_CMD = 80672 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 80472 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80606 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000793 
Either_Row_CoL_Bus_Util = 0.000818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80614 n_act=2 n_pre=0 n_ref_event=15200 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001388
n_activity=332 dram_eff=0.3373
bk0: 0a 80673i bk1: 0a 80674i bk2: 32a 80615i bk3: 24a 80627i bk4: 0a 80670i bk5: 0a 80671i bk6: 0a 80671i bk7: 0a 80671i bk8: 0a 80671i bk9: 0a 80671i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80672i bk13: 0a 80673i bk14: 0a 80673i bk15: 0a 80673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001388 
total_CMD = 80672 
util_bw = 112 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 80494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80614 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000694 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161146
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80614 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001388
n_activity=332 dram_eff=0.3373
bk0: 0a 80673i bk1: 0a 80674i bk2: 32a 80615i bk3: 24a 80626i bk4: 0a 80670i bk5: 0a 80671i bk6: 0a 80671i bk7: 0a 80671i bk8: 0a 80671i bk9: 0a 80671i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80672i bk13: 0a 80673i bk14: 0a 80673i bk15: 0a 80673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001388 
total_CMD = 80672 
util_bw = 112 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 80494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80614 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000694 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164865
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80609 n_act=3 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001488
n_activity=372 dram_eff=0.3226
bk0: 0a 80674i bk1: 4a 80656i bk2: 32a 80615i bk3: 24a 80623i bk4: 0a 80670i bk5: 0a 80670i bk6: 0a 80671i bk7: 0a 80671i bk8: 0a 80671i bk9: 0a 80671i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80672i bk13: 0a 80673i bk14: 0a 80673i bk15: 0a 80673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001488 
total_CMD = 80672 
util_bw = 120 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 80471 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80609 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 60 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000744 
Either_Row_CoL_Bus_Util = 0.000781 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0021073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80605 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001587
n_activity=393 dram_eff=0.3257
bk0: 0a 80674i bk1: 8a 80651i bk2: 32a 80616i bk3: 24a 80624i bk4: 0a 80670i bk5: 0a 80670i bk6: 0a 80670i bk7: 0a 80670i bk8: 0a 80670i bk9: 0a 80670i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80673i bk13: 0a 80674i bk14: 0a 80674i bk15: 0a 80674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001587 
total_CMD = 80672 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 80460 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80605 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000793 
Either_Row_CoL_Bus_Util = 0.000831 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00215688

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1410, Miss = 34, Miss_rate = 0.024, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 600, Miss = 32, Miss_rate = 0.053, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 504, Miss = 32, Miss_rate = 0.063, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 600, Miss = 32, Miss_rate = 0.053, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 504, Miss = 32, Miss_rate = 0.063, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 1240, Miss = 24, Miss_rate = 0.019, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[6]: Access = 504, Miss = 32, Miss_rate = 0.063, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 480, Miss = 24, Miss_rate = 0.050, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[8]: Access = 1248, Miss = 32, Miss_rate = 0.026, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 484, Miss = 28, Miss_rate = 0.058, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[10]: Access = 488, Miss = 32, Miss_rate = 0.066, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 488, Miss = 32, Miss_rate = 0.066, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 8550
L2_total_cache_misses = 366
L2_total_cache_miss_rate = 0.0428
L2_total_cache_pending_hits = 684
L2_total_cache_reservation_fails = 5397
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3632
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 684
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 91
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5397
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2880
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4680
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5397
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8550
icnt_total_pkts_simt_to_mem=2865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06942
	minimum = 5
	maximum = 19
Network latency average = 5.06942
	minimum = 5
	maximum = 19
Slowest packet = 217
Flit latency average = 5.03965
	minimum = 5
	maximum = 19
Slowest flit = 232
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0124477
	minimum = 0.00441563 (at node 1)
	maximum = 0.0427784 (at node 15)
Accepted packet rate average = 0.0124477
	minimum = 0.00407115 (at node 22)
	maximum = 0.0176625 (at node 2)
Injected flit rate average = 0.0129871
	minimum = 0.00538645 (at node 1)
	maximum = 0.0427784 (at node 15)
Accepted flit rate average= 0.0129871
	minimum = 0.00469748 (at node 22)
	maximum = 0.0176625 (at node 2)
Injected packet length average = 1.04333
Accepted packet length average = 1.04333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.07166 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12.5 (2 samples)
Network latency average = 5.07166 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12.5 (2 samples)
Flit latency average = 5.01983 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00635268 (2 samples)
	minimum = 0.00220782 (2 samples)
	maximum = 0.0221944 (2 samples)
Accepted packet rate average = 0.00635268 (2 samples)
	minimum = 0.00203558 (2 samples)
	maximum = 0.0115039 (2 samples)
Injected flit rate average = 0.00663187 (2 samples)
	minimum = 0.00269322 (2 samples)
	maximum = 0.0224514 (2 samples)
Accepted flit rate average = 0.00663187 (2 samples)
	minimum = 0.00234874 (2 samples)
	maximum = 0.0115039 (2 samples)
Injected packet size average = 1.04395 (2 samples)
Accepted packet size average = 1.04395 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 12628 (inst/sec)
gpgpu_simulation_rate = 2444 (cycle/sec)
gpgpu_silicon_slowdown = 286415x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 10687
gpu_sim_insn = 5356800
gpu_ipc =     501.2445
gpu_tot_sim_cycle = 71804
gpu_tot_sim_insn = 5672505
gpu_tot_ipc =      78.9998
gpu_tot_issued_cta = 241
gpu_occupancy = 74.8431% 
gpu_tot_occupancy = 19.1323% 
max_total_param_size = 0
gpu_stall_dramfull = 4637
gpu_stall_icnt2sh    = 6533
partiton_level_parallism =       1.1391
partiton_level_parallism_total  =       0.2028
partiton_level_parallism_util =       1.9560
partiton_level_parallism_util_total  =       1.7142
L2_BW  =      86.9758 GB/Sec
L2_BW_total  =      15.6124 GB/Sec
gpu_total_sim_rate=103136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 95440
	L1I_total_cache_misses = 3100
	L1I_total_cache_miss_rate = 0.0325
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4835
L1D_cache:
	L1D_cache_core[0]: Access = 1070, Miss = 626, Miss_rate = 0.585, Pending_hits = 104, Reservation_fails = 726
	L1D_cache_core[1]: Access = 1103, Miss = 576, Miss_rate = 0.522, Pending_hits = 91, Reservation_fails = 330
	L1D_cache_core[2]: Access = 975, Miss = 601, Miss_rate = 0.616, Pending_hits = 87, Reservation_fails = 826
	L1D_cache_core[3]: Access = 1103, Miss = 686, Miss_rate = 0.622, Pending_hits = 83, Reservation_fails = 769
	L1D_cache_core[4]: Access = 975, Miss = 592, Miss_rate = 0.607, Pending_hits = 84, Reservation_fails = 508
	L1D_cache_core[5]: Access = 1039, Miss = 624, Miss_rate = 0.601, Pending_hits = 108, Reservation_fails = 541
	L1D_cache_core[6]: Access = 1039, Miss = 579, Miss_rate = 0.557, Pending_hits = 83, Reservation_fails = 315
	L1D_cache_core[7]: Access = 1103, Miss = 644, Miss_rate = 0.584, Pending_hits = 91, Reservation_fails = 290
	L1D_cache_core[8]: Access = 1039, Miss = 624, Miss_rate = 0.601, Pending_hits = 62, Reservation_fails = 286
	L1D_cache_core[9]: Access = 1039, Miss = 636, Miss_rate = 0.612, Pending_hits = 116, Reservation_fails = 627
	L1D_cache_core[10]: Access = 975, Miss = 570, Miss_rate = 0.585, Pending_hits = 98, Reservation_fails = 438
	L1D_cache_core[11]: Access = 1039, Miss = 608, Miss_rate = 0.585, Pending_hits = 106, Reservation_fails = 557
	L1D_cache_core[12]: Access = 1039, Miss = 624, Miss_rate = 0.601, Pending_hits = 98, Reservation_fails = 299
	L1D_cache_core[13]: Access = 1039, Miss = 666, Miss_rate = 0.641, Pending_hits = 79, Reservation_fails = 484
	L1D_cache_core[14]: Access = 1039, Miss = 656, Miss_rate = 0.631, Pending_hits = 106, Reservation_fails = 381
	L1D_total_cache_accesses = 15616
	L1D_total_cache_misses = 9312
	L1D_total_cache_miss_rate = 0.5963
	L1D_total_cache_pending_hits = 1396
	L1D_total_cache_reservation_fails = 7377
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 5538
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5493
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 92340
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3100
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4835
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11536
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4080
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 95440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2077
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5275
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 22
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4835
ctas_completed 241, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
4458, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 
gpgpu_n_tot_thrd_icount = 6030816
gpgpu_n_tot_w_icount = 188463
gpgpu_n_stall_shd_mem = 11231
# of global memory access: 15783
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9204
gpgpu_n_mem_write_global = 4080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184576
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 2058616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3864
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 167
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38572	W0_Idle:804606	W0_Scoreboard:294715	W1:314	W2:294	W3:274	W4:254	W5:234	W6:214	W7:194	W8:174	W9:154	W10:134	W11:114	W12:94	W13:74	W14:54	W15:31	W16:18051	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:167805
single_issue_nums: WS0:104763	WS1:83700	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73632 {8:9204,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 293760 {72:4080,}
traffic_breakdown_coretomem[INST_ACC_R] = 10080 {8:1260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1472640 {40:36816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65280 {8:8160,}
traffic_breakdown_memtocore[INST_ACC_R] = 201600 {40:5040,}
maxmflatency = 1457 
max_icnt2mem_latency = 565 
maxmrqlatency = 12 
max_icnt2sh_latency = 199 
averagemflatency = 296 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 58 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29907 	8538 	4805 	1756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1216 	46 	10 	11080 	584 	1230 	388 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6650 	5451 	5736 	7655 	15945 	3569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	7 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        941       353      1439       349       672       279       768       236       630       210       608       147         0         0         0         0
dram[1]:        412       299       404       284       287       217       299       231       176       210       179       174         0         0         0         0
dram[2]:        417      1053       414      1457       286       689       234       740       187       637       168       639         0         0         0         0
dram[3]:        403       312       395       311       202       189       237       198       224       160       164       172         0         0         0         0
dram[4]:       1068       382      1448       378       542       296       589       240       303       199       304       155         0         0         0         0
dram[5]:        378       349       378       344       201       236       208       237       166       198       178       158         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94778 n_nop=94709 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001393
n_activity=414 dram_eff=0.3188
bk0: 2a 94765i bk1: 0a 94779i bk2: 32a 94721i bk3: 32a 94719i bk4: 0a 94777i bk5: 0a 94777i bk6: 0a 94777i bk7: 0a 94777i bk8: 0a 94777i bk9: 0a 94777i bk10: 0a 94777i bk11: 0a 94778i bk12: 0a 94778i bk13: 0a 94779i bk14: 0a 94779i bk15: 0a 94779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001393 
total_CMD = 94778 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 94561 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94778 
n_nop = 94709 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000696 
Either_Row_CoL_Bus_Util = 0.000728 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016143
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94778 n_nop=94712 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001351
n_activity=374 dram_eff=0.3422
bk0: 0a 94779i bk1: 0a 94780i bk2: 32a 94720i bk3: 32a 94719i bk4: 0a 94776i bk5: 0a 94777i bk6: 0a 94777i bk7: 0a 94777i bk8: 0a 94777i bk9: 0a 94777i bk10: 0a 94777i bk11: 0a 94778i bk12: 0a 94778i bk13: 0a 94779i bk14: 0a 94779i bk15: 0a 94779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001351 
total_CMD = 94778 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 94578 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94778 
n_nop = 94712 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000675 
Either_Row_CoL_Bus_Util = 0.000696 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94778 n_nop=94712 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001351
n_activity=374 dram_eff=0.3422
bk0: 0a 94779i bk1: 0a 94780i bk2: 32a 94721i bk3: 32a 94722i bk4: 0a 94776i bk5: 0a 94777i bk6: 0a 94777i bk7: 0a 94777i bk8: 0a 94777i bk9: 0a 94777i bk10: 0a 94777i bk11: 0a 94778i bk12: 0a 94778i bk13: 0a 94779i bk14: 0a 94779i bk15: 0a 94779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001351 
total_CMD = 94778 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 94578 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94778 
n_nop = 94712 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000675 
Either_Row_CoL_Bus_Util = 0.000696 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146659
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94778 n_nop=94712 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001351
n_activity=374 dram_eff=0.3422
bk0: 0a 94779i bk1: 0a 94780i bk2: 32a 94721i bk3: 32a 94721i bk4: 0a 94776i bk5: 0a 94777i bk6: 0a 94777i bk7: 0a 94777i bk8: 0a 94777i bk9: 0a 94777i bk10: 0a 94777i bk11: 0a 94778i bk12: 0a 94778i bk13: 0a 94779i bk14: 0a 94779i bk15: 0a 94779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001351 
total_CMD = 94778 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 94578 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94778 
n_nop = 94712 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000675 
Either_Row_CoL_Bus_Util = 0.000696 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150879
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94778 n_nop=94707 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001435
n_activity=414 dram_eff=0.3285
bk0: 0a 94780i bk1: 4a 94762i bk2: 32a 94721i bk3: 32a 94717i bk4: 0a 94776i bk5: 0a 94776i bk6: 0a 94777i bk7: 0a 94777i bk8: 0a 94777i bk9: 0a 94777i bk10: 0a 94777i bk11: 0a 94778i bk12: 0a 94778i bk13: 0a 94779i bk14: 0a 94779i bk15: 0a 94779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001435 
total_CMD = 94778 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 94555 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94778 
n_nop = 94707 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000717 
Either_Row_CoL_Bus_Util = 0.000749 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94778 n_nop=94711 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001351
n_activity=393 dram_eff=0.3257
bk0: 0a 94780i bk1: 8a 94757i bk2: 32a 94722i bk3: 24a 94730i bk4: 0a 94776i bk5: 0a 94776i bk6: 0a 94776i bk7: 0a 94776i bk8: 0a 94776i bk9: 0a 94776i bk10: 0a 94777i bk11: 0a 94778i bk12: 0a 94779i bk13: 0a 94780i bk14: 0a 94780i bk15: 0a 94780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001351 
total_CMD = 94778 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 94566 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94778 
n_nop = 94711 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000675 
Either_Row_CoL_Bus_Util = 0.000707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7142, Miss = 34, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 3204, Miss = 32, Miss_rate = 0.010, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 3284, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 3256, Miss = 32, Miss_rate = 0.010, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 3244, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 7008, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 3300, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 3240, Miss = 32, Miss_rate = 0.010, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 6892, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 3204, Miss = 36, Miss_rate = 0.011, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 3132, Miss = 32, Miss_rate = 0.010, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 3140, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 50046
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0078
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3900
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36816
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5040
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=50046
icnt_total_pkts_simt_to_mem=18639
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.3597
	minimum = 5
	maximum = 372
Network latency average = 48.0373
	minimum = 5
	maximum = 369
Slowest packet = 34225
Flit latency average = 45.3716
	minimum = 5
	maximum = 369
Slowest flit = 35912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.186
	minimum = 0.0698044 (at node 10)
	maximum = 0.539721 (at node 20)
Accepted packet rate average = 0.186
	minimum = 0.0758866 (at node 16)
	maximum = 0.284458 (at node 3)
Injected flit rate average = 0.198476
	minimum = 0.0907645 (at node 10)
	maximum = 0.539721 (at node 20)
Accepted flit rate average= 0.198476
	minimum = 0.10583 (at node 16)
	maximum = 0.284458 (at node 3)
Injected packet length average = 1.06708
Accepted packet length average = 1.06708
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.501 (3 samples)
	minimum = 5 (3 samples)
	maximum = 132.333 (3 samples)
Network latency average = 19.3935 (3 samples)
	minimum = 5 (3 samples)
	maximum = 131.333 (3 samples)
Flit latency average = 18.4704 (3 samples)
	minimum = 5 (3 samples)
	maximum = 131 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.066235 (3 samples)
	minimum = 0.02474 (3 samples)
	maximum = 0.194703 (3 samples)
Accepted packet rate average = 0.066235 (3 samples)
	minimum = 0.0266526 (3 samples)
	maximum = 0.102488 (3 samples)
Injected flit rate average = 0.0705799 (3 samples)
	minimum = 0.0320503 (3 samples)
	maximum = 0.194875 (3 samples)
Accepted flit rate average = 0.0705799 (3 samples)
	minimum = 0.0368423 (3 samples)
	maximum = 0.102488 (3 samples)
Injected packet size average = 1.0656 (3 samples)
Accepted packet size average = 1.0656 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 55 sec (55 sec)
gpgpu_simulation_rate = 103136 (inst/sec)
gpgpu_simulation_rate = 1305 (cycle/sec)
gpgpu_silicon_slowdown = 536398x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 98934
gpu_tot_sim_insn = 5693010
gpu_tot_ipc =      57.5435
gpu_tot_issued_cta = 242
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.4623% 
max_total_param_size = 0
gpu_stall_dramfull = 4637
gpu_stall_icnt2sh    = 6533
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1476
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7104
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      11.3660 GB/Sec
gpu_total_sim_rate=93328

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 97130
	L1I_total_cache_misses = 3115
	L1I_total_cache_miss_rate = 0.0321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4835
L1D_cache:
	L1D_cache_core[0]: Access = 1070, Miss = 626, Miss_rate = 0.585, Pending_hits = 104, Reservation_fails = 726
	L1D_cache_core[1]: Access = 1103, Miss = 576, Miss_rate = 0.522, Pending_hits = 91, Reservation_fails = 330
	L1D_cache_core[2]: Access = 975, Miss = 601, Miss_rate = 0.616, Pending_hits = 87, Reservation_fails = 826
	L1D_cache_core[3]: Access = 1103, Miss = 686, Miss_rate = 0.622, Pending_hits = 83, Reservation_fails = 769
	L1D_cache_core[4]: Access = 1006, Miss = 608, Miss_rate = 0.604, Pending_hits = 84, Reservation_fails = 508
	L1D_cache_core[5]: Access = 1039, Miss = 624, Miss_rate = 0.601, Pending_hits = 108, Reservation_fails = 541
	L1D_cache_core[6]: Access = 1039, Miss = 579, Miss_rate = 0.557, Pending_hits = 83, Reservation_fails = 315
	L1D_cache_core[7]: Access = 1103, Miss = 644, Miss_rate = 0.584, Pending_hits = 91, Reservation_fails = 290
	L1D_cache_core[8]: Access = 1039, Miss = 624, Miss_rate = 0.601, Pending_hits = 62, Reservation_fails = 286
	L1D_cache_core[9]: Access = 1039, Miss = 636, Miss_rate = 0.612, Pending_hits = 116, Reservation_fails = 627
	L1D_cache_core[10]: Access = 975, Miss = 570, Miss_rate = 0.585, Pending_hits = 98, Reservation_fails = 438
	L1D_cache_core[11]: Access = 1039, Miss = 608, Miss_rate = 0.585, Pending_hits = 106, Reservation_fails = 557
	L1D_cache_core[12]: Access = 1039, Miss = 624, Miss_rate = 0.601, Pending_hits = 98, Reservation_fails = 299
	L1D_cache_core[13]: Access = 1039, Miss = 666, Miss_rate = 0.641, Pending_hits = 79, Reservation_fails = 484
	L1D_cache_core[14]: Access = 1039, Miss = 656, Miss_rate = 0.631, Pending_hits = 106, Reservation_fails = 381
	L1D_total_cache_accesses = 15647
	L1D_total_cache_misses = 9328
	L1D_total_cache_miss_rate = 0.5962
	L1D_total_cache_pending_hits = 1396
	L1D_total_cache_reservation_fails = 7377
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 5541
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 94015
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3115
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4835
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11552
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4095
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 97130

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2077
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5275
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 22
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4835
ctas_completed 242, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
4458, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 
gpgpu_n_tot_thrd_icount = 6125952
gpgpu_n_tot_w_icount = 191436
gpgpu_n_stall_shd_mem = 11735
# of global memory access: 15814
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9220
gpgpu_n_mem_write_global = 4095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184832
gpgpu_n_store_insn = 65520
gpgpu_n_shmem_insn = 2063312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 167
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38572	W0_Idle:835899	W0_Scoreboard:314707	W1:628	W2:588	W3:548	W4:508	W5:468	W6:428	W7:388	W8:348	W9:308	W10:268	W11:228	W12:188	W13:148	W14:108	W15:62	W16:18417	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:167805
single_issue_nums: WS0:107736	WS1:83700	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73760 {8:9220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294840 {72:4095,}
traffic_breakdown_coretomem[INST_ACC_R] = 10200 {8:1275,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1475200 {40:36880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65520 {8:8190,}
traffic_breakdown_memtocore[INST_ACC_R] = 204000 {40:5100,}
maxmflatency = 1457 
max_icnt2mem_latency = 565 
maxmrqlatency = 12 
max_icnt2sh_latency = 199 
averagemflatency = 295 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 57 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30001 	8538 	4805 	1756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1231 	46 	10 	11111 	584 	1230 	388 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6744 	5451 	5736 	7655 	15945 	3569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	7 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        941       353      1439       349       672       279       768       236       630       210       608       147         0         0         0         0
dram[1]:        412       299       404       284       287       217       299       231       176       210       179       174         0         0         0         0
dram[2]:        417      1053       414      1457       286       689       234       740       187       637       168       639         0         0         0         0
dram[3]:        403       312       395       311       202       189       237       198       224       160       164       172         0         0         0         0
dram[4]:       1068       382      1448       378       542       296       589       240       303       199       304       155         0         0         0         0
dram[5]:        378       349       378       344       201       236       208       237       166       198       178       158         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130589 n_nop=130520 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001011
n_activity=414 dram_eff=0.3188
bk0: 2a 130576i bk1: 0a 130590i bk2: 32a 130532i bk3: 32a 130530i bk4: 0a 130588i bk5: 0a 130588i bk6: 0a 130588i bk7: 0a 130588i bk8: 0a 130588i bk9: 0a 130588i bk10: 0a 130588i bk11: 0a 130589i bk12: 0a 130589i bk13: 0a 130590i bk14: 0a 130590i bk15: 0a 130590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001011 
total_CMD = 130589 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 130372 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130589 
n_nop = 130520 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117161
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130589 n_nop=130523 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009802
n_activity=374 dram_eff=0.3422
bk0: 0a 130590i bk1: 0a 130591i bk2: 32a 130531i bk3: 32a 130530i bk4: 0a 130587i bk5: 0a 130588i bk6: 0a 130588i bk7: 0a 130588i bk8: 0a 130588i bk9: 0a 130588i bk10: 0a 130588i bk11: 0a 130589i bk12: 0a 130589i bk13: 0a 130590i bk14: 0a 130590i bk15: 0a 130590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000980 
total_CMD = 130589 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 130389 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130589 
n_nop = 130523 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111035
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130589 n_nop=130523 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009802
n_activity=374 dram_eff=0.3422
bk0: 0a 130590i bk1: 0a 130591i bk2: 32a 130532i bk3: 32a 130533i bk4: 0a 130587i bk5: 0a 130588i bk6: 0a 130588i bk7: 0a 130588i bk8: 0a 130588i bk9: 0a 130588i bk10: 0a 130588i bk11: 0a 130589i bk12: 0a 130589i bk13: 0a 130590i bk14: 0a 130590i bk15: 0a 130590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000980 
total_CMD = 130589 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 130389 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130589 
n_nop = 130523 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106441
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130589 n_nop=130523 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009802
n_activity=374 dram_eff=0.3422
bk0: 0a 130590i bk1: 0a 130591i bk2: 32a 130532i bk3: 32a 130532i bk4: 0a 130587i bk5: 0a 130588i bk6: 0a 130588i bk7: 0a 130588i bk8: 0a 130588i bk9: 0a 130588i bk10: 0a 130588i bk11: 0a 130589i bk12: 0a 130589i bk13: 0a 130590i bk14: 0a 130590i bk15: 0a 130590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000980 
total_CMD = 130589 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 130389 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130589 
n_nop = 130523 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109504
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130589 n_nop=130518 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001041
n_activity=414 dram_eff=0.3285
bk0: 0a 130591i bk1: 4a 130573i bk2: 32a 130532i bk3: 32a 130528i bk4: 0a 130587i bk5: 0a 130587i bk6: 0a 130588i bk7: 0a 130588i bk8: 0a 130588i bk9: 0a 130588i bk10: 0a 130588i bk11: 0a 130589i bk12: 0a 130589i bk13: 0a 130590i bk14: 0a 130590i bk15: 0a 130590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001041 
total_CMD = 130589 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 130366 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130589 
n_nop = 130518 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137071
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130589 n_nop=130522 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009802
n_activity=393 dram_eff=0.3257
bk0: 0a 130591i bk1: 8a 130568i bk2: 32a 130533i bk3: 24a 130541i bk4: 0a 130587i bk5: 0a 130587i bk6: 0a 130587i bk7: 0a 130587i bk8: 0a 130587i bk9: 0a 130587i bk10: 0a 130588i bk11: 0a 130589i bk12: 0a 130590i bk13: 0a 130591i bk14: 0a 130591i bk15: 0a 130591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000980 
total_CMD = 130589 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 130377 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130589 
n_nop = 130522 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133242

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7180, Miss = 34, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 3204, Miss = 32, Miss_rate = 0.010, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 3292, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 3256, Miss = 32, Miss_rate = 0.010, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 3252, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 7038, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 3308, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 3240, Miss = 32, Miss_rate = 0.010, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 6934, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 3208, Miss = 36, Miss_rate = 0.011, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 3140, Miss = 32, Miss_rate = 0.010, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 3148, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 50200
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0078
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3960
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36880
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8190
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5100
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=50200
icnt_total_pkts_simt_to_mem=18700
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 64745
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 68685
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 4)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 4)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6445 (4 samples)
	minimum = 5 (4 samples)
	maximum = 100.75 (4 samples)
Network latency average = 15.8139 (4 samples)
	minimum = 5 (4 samples)
	maximum = 100 (4 samples)
Flit latency average = 15.1028 (4 samples)
	minimum = 5 (4 samples)
	maximum = 99.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0497445 (4 samples)
	minimum = 0.018555 (4 samples)
	maximum = 0.146451 (4 samples)
Accepted packet rate average = 0.0497445 (4 samples)
	minimum = 0.0199894 (4 samples)
	maximum = 0.0782855 (4 samples)
Injected flit rate average = 0.0530083 (4 samples)
	minimum = 0.0240377 (4 samples)
	maximum = 0.146718 (4 samples)
Accepted flit rate average = 0.0530083 (4 samples)
	minimum = 0.0276317 (4 samples)
	maximum = 0.0782855 (4 samples)
Injected packet size average = 1.06561 (4 samples)
Accepted packet size average = 1.06561 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 1 sec (61 sec)
gpgpu_simulation_rate = 93328 (inst/sec)
gpgpu_simulation_rate = 1621 (cycle/sec)
gpgpu_silicon_slowdown = 431832x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 25170
gpu_sim_insn = 275520
gpu_ipc =      10.9464
gpu_tot_sim_cycle = 124104
gpu_tot_sim_insn = 5968530
gpu_tot_ipc =      48.0930
gpu_tot_issued_cta = 256
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 12.9317% 
max_total_param_size = 0
gpu_stall_dramfull = 4637
gpu_stall_icnt2sh    = 6533
partiton_level_parallism =       0.0868
partiton_level_parallism_total  =       0.1353
partiton_level_parallism_util =       1.0415
partiton_level_parallism_util_total  =       1.5785
L2_BW  =       7.0021 GB/Sec
L2_BW_total  =      10.4809 GB/Sec
gpu_total_sim_rate=76519

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 105670
	L1I_total_cache_misses = 4193
	L1I_total_cache_miss_rate = 0.0397
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4835
L1D_cache:
	L1D_cache_core[0]: Access = 1149, Miss = 674, Miss_rate = 0.587, Pending_hits = 104, Reservation_fails = 726
	L1D_cache_core[1]: Access = 1182, Miss = 624, Miss_rate = 0.528, Pending_hits = 91, Reservation_fails = 330
	L1D_cache_core[2]: Access = 1054, Miss = 649, Miss_rate = 0.616, Pending_hits = 87, Reservation_fails = 826
	L1D_cache_core[3]: Access = 1182, Miss = 734, Miss_rate = 0.621, Pending_hits = 83, Reservation_fails = 769
	L1D_cache_core[4]: Access = 1006, Miss = 608, Miss_rate = 0.604, Pending_hits = 84, Reservation_fails = 508
	L1D_cache_core[5]: Access = 1118, Miss = 672, Miss_rate = 0.601, Pending_hits = 108, Reservation_fails = 541
	L1D_cache_core[6]: Access = 1118, Miss = 627, Miss_rate = 0.561, Pending_hits = 83, Reservation_fails = 315
	L1D_cache_core[7]: Access = 1182, Miss = 692, Miss_rate = 0.585, Pending_hits = 91, Reservation_fails = 290
	L1D_cache_core[8]: Access = 1118, Miss = 672, Miss_rate = 0.601, Pending_hits = 62, Reservation_fails = 286
	L1D_cache_core[9]: Access = 1118, Miss = 684, Miss_rate = 0.612, Pending_hits = 116, Reservation_fails = 627
	L1D_cache_core[10]: Access = 1054, Miss = 618, Miss_rate = 0.586, Pending_hits = 98, Reservation_fails = 438
	L1D_cache_core[11]: Access = 1118, Miss = 656, Miss_rate = 0.587, Pending_hits = 106, Reservation_fails = 557
	L1D_cache_core[12]: Access = 1118, Miss = 672, Miss_rate = 0.601, Pending_hits = 98, Reservation_fails = 299
	L1D_cache_core[13]: Access = 1118, Miss = 714, Miss_rate = 0.639, Pending_hits = 79, Reservation_fails = 484
	L1D_cache_core[14]: Access = 1118, Miss = 704, Miss_rate = 0.630, Pending_hits = 106, Reservation_fails = 381
	L1D_total_cache_accesses = 16753
	L1D_total_cache_misses = 10000
	L1D_total_cache_miss_rate = 0.5969
	L1D_total_cache_pending_hits = 1396
	L1D_total_cache_reservation_fails = 7377
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 5667
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5622
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101477
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4193
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4835
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12224
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4529
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105670

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2077
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5275
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 22
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4835
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5664, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 
gpgpu_n_tot_thrd_icount = 6666240
gpgpu_n_tot_w_icount = 208320
gpgpu_n_stall_shd_mem = 14871
# of global memory access: 16920
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9892
gpgpu_n_mem_write_global = 4529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 195584
gpgpu_n_store_insn = 72464
gpgpu_n_shmem_insn = 2152464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 167
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39230	W0_Idle:1349351	W0_Scoreboard:487551	W1:628	W2:588	W3:548	W4:508	W5:468	W6:428	W7:388	W8:348	W9:308	W10:268	W11:228	W12:188	W13:148	W14:108	W15:62	W16:34923	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:168183
single_issue_nums: WS0:124620	WS1:83700	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 79136 {8:9892,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 326088 {72:4529,}
traffic_breakdown_coretomem[INST_ACC_R] = 18824 {8:2353,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1582720 {40:39568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 72464 {8:9058,}
traffic_breakdown_memtocore[INST_ACC_R] = 376480 {40:9412,}
maxmflatency = 1457 
max_icnt2mem_latency = 565 
maxmrqlatency = 12 
max_icnt2sh_latency = 199 
averagemflatency = 283 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 54 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33557 	8538 	4805 	1756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2291 	59 	15 	12217 	584 	1230 	388 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10293 	5458 	5736 	7655 	15945 	3569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	7 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        941       353      1439       349       672       279       768       236       630       210       608       147         0         0         0         0
dram[1]:        412       299       404       284       287       217       299       231       176       210       179       174         0         0         0         0
dram[2]:        417      1053       414      1457       286       689       234       740       187       637       168       639         0         0         0         0
dram[3]:        403       312       395       311       202       189       237       198       224       160       164       172         0         0         0         0
dram[4]:       1068       382      1448       378       542       296       589       240       303       199       304       155         0         0         0         0
dram[5]:        378       349       378       344       201       236       208       237       166       198       178       158         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163813 n_nop=163744 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008058
n_activity=414 dram_eff=0.3188
bk0: 2a 163800i bk1: 0a 163814i bk2: 32a 163756i bk3: 32a 163754i bk4: 0a 163812i bk5: 0a 163812i bk6: 0a 163812i bk7: 0a 163812i bk8: 0a 163812i bk9: 0a 163812i bk10: 0a 163812i bk11: 0a 163813i bk12: 0a 163813i bk13: 0a 163814i bk14: 0a 163814i bk15: 0a 163814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000806 
total_CMD = 163813 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 163596 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163813 
n_nop = 163744 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000933992
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163813 n_nop=163747 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007814
n_activity=374 dram_eff=0.3422
bk0: 0a 163814i bk1: 0a 163815i bk2: 32a 163755i bk3: 32a 163754i bk4: 0a 163811i bk5: 0a 163812i bk6: 0a 163812i bk7: 0a 163812i bk8: 0a 163812i bk9: 0a 163812i bk10: 0a 163812i bk11: 0a 163813i bk12: 0a 163813i bk13: 0a 163814i bk14: 0a 163814i bk15: 0a 163814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000781 
total_CMD = 163813 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 163613 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163813 
n_nop = 163747 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000885156
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163813 n_nop=163747 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007814
n_activity=374 dram_eff=0.3422
bk0: 0a 163814i bk1: 0a 163815i bk2: 32a 163756i bk3: 32a 163757i bk4: 0a 163811i bk5: 0a 163812i bk6: 0a 163812i bk7: 0a 163812i bk8: 0a 163812i bk9: 0a 163812i bk10: 0a 163812i bk11: 0a 163813i bk12: 0a 163813i bk13: 0a 163814i bk14: 0a 163814i bk15: 0a 163814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000781 
total_CMD = 163813 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 163613 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163813 
n_nop = 163747 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000848529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163813 n_nop=163747 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007814
n_activity=374 dram_eff=0.3422
bk0: 0a 163814i bk1: 0a 163815i bk2: 32a 163756i bk3: 32a 163756i bk4: 0a 163811i bk5: 0a 163812i bk6: 0a 163812i bk7: 0a 163812i bk8: 0a 163812i bk9: 0a 163812i bk10: 0a 163812i bk11: 0a 163813i bk12: 0a 163813i bk13: 0a 163814i bk14: 0a 163814i bk15: 0a 163814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000781 
total_CMD = 163813 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 163613 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163813 
n_nop = 163747 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000872947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163813 n_nop=163742 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008302
n_activity=414 dram_eff=0.3285
bk0: 0a 163815i bk1: 4a 163797i bk2: 32a 163756i bk3: 32a 163752i bk4: 0a 163811i bk5: 0a 163811i bk6: 0a 163812i bk7: 0a 163812i bk8: 0a 163812i bk9: 0a 163812i bk10: 0a 163812i bk11: 0a 163813i bk12: 0a 163813i bk13: 0a 163814i bk14: 0a 163814i bk15: 0a 163814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000830 
total_CMD = 163813 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 163590 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163813 
n_nop = 163742 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109271
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163813 n_nop=163746 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007814
n_activity=393 dram_eff=0.3257
bk0: 0a 163815i bk1: 8a 163792i bk2: 32a 163757i bk3: 24a 163765i bk4: 0a 163811i bk5: 0a 163811i bk6: 0a 163811i bk7: 0a 163811i bk8: 0a 163811i bk9: 0a 163811i bk10: 0a 163812i bk11: 0a 163813i bk12: 0a 163814i bk13: 0a 163815i bk14: 0a 163815i bk15: 0a 163815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000781 
total_CMD = 163813 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 163601 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163813 
n_nop = 163746 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106219

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8362, Miss = 34, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 3788, Miss = 32, Miss_rate = 0.008, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 3748, Miss = 32, Miss_rate = 0.009, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 3840, Miss = 32, Miss_rate = 0.008, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 3708, Miss = 32, Miss_rate = 0.009, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 8164, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 3764, Miss = 32, Miss_rate = 0.009, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 3696, Miss = 32, Miss_rate = 0.009, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 8118, Miss = 32, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 3664, Miss = 36, Miss_rate = 0.010, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 3612, Miss = 32, Miss_rate = 0.009, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 3604, Miss = 32, Miss_rate = 0.009, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 58068
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0067
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8272
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39568
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9058
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9412
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=58068
icnt_total_pkts_simt_to_mem=21318
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0773
	minimum = 5
	maximum = 18
Network latency average = 5.0773
	minimum = 5
	maximum = 18
Slowest packet = 64809
Flit latency average = 5.04234
	minimum = 5
	maximum = 18
Slowest flit = 68904
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147913
	minimum = 0 (at node 4)
	maximum = 0.0470401 (at node 23)
Accepted packet rate average = 0.0147913
	minimum = 0 (at node 4)
	maximum = 0.0223282 (at node 0)
Injected flit rate average = 0.0154299
	minimum = 0 (at node 4)
	maximum = 0.0470401 (at node 23)
Accepted flit rate average= 0.0154299
	minimum = 0 (at node 4)
	maximum = 0.0223282 (at node 0)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3311 (5 samples)
	minimum = 5 (5 samples)
	maximum = 84.2 (5 samples)
Network latency average = 13.6666 (5 samples)
	minimum = 5 (5 samples)
	maximum = 83.6 (5 samples)
Flit latency average = 13.0907 (5 samples)
	minimum = 5 (5 samples)
	maximum = 83.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0427539 (5 samples)
	minimum = 0.014844 (5 samples)
	maximum = 0.126569 (5 samples)
Accepted packet rate average = 0.0427539 (5 samples)
	minimum = 0.0159915 (5 samples)
	maximum = 0.067094 (5 samples)
Injected flit rate average = 0.0454926 (5 samples)
	minimum = 0.0192302 (5 samples)
	maximum = 0.126783 (5 samples)
Accepted flit rate average = 0.0454926 (5 samples)
	minimum = 0.0221054 (5 samples)
	maximum = 0.067094 (5 samples)
Injected packet size average = 1.06406 (5 samples)
Accepted packet size average = 1.06406 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 18 sec (78 sec)
gpgpu_simulation_rate = 76519 (inst/sec)
gpgpu_simulation_rate = 1591 (cycle/sec)
gpgpu_silicon_slowdown = 439974x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 9382
gpu_sim_insn = 4666368
gpu_ipc =     497.3745
gpu_tot_sim_cycle = 133486
gpu_tot_sim_insn = 10634898
gpu_tot_ipc =      79.6705
gpu_tot_issued_cta = 452
gpu_occupancy = 74.0276% 
gpu_tot_occupancy = 19.7804% 
max_total_param_size = 0
gpu_stall_dramfull = 9877
gpu_stall_icnt2sh    = 13964
partiton_level_parallism =       1.1583
partiton_level_parallism_total  =       0.2072
partiton_level_parallism_util =       1.8873
partiton_level_parallism_util_total  =       1.6870
L2_BW  =      88.8073 GB/Sec
L2_BW_total  =      15.9860 GB/Sec
gpu_total_sim_rate=94954

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 179366
	L1I_total_cache_misses = 5893
	L1I_total_cache_miss_rate = 0.0329
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5811
L1D_cache:
	L1D_cache_core[0]: Access = 1853, Miss = 1129, Miss_rate = 0.609, Pending_hits = 162, Reservation_fails = 2241
	L1D_cache_core[1]: Access = 2142, Miss = 1211, Miss_rate = 0.565, Pending_hits = 154, Reservation_fails = 806
	L1D_cache_core[2]: Access = 1950, Miss = 1187, Miss_rate = 0.609, Pending_hits = 167, Reservation_fails = 1230
	L1D_cache_core[3]: Access = 2078, Miss = 1262, Miss_rate = 0.607, Pending_hits = 181, Reservation_fails = 999
	L1D_cache_core[4]: Access = 1774, Miss = 1088, Miss_rate = 0.613, Pending_hits = 157, Reservation_fails = 1693
	L1D_cache_core[5]: Access = 1950, Miss = 1192, Miss_rate = 0.611, Pending_hits = 162, Reservation_fails = 1265
	L1D_cache_core[6]: Access = 2014, Miss = 1170, Miss_rate = 0.581, Pending_hits = 147, Reservation_fails = 529
	L1D_cache_core[7]: Access = 2078, Miss = 1244, Miss_rate = 0.599, Pending_hits = 145, Reservation_fails = 474
	L1D_cache_core[8]: Access = 1950, Miss = 1170, Miss_rate = 0.600, Pending_hits = 94, Reservation_fails = 1136
	L1D_cache_core[9]: Access = 1950, Miss = 1194, Miss_rate = 0.612, Pending_hits = 178, Reservation_fails = 1432
	L1D_cache_core[10]: Access = 1886, Miss = 1147, Miss_rate = 0.608, Pending_hits = 162, Reservation_fails = 1153
	L1D_cache_core[11]: Access = 1886, Miss = 1104, Miss_rate = 0.585, Pending_hits = 154, Reservation_fails = 1242
	L1D_cache_core[12]: Access = 1886, Miss = 1202, Miss_rate = 0.637, Pending_hits = 147, Reservation_fails = 1576
	L1D_cache_core[13]: Access = 1950, Miss = 1278, Miss_rate = 0.655, Pending_hits = 112, Reservation_fails = 1049
	L1D_cache_core[14]: Access = 1950, Miss = 1205, Miss_rate = 0.618, Pending_hits = 216, Reservation_fails = 1744
	L1D_total_cache_accesses = 29297
	L1D_total_cache_misses = 17783
	L1D_total_cache_miss_rate = 0.6070
	L1D_total_cache_pending_hits = 2338
	L1D_total_cache_reservation_fails = 18569
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 10371
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10326
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 173473
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5893
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5811
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7665
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 179366

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4980
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13553
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5811
ctas_completed 452, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5943, 558, 558, 558, 558, 558, 558, 558, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 
gpgpu_n_tot_thrd_icount = 11332608
gpgpu_n_tot_w_icount = 354144
gpgpu_n_stall_shd_mem = 21422
# of global memory access: 29743
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17532
gpgpu_n_mem_write_global = 7665
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346112
gpgpu_n_store_insn = 122640
gpgpu_n_shmem_insn = 3858448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 328992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 446
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71252	W0_Idle:1357225	W0_Scoreboard:565011	W1:628	W2:588	W3:548	W4:508	W5:468	W6:428	W7:388	W8:348	W9:308	W10:268	W11:228	W12:188	W13:148	W14:108	W15:62	W16:34923	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:314007
single_issue_nums: WS0:197532	WS1:156612	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 140256 {8:17532,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 551880 {72:7665,}
traffic_breakdown_coretomem[INST_ACC_R] = 19552 {8:2444,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2805120 {40:70128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 122640 {8:15330,}
traffic_breakdown_memtocore[INST_ACC_R] = 391040 {40:9776,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 216 
averagemflatency = 294 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 61 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56354 	18152 	7504 	3478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2364 	76 	16 	21402 	1545 	1634 	494 	10 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12631 	9655 	10264 	13433 	31522 	7983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	12 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       383      1501       373      1503       367       768       236       630       219       608       176         0         0         0         0
dram[1]:        412       402       404       355       287       365       299       311       237       307       200       197         0         0         0         0
dram[2]:        417      1287       414      1617       324      1621       234       740       214       637       202       639         0         0         0         0
dram[3]:        403       312       395       311       350       228       280       202       269       202       193       172         0         0         0         0
dram[4]:       1197       424      1578       422      1599       395       597       240       611       217       503       176         0         0         0         0
dram[5]:        378       349       378       344       288       236       208       298       220       295       181       199         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176196 n_nop=176127 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007492
n_activity=414 dram_eff=0.3188
bk0: 2a 176183i bk1: 0a 176197i bk2: 32a 176139i bk3: 32a 176137i bk4: 0a 176195i bk5: 0a 176195i bk6: 0a 176195i bk7: 0a 176195i bk8: 0a 176195i bk9: 0a 176195i bk10: 0a 176195i bk11: 0a 176196i bk12: 0a 176196i bk13: 0a 176197i bk14: 0a 176197i bk15: 0a 176197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000749 
total_CMD = 176196 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 175979 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176196 
n_nop = 176127 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000375 
Either_Row_CoL_Bus_Util = 0.000392 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000868351
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176196 n_nop=176130 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007265
n_activity=374 dram_eff=0.3422
bk0: 0a 176197i bk1: 0a 176198i bk2: 32a 176138i bk3: 32a 176137i bk4: 0a 176194i bk5: 0a 176195i bk6: 0a 176195i bk7: 0a 176195i bk8: 0a 176195i bk9: 0a 176195i bk10: 0a 176195i bk11: 0a 176196i bk12: 0a 176196i bk13: 0a 176197i bk14: 0a 176197i bk15: 0a 176197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000726 
total_CMD = 176196 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 175996 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176196 
n_nop = 176130 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000822947
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176196 n_nop=176130 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007265
n_activity=374 dram_eff=0.3422
bk0: 0a 176197i bk1: 0a 176198i bk2: 32a 176139i bk3: 32a 176140i bk4: 0a 176194i bk5: 0a 176195i bk6: 0a 176195i bk7: 0a 176195i bk8: 0a 176195i bk9: 0a 176195i bk10: 0a 176195i bk11: 0a 176196i bk12: 0a 176196i bk13: 0a 176197i bk14: 0a 176197i bk15: 0a 176197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000726 
total_CMD = 176196 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 175996 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176196 
n_nop = 176130 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000788894
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176196 n_nop=176130 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007265
n_activity=374 dram_eff=0.3422
bk0: 0a 176197i bk1: 0a 176198i bk2: 32a 176139i bk3: 32a 176139i bk4: 0a 176194i bk5: 0a 176195i bk6: 0a 176195i bk7: 0a 176195i bk8: 0a 176195i bk9: 0a 176195i bk10: 0a 176195i bk11: 0a 176196i bk12: 0a 176196i bk13: 0a 176197i bk14: 0a 176197i bk15: 0a 176197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000726 
total_CMD = 176196 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 175996 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176196 
n_nop = 176130 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000811596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176196 n_nop=176125 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007719
n_activity=414 dram_eff=0.3285
bk0: 0a 176198i bk1: 4a 176180i bk2: 32a 176139i bk3: 32a 176135i bk4: 0a 176194i bk5: 0a 176194i bk6: 0a 176195i bk7: 0a 176195i bk8: 0a 176195i bk9: 0a 176195i bk10: 0a 176195i bk11: 0a 176196i bk12: 0a 176196i bk13: 0a 176197i bk14: 0a 176197i bk15: 0a 176197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000772 
total_CMD = 176196 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 175973 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176196 
n_nop = 176125 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101591
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176196 n_nop=176129 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007265
n_activity=393 dram_eff=0.3257
bk0: 0a 176198i bk1: 8a 176175i bk2: 32a 176140i bk3: 24a 176148i bk4: 0a 176194i bk5: 0a 176194i bk6: 0a 176194i bk7: 0a 176194i bk8: 0a 176194i bk9: 0a 176194i bk10: 0a 176195i bk11: 0a 176196i bk12: 0a 176197i bk13: 0a 176198i bk14: 0a 176198i bk15: 0a 176198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000726 
total_CMD = 176196 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 175984 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176196 
n_nop = 176129 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000987537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12962, Miss = 34, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 6496, Miss = 32, Miss_rate = 0.005, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 6180, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 6532, Miss = 32, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 6284, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 12876, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 6320, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 6244, Miss = 32, Miss_rate = 0.005, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 12710, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 6356, Miss = 36, Miss_rate = 0.006, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 6152, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 6152, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 95264
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0041
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8636
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 70128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15330
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9776
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=95264
icnt_total_pkts_simt_to_mem=35321
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.6905
	minimum = 5
	maximum = 768
Network latency average = 51.8483
	minimum = 5
	maximum = 768
Slowest packet = 82071
Flit latency average = 48.9268
	minimum = 5
	maximum = 768
Slowest flit = 86600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.189737
	minimum = 0.0654445 (at node 0)
	maximum = 0.502238 (at node 20)
Accepted packet rate average = 0.189737
	minimum = 0.080793 (at node 17)
	maximum = 0.300149 (at node 1)
Injected flit rate average = 0.202117
	minimum = 0.0842038 (at node 0)
	maximum = 0.502238 (at node 20)
Accepted flit rate average= 0.202117
	minimum = 0.112769 (at node 17)
	maximum = 0.300149 (at node 1)
Injected packet length average = 1.06525
Accepted packet length average = 1.06525
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2243 (6 samples)
	minimum = 5 (6 samples)
	maximum = 198.167 (6 samples)
Network latency average = 20.0302 (6 samples)
	minimum = 5 (6 samples)
	maximum = 197.667 (6 samples)
Flit latency average = 19.0634 (6 samples)
	minimum = 5 (6 samples)
	maximum = 197.333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.067251 (6 samples)
	minimum = 0.0232774 (6 samples)
	maximum = 0.189181 (6 samples)
Accepted packet rate average = 0.067251 (6 samples)
	minimum = 0.0267918 (6 samples)
	maximum = 0.105937 (6 samples)
Injected flit rate average = 0.0715966 (6 samples)
	minimum = 0.0300591 (6 samples)
	maximum = 0.189358 (6 samples)
Accepted flit rate average = 0.0715966 (6 samples)
	minimum = 0.037216 (6 samples)
	maximum = 0.105937 (6 samples)
Injected packet size average = 1.06462 (6 samples)
Accepted packet size average = 1.06462 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 52 sec (112 sec)
gpgpu_simulation_rate = 94954 (inst/sec)
gpgpu_simulation_rate = 1191 (cycle/sec)
gpgpu_silicon_slowdown = 587741x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 160616
gpu_tot_sim_insn = 10655403
gpu_tot_ipc =      66.3409
gpu_tot_issued_cta = 453
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.3807% 
max_total_param_size = 0
gpu_stall_dramfull = 9877
gpu_stall_icnt2sh    = 13964
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1725
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6850
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      13.3073 GB/Sec
gpu_total_sim_rate=90300

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 181056
	L1I_total_cache_misses = 5908
	L1I_total_cache_miss_rate = 0.0326
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5811
L1D_cache:
	L1D_cache_core[0]: Access = 1853, Miss = 1129, Miss_rate = 0.609, Pending_hits = 162, Reservation_fails = 2241
	L1D_cache_core[1]: Access = 2173, Miss = 1227, Miss_rate = 0.565, Pending_hits = 154, Reservation_fails = 806
	L1D_cache_core[2]: Access = 1950, Miss = 1187, Miss_rate = 0.609, Pending_hits = 167, Reservation_fails = 1230
	L1D_cache_core[3]: Access = 2078, Miss = 1262, Miss_rate = 0.607, Pending_hits = 181, Reservation_fails = 999
	L1D_cache_core[4]: Access = 1774, Miss = 1088, Miss_rate = 0.613, Pending_hits = 157, Reservation_fails = 1693
	L1D_cache_core[5]: Access = 1950, Miss = 1192, Miss_rate = 0.611, Pending_hits = 162, Reservation_fails = 1265
	L1D_cache_core[6]: Access = 2014, Miss = 1170, Miss_rate = 0.581, Pending_hits = 147, Reservation_fails = 529
	L1D_cache_core[7]: Access = 2078, Miss = 1244, Miss_rate = 0.599, Pending_hits = 145, Reservation_fails = 474
	L1D_cache_core[8]: Access = 1950, Miss = 1170, Miss_rate = 0.600, Pending_hits = 94, Reservation_fails = 1136
	L1D_cache_core[9]: Access = 1950, Miss = 1194, Miss_rate = 0.612, Pending_hits = 178, Reservation_fails = 1432
	L1D_cache_core[10]: Access = 1886, Miss = 1147, Miss_rate = 0.608, Pending_hits = 162, Reservation_fails = 1153
	L1D_cache_core[11]: Access = 1886, Miss = 1104, Miss_rate = 0.585, Pending_hits = 154, Reservation_fails = 1242
	L1D_cache_core[12]: Access = 1886, Miss = 1202, Miss_rate = 0.637, Pending_hits = 147, Reservation_fails = 1576
	L1D_cache_core[13]: Access = 1950, Miss = 1278, Miss_rate = 0.655, Pending_hits = 112, Reservation_fails = 1049
	L1D_cache_core[14]: Access = 1950, Miss = 1205, Miss_rate = 0.618, Pending_hits = 216, Reservation_fails = 1744
	L1D_total_cache_accesses = 29328
	L1D_total_cache_misses = 17799
	L1D_total_cache_miss_rate = 0.6069
	L1D_total_cache_pending_hits = 2338
	L1D_total_cache_reservation_fails = 18569
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 10374
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10329
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 175148
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5908
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5811
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 181056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4980
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13553
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5811
ctas_completed 453, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5943, 558, 558, 558, 558, 558, 558, 558, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 
gpgpu_n_tot_thrd_icount = 11427744
gpgpu_n_tot_w_icount = 357117
gpgpu_n_stall_shd_mem = 21926
# of global memory access: 29774
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17548
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346368
gpgpu_n_store_insn = 122880
gpgpu_n_shmem_insn = 3863144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 329040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8008
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 446
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71252	W0_Idle:1388518	W0_Scoreboard:585003	W1:942	W2:882	W3:822	W4:762	W5:702	W6:642	W7:582	W8:522	W9:462	W10:402	W11:342	W12:282	W13:222	W14:162	W15:93	W16:35289	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:314007
single_issue_nums: WS0:200505	WS1:156612	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 140384 {8:17548,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 552960 {72:7680,}
traffic_breakdown_coretomem[INST_ACC_R] = 19672 {8:2459,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2807680 {40:70192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 122880 {8:15360,}
traffic_breakdown_memtocore[INST_ACC_R] = 393440 {40:9836,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 216 
averagemflatency = 294 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 61 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56448 	18152 	7504 	3478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2379 	76 	16 	21433 	1545 	1634 	494 	10 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12725 	9655 	10264 	13433 	31522 	7983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	112 	12 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       383      1501       373      1503       367       768       236       630       219       608       176         0         0         0         0
dram[1]:        412       402       404       355       287       365       299       311       237       307       200       197         0         0         0         0
dram[2]:        417      1287       414      1617       324      1621       234       740       214       637       202       639         0         0         0         0
dram[3]:        403       312       395       311       350       228       280       202       269       202       193       172         0         0         0         0
dram[4]:       1197       424      1578       422      1599       395       597       240       611       217       503       176         0         0         0         0
dram[5]:        378       349       378       344       288       236       208       298       220       295       181       199         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212007 n_nop=211938 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006226
n_activity=414 dram_eff=0.3188
bk0: 2a 211994i bk1: 0a 212008i bk2: 32a 211950i bk3: 32a 211948i bk4: 0a 212006i bk5: 0a 212006i bk6: 0a 212006i bk7: 0a 212006i bk8: 0a 212006i bk9: 0a 212006i bk10: 0a 212006i bk11: 0a 212007i bk12: 0a 212007i bk13: 0a 212008i bk14: 0a 212008i bk15: 0a 212008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000623 
total_CMD = 212007 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 211790 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212007 
n_nop = 211938 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000311 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000721674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212007 n_nop=211941 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006038
n_activity=374 dram_eff=0.3422
bk0: 0a 212008i bk1: 0a 212009i bk2: 32a 211949i bk3: 32a 211948i bk4: 0a 212005i bk5: 0a 212006i bk6: 0a 212006i bk7: 0a 212006i bk8: 0a 212006i bk9: 0a 212006i bk10: 0a 212006i bk11: 0a 212007i bk12: 0a 212007i bk13: 0a 212008i bk14: 0a 212008i bk15: 0a 212008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000604 
total_CMD = 212007 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 211807 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212007 
n_nop = 211941 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00068394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212007 n_nop=211941 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006038
n_activity=374 dram_eff=0.3422
bk0: 0a 212008i bk1: 0a 212009i bk2: 32a 211950i bk3: 32a 211951i bk4: 0a 212005i bk5: 0a 212006i bk6: 0a 212006i bk7: 0a 212006i bk8: 0a 212006i bk9: 0a 212006i bk10: 0a 212006i bk11: 0a 212007i bk12: 0a 212007i bk13: 0a 212008i bk14: 0a 212008i bk15: 0a 212008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000604 
total_CMD = 212007 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 211807 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212007 
n_nop = 211941 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000655639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212007 n_nop=211941 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006038
n_activity=374 dram_eff=0.3422
bk0: 0a 212008i bk1: 0a 212009i bk2: 32a 211950i bk3: 32a 211950i bk4: 0a 212005i bk5: 0a 212006i bk6: 0a 212006i bk7: 0a 212006i bk8: 0a 212006i bk9: 0a 212006i bk10: 0a 212006i bk11: 0a 212007i bk12: 0a 212007i bk13: 0a 212008i bk14: 0a 212008i bk15: 0a 212008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000604 
total_CMD = 212007 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 211807 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212007 
n_nop = 211941 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000674506
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212007 n_nop=211936 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006415
n_activity=414 dram_eff=0.3285
bk0: 0a 212009i bk1: 4a 211991i bk2: 32a 211950i bk3: 32a 211946i bk4: 0a 212005i bk5: 0a 212005i bk6: 0a 212006i bk7: 0a 212006i bk8: 0a 212006i bk9: 0a 212006i bk10: 0a 212006i bk11: 0a 212007i bk12: 0a 212007i bk13: 0a 212008i bk14: 0a 212008i bk15: 0a 212008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000641 
total_CMD = 212007 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 211784 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212007 
n_nop = 211936 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000321 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000844312
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212007 n_nop=211940 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006038
n_activity=393 dram_eff=0.3257
bk0: 0a 212009i bk1: 8a 211986i bk2: 32a 211951i bk3: 24a 211959i bk4: 0a 212005i bk5: 0a 212005i bk6: 0a 212005i bk7: 0a 212005i bk8: 0a 212005i bk9: 0a 212005i bk10: 0a 212006i bk11: 0a 212007i bk12: 0a 212008i bk13: 0a 212009i bk14: 0a 212009i bk15: 0a 212009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000604 
total_CMD = 212007 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 211795 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212007 
n_nop = 211940 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000820728

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13000, Miss = 34, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 6496, Miss = 32, Miss_rate = 0.005, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 6188, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 6532, Miss = 32, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 6292, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 12910, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 6328, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 6244, Miss = 32, Miss_rate = 0.005, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 12748, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 6360, Miss = 36, Miss_rate = 0.006, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 6160, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 6160, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 95418
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0041
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8696
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 70192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9836
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=95418
icnt_total_pkts_simt_to_mem=35382
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 123060
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 130585
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 1)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 1)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 1)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 1)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9173 (7 samples)
	minimum = 5 (7 samples)
	maximum = 170.714 (7 samples)
Network latency average = 17.8937 (7 samples)
	minimum = 5 (7 samples)
	maximum = 170.286 (7 samples)
Flit latency average = 17.0543 (7 samples)
	minimum = 5 (7 samples)
	maximum = 169.857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0576827 (7 samples)
	minimum = 0.0199521 (7 samples)
	maximum = 0.162397 (7 samples)
Accepted packet rate average = 0.0576827 (7 samples)
	minimum = 0.0229644 (7 samples)
	maximum = 0.0916137 (7 samples)
Injected flit rate average = 0.0614105 (7 samples)
	minimum = 0.025765 (7 samples)
	maximum = 0.162628 (7 samples)
Accepted flit rate average = 0.0614105 (7 samples)
	minimum = 0.0318994 (7 samples)
	maximum = 0.0916137 (7 samples)
Injected packet size average = 1.06462 (7 samples)
Accepted packet size average = 1.06462 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 58 sec (118 sec)
gpgpu_simulation_rate = 90300 (inst/sec)
gpgpu_simulation_rate = 1361 (cycle/sec)
gpgpu_silicon_slowdown = 514327x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 25157
gpu_sim_insn = 255840
gpu_ipc =      10.1697
gpu_tot_sim_cycle = 185773
gpu_tot_sim_insn = 10911243
gpu_tot_ipc =      58.7343
gpu_tot_issued_cta = 466
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 15.7008% 
max_total_param_size = 0
gpu_stall_dramfull = 9877
gpu_stall_icnt2sh    = 13964
partiton_level_parallism =       0.0800
partiton_level_parallism_total  =       0.1599
partiton_level_parallism_util =       1.0501
partiton_level_parallism_util_total  =       1.6188
L2_BW  =       6.4483 GB/Sec
L2_BW_total  =      12.3785 GB/Sec
gpu_total_sim_rate=83291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 188986
	L1I_total_cache_misses = 6909
	L1I_total_cache_miss_rate = 0.0366
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5811
L1D_cache:
	L1D_cache_core[0]: Access = 1853, Miss = 1129, Miss_rate = 0.609, Pending_hits = 162, Reservation_fails = 2241
	L1D_cache_core[1]: Access = 2173, Miss = 1227, Miss_rate = 0.565, Pending_hits = 154, Reservation_fails = 806
	L1D_cache_core[2]: Access = 2029, Miss = 1219, Miss_rate = 0.601, Pending_hits = 167, Reservation_fails = 1230
	L1D_cache_core[3]: Access = 2157, Miss = 1310, Miss_rate = 0.607, Pending_hits = 181, Reservation_fails = 999
	L1D_cache_core[4]: Access = 1853, Miss = 1136, Miss_rate = 0.613, Pending_hits = 157, Reservation_fails = 1693
	L1D_cache_core[5]: Access = 2029, Miss = 1240, Miss_rate = 0.611, Pending_hits = 162, Reservation_fails = 1265
	L1D_cache_core[6]: Access = 2093, Miss = 1218, Miss_rate = 0.582, Pending_hits = 147, Reservation_fails = 529
	L1D_cache_core[7]: Access = 2157, Miss = 1292, Miss_rate = 0.599, Pending_hits = 145, Reservation_fails = 474
	L1D_cache_core[8]: Access = 2029, Miss = 1218, Miss_rate = 0.600, Pending_hits = 94, Reservation_fails = 1136
	L1D_cache_core[9]: Access = 2029, Miss = 1242, Miss_rate = 0.612, Pending_hits = 178, Reservation_fails = 1432
	L1D_cache_core[10]: Access = 1965, Miss = 1195, Miss_rate = 0.608, Pending_hits = 162, Reservation_fails = 1153
	L1D_cache_core[11]: Access = 1965, Miss = 1152, Miss_rate = 0.586, Pending_hits = 154, Reservation_fails = 1242
	L1D_cache_core[12]: Access = 1965, Miss = 1250, Miss_rate = 0.636, Pending_hits = 147, Reservation_fails = 1576
	L1D_cache_core[13]: Access = 2029, Miss = 1326, Miss_rate = 0.654, Pending_hits = 112, Reservation_fails = 1049
	L1D_cache_core[14]: Access = 2029, Miss = 1253, Miss_rate = 0.618, Pending_hits = 216, Reservation_fails = 1744
	L1D_total_cache_accesses = 30355
	L1D_total_cache_misses = 18407
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 2338
	L1D_total_cache_reservation_fails = 18569
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 10491
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1778
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10446
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 182077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6909
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5811
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8083
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 188986

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4980
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13553
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5811
ctas_completed 466, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5943, 558, 558, 558, 558, 558, 558, 558, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 
gpgpu_n_tot_thrd_icount = 11929440
gpgpu_n_tot_w_icount = 372795
gpgpu_n_stall_shd_mem = 24838
# of global memory access: 30801
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18156
gpgpu_n_mem_write_global = 8083
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 356352
gpgpu_n_store_insn = 129328
gpgpu_n_shmem_insn = 3945928
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 331536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 446
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71863	W0_Idle:1862951	W0_Scoreboard:743339	W1:942	W2:882	W3:822	W4:762	W5:702	W6:642	W7:582	W8:522	W9:462	W10:402	W11:342	W12:282	W13:222	W14:162	W15:93	W16:50616	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:314358
single_issue_nums: WS0:216183	WS1:156612	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 145248 {8:18156,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 581976 {72:8083,}
traffic_breakdown_coretomem[INST_ACC_R] = 27680 {8:3460,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2904960 {40:72624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129328 {8:16166,}
traffic_breakdown_memtocore[INST_ACC_R] = 553600 {40:13840,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 216 
averagemflatency = 288 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 59 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59686 	18152 	7504 	3478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3364 	88 	20 	22444 	1545 	1634 	494 	10 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15960 	9658 	10264 	13433 	31522 	7983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	143 	12 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       383      1501       373      1503       367       768       236       630       219       608       176         0         0         0         0
dram[1]:        412       402       404       355       287       365       299       311       237       307       200       197         0         0         0         0
dram[2]:        417      1287       414      1617       324      1621       234       740       214       637       202       639         0         0         0         0
dram[3]:        403       312       395       311       350       228       280       202       269       202       193       172         0         0         0         0
dram[4]:       1197       424      1578       422      1599       395       597       240       611       217       503       176         0         0         0         0
dram[5]:        378       349       378       344       288       236       208       298       220       295       181       199         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245213 n_nop=245144 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005383
n_activity=414 dram_eff=0.3188
bk0: 2a 245200i bk1: 0a 245214i bk2: 32a 245156i bk3: 32a 245154i bk4: 0a 245212i bk5: 0a 245212i bk6: 0a 245212i bk7: 0a 245212i bk8: 0a 245212i bk9: 0a 245212i bk10: 0a 245212i bk11: 0a 245213i bk12: 0a 245213i bk13: 0a 245214i bk14: 0a 245214i bk15: 0a 245214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000538 
total_CMD = 245213 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 244996 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245213 
n_nop = 245144 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000623947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245213 n_nop=245147 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000522
n_activity=374 dram_eff=0.3422
bk0: 0a 245214i bk1: 0a 245215i bk2: 32a 245155i bk3: 32a 245154i bk4: 0a 245211i bk5: 0a 245212i bk6: 0a 245212i bk7: 0a 245212i bk8: 0a 245212i bk9: 0a 245212i bk10: 0a 245212i bk11: 0a 245213i bk12: 0a 245213i bk13: 0a 245214i bk14: 0a 245214i bk15: 0a 245214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000522 
total_CMD = 245213 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 245013 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245213 
n_nop = 245147 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000591323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245213 n_nop=245147 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000522
n_activity=374 dram_eff=0.3422
bk0: 0a 245214i bk1: 0a 245215i bk2: 32a 245156i bk3: 32a 245157i bk4: 0a 245211i bk5: 0a 245212i bk6: 0a 245212i bk7: 0a 245212i bk8: 0a 245212i bk9: 0a 245212i bk10: 0a 245212i bk11: 0a 245213i bk12: 0a 245213i bk13: 0a 245214i bk14: 0a 245214i bk15: 0a 245214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000522 
total_CMD = 245213 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 245013 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245213 
n_nop = 245147 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000566854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245213 n_nop=245147 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000522
n_activity=374 dram_eff=0.3422
bk0: 0a 245214i bk1: 0a 245215i bk2: 32a 245156i bk3: 32a 245156i bk4: 0a 245211i bk5: 0a 245212i bk6: 0a 245212i bk7: 0a 245212i bk8: 0a 245212i bk9: 0a 245212i bk10: 0a 245212i bk11: 0a 245213i bk12: 0a 245213i bk13: 0a 245214i bk14: 0a 245214i bk15: 0a 245214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000522 
total_CMD = 245213 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 245013 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245213 
n_nop = 245147 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000583166
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245213 n_nop=245142 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005546
n_activity=414 dram_eff=0.3285
bk0: 0a 245215i bk1: 4a 245197i bk2: 32a 245156i bk3: 32a 245152i bk4: 0a 245211i bk5: 0a 245211i bk6: 0a 245212i bk7: 0a 245212i bk8: 0a 245212i bk9: 0a 245212i bk10: 0a 245212i bk11: 0a 245213i bk12: 0a 245213i bk13: 0a 245214i bk14: 0a 245214i bk15: 0a 245214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000555 
total_CMD = 245213 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 244990 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245213 
n_nop = 245142 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000277 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000729978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245213 n_nop=245146 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000522
n_activity=393 dram_eff=0.3257
bk0: 0a 245215i bk1: 8a 245192i bk2: 32a 245157i bk3: 24a 245165i bk4: 0a 245211i bk5: 0a 245211i bk6: 0a 245211i bk7: 0a 245211i bk8: 0a 245211i bk9: 0a 245211i bk10: 0a 245212i bk11: 0a 245213i bk12: 0a 245214i bk13: 0a 245215i bk14: 0a 245215i bk15: 0a 245215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000522 
total_CMD = 245213 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 245001 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245213 
n_nop = 245146 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000709587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14054, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 7032, Miss = 32, Miss_rate = 0.005, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 6620, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 7068, Miss = 32, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 6724, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 13958, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 6760, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 6692, Miss = 32, Miss_rate = 0.005, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 13744, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 6808, Miss = 36, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 6592, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 6608, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 102660
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0038
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 72624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12700
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72624
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16166
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13840
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=102660
icnt_total_pkts_simt_to_mem=37797
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07229
	minimum = 5
	maximum = 17
Network latency average = 5.07229
	minimum = 5
	maximum = 17
Slowest packet = 123127
Flit latency average = 5.03738
	minimum = 5
	maximum = 17
Slowest flit = 130807
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0136241
	minimum = 0 (at node 0)
	maximum = 0.0418969 (at node 15)
Accepted packet rate average = 0.0136241
	minimum = 0 (at node 0)
	maximum = 0.0223397 (at node 3)
Injected flit rate average = 0.0142174
	minimum = 0 (at node 0)
	maximum = 0.0418969 (at node 15)
Accepted flit rate average= 0.0142174
	minimum = 0 (at node 0)
	maximum = 0.0223397 (at node 3)
Injected packet length average = 1.04355
Accepted packet length average = 1.04355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1866 (8 samples)
	minimum = 5 (8 samples)
	maximum = 151.5 (8 samples)
Network latency average = 16.2911 (8 samples)
	minimum = 5 (8 samples)
	maximum = 151.125 (8 samples)
Flit latency average = 15.5522 (8 samples)
	minimum = 5 (8 samples)
	maximum = 150.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0521754 (8 samples)
	minimum = 0.0174581 (8 samples)
	maximum = 0.147335 (8 samples)
Accepted packet rate average = 0.0521754 (8 samples)
	minimum = 0.0200938 (8 samples)
	maximum = 0.0829544 (8 samples)
Injected flit rate average = 0.0555113 (8 samples)
	minimum = 0.0225443 (8 samples)
	maximum = 0.147537 (8 samples)
Accepted flit rate average = 0.0555113 (8 samples)
	minimum = 0.027912 (8 samples)
	maximum = 0.0829544 (8 samples)
Injected packet size average = 1.06394 (8 samples)
Accepted packet size average = 1.06394 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 83291 (inst/sec)
gpgpu_simulation_rate = 1418 (cycle/sec)
gpgpu_silicon_slowdown = 493653x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 8505
gpu_sim_insn = 4023552
gpu_ipc =     473.0808
gpu_tot_sim_cycle = 194278
gpu_tot_sim_insn = 14934795
gpu_tot_ipc =      76.8733
gpu_tot_issued_cta = 635
gpu_occupancy = 73.0710% 
gpu_tot_occupancy = 19.9480% 
max_total_param_size = 0
gpu_stall_dramfull = 15697
gpu_stall_icnt2sh    = 22010
partiton_level_parallism =       1.1688
partiton_level_parallism_total  =       0.2041
partiton_level_parallism_util =       1.8928
partiton_level_parallism_util_total  =       1.6797
L2_BW  =      90.4849 GB/Sec
L2_BW_total  =      15.7978 GB/Sec
gpu_total_sim_rate=96979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 252530
	L1I_total_cache_misses = 8601
	L1I_total_cache_miss_rate = 0.0341
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 2621, Miss = 1637, Miss_rate = 0.625, Pending_hits = 178, Reservation_fails = 2455
	L1D_cache_core[1]: Access = 2813, Miss = 1663, Miss_rate = 0.591, Pending_hits = 180, Reservation_fails = 2450
	L1D_cache_core[2]: Access = 2861, Miss = 1781, Miss_rate = 0.623, Pending_hits = 167, Reservation_fails = 1523
	L1D_cache_core[3]: Access = 2797, Miss = 1758, Miss_rate = 0.629, Pending_hits = 192, Reservation_fails = 1762
	L1D_cache_core[4]: Access = 2621, Miss = 1644, Miss_rate = 0.627, Pending_hits = 157, Reservation_fails = 2276
	L1D_cache_core[5]: Access = 2669, Miss = 1656, Miss_rate = 0.620, Pending_hits = 166, Reservation_fails = 2039
	L1D_cache_core[6]: Access = 2925, Miss = 1780, Miss_rate = 0.609, Pending_hits = 155, Reservation_fails = 790
	L1D_cache_core[7]: Access = 2925, Miss = 1795, Miss_rate = 0.614, Pending_hits = 165, Reservation_fails = 1378
	L1D_cache_core[8]: Access = 2669, Miss = 1664, Miss_rate = 0.623, Pending_hits = 115, Reservation_fails = 2277
	L1D_cache_core[9]: Access = 2669, Miss = 1672, Miss_rate = 0.626, Pending_hits = 210, Reservation_fails = 2567
	L1D_cache_core[10]: Access = 2797, Miss = 1745, Miss_rate = 0.624, Pending_hits = 210, Reservation_fails = 1710
	L1D_cache_core[11]: Access = 2733, Miss = 1602, Miss_rate = 0.586, Pending_hits = 186, Reservation_fails = 1881
	L1D_cache_core[12]: Access = 2733, Miss = 1786, Miss_rate = 0.653, Pending_hits = 147, Reservation_fails = 2157
	L1D_cache_core[13]: Access = 2669, Miss = 1774, Miss_rate = 0.665, Pending_hits = 124, Reservation_fails = 2448
	L1D_cache_core[14]: Access = 2669, Miss = 1683, Miss_rate = 0.631, Pending_hits = 232, Reservation_fails = 2658
	L1D_total_cache_accesses = 41171
	L1D_total_cache_misses = 25640
	L1D_total_cache_miss_rate = 0.6228
	L1D_total_cache_pending_hits = 2584
	L1D_total_cache_reservation_fails = 30371
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 14547
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14502
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 243929
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8601
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10787
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 252530

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 8115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 22220
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6744
ctas_completed 635, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
6129, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 
gpgpu_n_tot_thrd_icount = 15952992
gpgpu_n_tot_w_icount = 498531
gpgpu_n_stall_shd_mem = 30727
# of global memory access: 42098
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25308
gpgpu_n_mem_write_global = 10787
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486144
gpgpu_n_store_insn = 172592
gpgpu_n_shmem_insn = 5416904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 461328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 927
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99674	W0_Idle:1870491	W0_Scoreboard:826194	W1:942	W2:882	W3:822	W4:762	W5:702	W6:642	W7:582	W8:522	W9:462	W10:402	W11:342	W12:282	W13:222	W14:162	W15:93	W16:50616	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:440094
single_issue_nums: WS0:279051	WS1:219480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202464 {8:25308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 776664 {72:10787,}
traffic_breakdown_coretomem[INST_ACC_R] = 28360 {8:3545,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4049280 {40:101232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172592 {8:21574,}
traffic_breakdown_memtocore[INST_ACC_R] = 567200 {40:14180,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 216 
averagemflatency = 296 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 64 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80109 	26516 	11323 	4888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3424 	107 	20 	31083 	2026 	1951 	618 	100 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	18071 	13469 	13505 	18196 	46276 	13319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	154 	16 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       373      1580       367       768       289       630       241       608       241         0         0         0         0
dram[1]:        544       538       404       355       295       365       299       311       237       307       200       225         0         0         0         0
dram[2]:        632      1287       414      1617       324      1621       277       740       238       637       239       639         0         0         0         0
dram[3]:        544       633       395       381       350       379       280       378       269       202       208       172         0         0         0         0
dram[4]:       1197       788      1578       422      1599       395       597       292       611       217       555       194         0         0         0         0
dram[5]:        563       592       378       344       337       340       344       302       220       295       181       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256439 n_nop=256370 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005147
n_activity=414 dram_eff=0.3188
bk0: 2a 256426i bk1: 0a 256440i bk2: 32a 256382i bk3: 32a 256380i bk4: 0a 256438i bk5: 0a 256438i bk6: 0a 256438i bk7: 0a 256438i bk8: 0a 256438i bk9: 0a 256438i bk10: 0a 256438i bk11: 0a 256439i bk12: 0a 256439i bk13: 0a 256440i bk14: 0a 256440i bk15: 0a 256440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 256439 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 256222 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256439 
n_nop = 256370 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000596633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256439 n_nop=256373 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004991
n_activity=374 dram_eff=0.3422
bk0: 0a 256440i bk1: 0a 256441i bk2: 32a 256381i bk3: 32a 256380i bk4: 0a 256437i bk5: 0a 256438i bk6: 0a 256438i bk7: 0a 256438i bk8: 0a 256438i bk9: 0a 256438i bk10: 0a 256438i bk11: 0a 256439i bk12: 0a 256439i bk13: 0a 256440i bk14: 0a 256440i bk15: 0a 256440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000499 
total_CMD = 256439 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 256239 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256439 
n_nop = 256373 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000565437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256439 n_nop=256373 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004991
n_activity=374 dram_eff=0.3422
bk0: 0a 256440i bk1: 0a 256441i bk2: 32a 256382i bk3: 32a 256383i bk4: 0a 256437i bk5: 0a 256438i bk6: 0a 256438i bk7: 0a 256438i bk8: 0a 256438i bk9: 0a 256438i bk10: 0a 256438i bk11: 0a 256439i bk12: 0a 256439i bk13: 0a 256440i bk14: 0a 256440i bk15: 0a 256440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000499 
total_CMD = 256439 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 256239 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256439 
n_nop = 256373 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000542039
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256439 n_nop=256373 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004991
n_activity=374 dram_eff=0.3422
bk0: 0a 256440i bk1: 0a 256441i bk2: 32a 256382i bk3: 32a 256382i bk4: 0a 256437i bk5: 0a 256438i bk6: 0a 256438i bk7: 0a 256438i bk8: 0a 256438i bk9: 0a 256438i bk10: 0a 256438i bk11: 0a 256439i bk12: 0a 256439i bk13: 0a 256440i bk14: 0a 256440i bk15: 0a 256440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000499 
total_CMD = 256439 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 256239 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256439 
n_nop = 256373 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000557637
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256439 n_nop=256368 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005303
n_activity=414 dram_eff=0.3285
bk0: 0a 256441i bk1: 4a 256423i bk2: 32a 256382i bk3: 32a 256378i bk4: 0a 256437i bk5: 0a 256437i bk6: 0a 256438i bk7: 0a 256438i bk8: 0a 256438i bk9: 0a 256438i bk10: 0a 256438i bk11: 0a 256439i bk12: 0a 256439i bk13: 0a 256440i bk14: 0a 256440i bk15: 0a 256440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000530 
total_CMD = 256439 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 256216 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256439 
n_nop = 256368 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000698022
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256439 n_nop=256372 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004991
n_activity=393 dram_eff=0.3257
bk0: 0a 256441i bk1: 8a 256418i bk2: 32a 256383i bk3: 24a 256391i bk4: 0a 256437i bk5: 0a 256437i bk6: 0a 256437i bk7: 0a 256437i bk8: 0a 256437i bk9: 0a 256437i bk10: 0a 256438i bk11: 0a 256439i bk12: 0a 256440i bk13: 0a 256441i bk14: 0a 256441i bk15: 0a 256441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000499 
total_CMD = 256439 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 256227 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256439 
n_nop = 256372 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000678524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17598, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 9584, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 9128, Miss = 32, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 9632, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 9300, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 17632, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 9356, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 9460, Miss = 32, Miss_rate = 0.003, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 17246, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 9648, Miss = 36, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 9084, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 9348, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 137016
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0028
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13040
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 101232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21574
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14180
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=137016
icnt_total_pkts_simt_to_mem=50442
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.7427
	minimum = 5
	maximum = 1111
Network latency average = 59.6269
	minimum = 5
	maximum = 1111
Slowest packet = 140532
Flit latency average = 56.772
	minimum = 5
	maximum = 1111
Slowest flit = 148615
Fragmentation average = 0.00665959
	minimum = 0
	maximum = 172
Injected packet rate average = 0.192902
	minimum = 0.0684303 (at node 5)
	maximum = 0.431981 (at node 20)
Accepted packet rate average = 0.192902
	minimum = 0.0894768 (at node 25)
	maximum = 0.315109 (at node 2)
Injected flit rate average = 0.204677
	minimum = 0.0872428 (at node 5)
	maximum = 0.431981 (at node 20)
Accepted flit rate average= 0.204677
	minimum = 0.115109 (at node 23)
	maximum = 0.315109 (at node 2)
Injected packet length average = 1.06104
Accepted packet length average = 1.06104
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3595 (9 samples)
	minimum = 5 (9 samples)
	maximum = 258.111 (9 samples)
Network latency average = 21.1062 (9 samples)
	minimum = 5 (9 samples)
	maximum = 257.778 (9 samples)
Flit latency average = 20.1322 (9 samples)
	minimum = 5 (9 samples)
	maximum = 257.444 (9 samples)
Fragmentation average = 0.000739955 (9 samples)
	minimum = 0 (9 samples)
	maximum = 19.1111 (9 samples)
Injected packet rate average = 0.0678117 (9 samples)
	minimum = 0.0231217 (9 samples)
	maximum = 0.178962 (9 samples)
Accepted packet rate average = 0.0678117 (9 samples)
	minimum = 0.0278031 (9 samples)
	maximum = 0.108749 (9 samples)
Injected flit rate average = 0.0720853 (9 samples)
	minimum = 0.0297331 (9 samples)
	maximum = 0.179142 (9 samples)
Accepted flit rate average = 0.0720853 (9 samples)
	minimum = 0.0376005 (9 samples)
	maximum = 0.108749 (9 samples)
Injected packet size average = 1.06302 (9 samples)
Accepted packet size average = 1.06302 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 34 sec (154 sec)
gpgpu_simulation_rate = 96979 (inst/sec)
gpgpu_simulation_rate = 1261 (cycle/sec)
gpgpu_silicon_slowdown = 555114x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 221408
gpu_tot_sim_insn = 14955300
gpu_tot_ipc =      67.5463
gpu_tot_issued_cta = 636
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.6586% 
max_total_param_size = 0
gpu_stall_dramfull = 15697
gpu_stall_icnt2sh    = 22010
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1793
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6784
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      13.8776 GB/Sec
gpu_total_sim_rate=93470

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 254220
	L1I_total_cache_misses = 8616
	L1I_total_cache_miss_rate = 0.0339
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 2621, Miss = 1637, Miss_rate = 0.625, Pending_hits = 178, Reservation_fails = 2455
	L1D_cache_core[1]: Access = 2813, Miss = 1663, Miss_rate = 0.591, Pending_hits = 180, Reservation_fails = 2450
	L1D_cache_core[2]: Access = 2861, Miss = 1781, Miss_rate = 0.623, Pending_hits = 167, Reservation_fails = 1523
	L1D_cache_core[3]: Access = 2797, Miss = 1758, Miss_rate = 0.629, Pending_hits = 192, Reservation_fails = 1762
	L1D_cache_core[4]: Access = 2621, Miss = 1644, Miss_rate = 0.627, Pending_hits = 157, Reservation_fails = 2276
	L1D_cache_core[5]: Access = 2669, Miss = 1656, Miss_rate = 0.620, Pending_hits = 166, Reservation_fails = 2039
	L1D_cache_core[6]: Access = 2925, Miss = 1780, Miss_rate = 0.609, Pending_hits = 155, Reservation_fails = 790
	L1D_cache_core[7]: Access = 2925, Miss = 1795, Miss_rate = 0.614, Pending_hits = 165, Reservation_fails = 1378
	L1D_cache_core[8]: Access = 2700, Miss = 1680, Miss_rate = 0.622, Pending_hits = 115, Reservation_fails = 2277
	L1D_cache_core[9]: Access = 2669, Miss = 1672, Miss_rate = 0.626, Pending_hits = 210, Reservation_fails = 2567
	L1D_cache_core[10]: Access = 2797, Miss = 1745, Miss_rate = 0.624, Pending_hits = 210, Reservation_fails = 1710
	L1D_cache_core[11]: Access = 2733, Miss = 1602, Miss_rate = 0.586, Pending_hits = 186, Reservation_fails = 1881
	L1D_cache_core[12]: Access = 2733, Miss = 1786, Miss_rate = 0.653, Pending_hits = 147, Reservation_fails = 2157
	L1D_cache_core[13]: Access = 2669, Miss = 1774, Miss_rate = 0.665, Pending_hits = 124, Reservation_fails = 2448
	L1D_cache_core[14]: Access = 2669, Miss = 1683, Miss_rate = 0.631, Pending_hits = 232, Reservation_fails = 2658
	L1D_total_cache_accesses = 41202
	L1D_total_cache_misses = 25656
	L1D_total_cache_miss_rate = 0.6227
	L1D_total_cache_pending_hits = 2584
	L1D_total_cache_reservation_fails = 30371
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 14550
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14505
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 245604
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8616
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30400
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10802
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 254220

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 8115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 22220
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6744
ctas_completed 636, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
6129, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 
gpgpu_n_tot_thrd_icount = 16048128
gpgpu_n_tot_w_icount = 501504
gpgpu_n_stall_shd_mem = 31231
# of global memory access: 42129
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25324
gpgpu_n_mem_write_global = 10802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486400
gpgpu_n_store_insn = 172832
gpgpu_n_shmem_insn = 5421600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 461376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11424
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 927
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99674	W0_Idle:1901784	W0_Scoreboard:846186	W1:1256	W2:1176	W3:1096	W4:1016	W5:936	W6:856	W7:776	W8:696	W9:616	W10:536	W11:456	W12:376	W13:296	W14:216	W15:124	W16:50982	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:440094
single_issue_nums: WS0:282024	WS1:219480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202592 {8:25324,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 777744 {72:10802,}
traffic_breakdown_coretomem[INST_ACC_R] = 28480 {8:3560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4051840 {40:101296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172832 {8:21604,}
traffic_breakdown_memtocore[INST_ACC_R] = 569600 {40:14240,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 216 
averagemflatency = 296 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 64 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80203 	26516 	11323 	4888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3439 	107 	20 	31114 	2026 	1951 	618 	100 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	18165 	13469 	13505 	18196 	46276 	13319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	165 	16 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       373      1580       367       768       289       630       241       608       241         0         0         0         0
dram[1]:        544       538       404       355       295       365       299       311       237       307       200       225         0         0         0         0
dram[2]:        632      1287       414      1617       324      1621       277       740       238       637       239       639         0         0         0         0
dram[3]:        544       633       395       381       350       379       280       378       269       202       208       172         0         0         0         0
dram[4]:       1197       788      1578       422      1599       395       597       292       611       217       555       194         0         0         0         0
dram[5]:        563       592       378       344       337       340       344       302       220       295       181       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292250 n_nop=292181 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004517
n_activity=414 dram_eff=0.3188
bk0: 2a 292237i bk1: 0a 292251i bk2: 32a 292193i bk3: 32a 292191i bk4: 0a 292249i bk5: 0a 292249i bk6: 0a 292249i bk7: 0a 292249i bk8: 0a 292249i bk9: 0a 292249i bk10: 0a 292249i bk11: 0a 292250i bk12: 0a 292250i bk13: 0a 292251i bk14: 0a 292251i bk15: 0a 292251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000452 
total_CMD = 292250 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 292033 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292250 
n_nop = 292181 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000523524
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292250 n_nop=292184 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000438
n_activity=374 dram_eff=0.3422
bk0: 0a 292251i bk1: 0a 292252i bk2: 32a 292192i bk3: 32a 292191i bk4: 0a 292248i bk5: 0a 292249i bk6: 0a 292249i bk7: 0a 292249i bk8: 0a 292249i bk9: 0a 292249i bk10: 0a 292249i bk11: 0a 292250i bk12: 0a 292250i bk13: 0a 292251i bk14: 0a 292251i bk15: 0a 292251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000438 
total_CMD = 292250 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 292050 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292250 
n_nop = 292184 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000496151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292250 n_nop=292184 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000438
n_activity=374 dram_eff=0.3422
bk0: 0a 292251i bk1: 0a 292252i bk2: 32a 292193i bk3: 32a 292194i bk4: 0a 292248i bk5: 0a 292249i bk6: 0a 292249i bk7: 0a 292249i bk8: 0a 292249i bk9: 0a 292249i bk10: 0a 292249i bk11: 0a 292250i bk12: 0a 292250i bk13: 0a 292251i bk14: 0a 292251i bk15: 0a 292251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000438 
total_CMD = 292250 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 292050 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292250 
n_nop = 292184 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00047562
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292250 n_nop=292184 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000438
n_activity=374 dram_eff=0.3422
bk0: 0a 292251i bk1: 0a 292252i bk2: 32a 292193i bk3: 32a 292193i bk4: 0a 292248i bk5: 0a 292249i bk6: 0a 292249i bk7: 0a 292249i bk8: 0a 292249i bk9: 0a 292249i bk10: 0a 292249i bk11: 0a 292250i bk12: 0a 292250i bk13: 0a 292251i bk14: 0a 292251i bk15: 0a 292251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000438 
total_CMD = 292250 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 292050 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292250 
n_nop = 292184 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000489307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292250 n_nop=292179 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004654
n_activity=414 dram_eff=0.3285
bk0: 0a 292252i bk1: 4a 292234i bk2: 32a 292193i bk3: 32a 292189i bk4: 0a 292248i bk5: 0a 292248i bk6: 0a 292249i bk7: 0a 292249i bk8: 0a 292249i bk9: 0a 292249i bk10: 0a 292249i bk11: 0a 292250i bk12: 0a 292250i bk13: 0a 292251i bk14: 0a 292251i bk15: 0a 292251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000465 
total_CMD = 292250 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 292027 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292250 
n_nop = 292179 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000612489
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292250 n_nop=292183 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000438
n_activity=393 dram_eff=0.3257
bk0: 0a 292252i bk1: 8a 292229i bk2: 32a 292194i bk3: 24a 292202i bk4: 0a 292248i bk5: 0a 292248i bk6: 0a 292248i bk7: 0a 292248i bk8: 0a 292248i bk9: 0a 292248i bk10: 0a 292249i bk11: 0a 292250i bk12: 0a 292251i bk13: 0a 292252i bk14: 0a 292252i bk15: 0a 292252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000438 
total_CMD = 292250 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 292038 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292250 
n_nop = 292183 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000595381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17640, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 9584, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 9136, Miss = 32, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 9632, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 9308, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 17662, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 9364, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 9460, Miss = 32, Miss_rate = 0.003, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 17284, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 9652, Miss = 36, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 9092, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 9356, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 137170
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0028
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 101296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21604
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=137170
icnt_total_pkts_simt_to_mem=50503
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 176811
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 187458
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 8)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 8)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 8)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 8)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6311 (10 samples)
	minimum = 5 (10 samples)
	maximum = 232.9 (10 samples)
Network latency average = 19.503 (10 samples)
	minimum = 5 (10 samples)
	maximum = 232.6 (10 samples)
Flit latency average = 18.619 (10 samples)
	minimum = 5 (10 samples)
	maximum = 232.2 (10 samples)
Fragmentation average = 0.000665959 (10 samples)
	minimum = 0 (10 samples)
	maximum = 17.2 (10 samples)
Injected packet rate average = 0.0610578 (10 samples)
	minimum = 0.0208095 (10 samples)
	maximum = 0.161235 (10 samples)
Accepted packet rate average = 0.0610578 (10 samples)
	minimum = 0.0250228 (10 samples)
	maximum = 0.098442 (10 samples)
Injected flit rate average = 0.0649061 (10 samples)
	minimum = 0.0267598 (10 samples)
	maximum = 0.161453 (10 samples)
Accepted flit rate average = 0.0649061 (10 samples)
	minimum = 0.0338405 (10 samples)
	maximum = 0.098442 (10 samples)
Injected packet size average = 1.06303 (10 samples)
Accepted packet size average = 1.06303 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 93470 (inst/sec)
gpgpu_simulation_rate = 1383 (cycle/sec)
gpgpu_silicon_slowdown = 506146x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 25152
gpu_sim_insn = 236160
gpu_ipc =       9.3893
gpu_tot_sim_cycle = 246560
gpu_tot_sim_insn = 15191460
gpu_tot_ipc =      61.6136
gpu_tot_issued_cta = 648
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.9767% 
max_total_param_size = 0
gpu_stall_dramfull = 15697
gpu_stall_icnt2sh    = 22010
partiton_level_parallism =       0.0744
partiton_level_parallism_total  =       0.1686
partiton_level_parallism_util =       1.0308
partiton_level_parallism_util_total  =       1.6322
L2_BW  =       6.0061 GB/Sec
L2_BW_total  =      13.0746 GB/Sec
gpu_total_sim_rate=87811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 261540
	L1I_total_cache_misses = 9540
	L1I_total_cache_miss_rate = 0.0365
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 2700, Miss = 1685, Miss_rate = 0.624, Pending_hits = 178, Reservation_fails = 2455
	L1D_cache_core[1]: Access = 2892, Miss = 1711, Miss_rate = 0.592, Pending_hits = 180, Reservation_fails = 2450
	L1D_cache_core[2]: Access = 2940, Miss = 1829, Miss_rate = 0.622, Pending_hits = 167, Reservation_fails = 1523
	L1D_cache_core[3]: Access = 2876, Miss = 1806, Miss_rate = 0.628, Pending_hits = 192, Reservation_fails = 1762
	L1D_cache_core[4]: Access = 2700, Miss = 1692, Miss_rate = 0.627, Pending_hits = 157, Reservation_fails = 2276
	L1D_cache_core[5]: Access = 2748, Miss = 1704, Miss_rate = 0.620, Pending_hits = 166, Reservation_fails = 2039
	L1D_cache_core[6]: Access = 2925, Miss = 1780, Miss_rate = 0.609, Pending_hits = 155, Reservation_fails = 790
	L1D_cache_core[7]: Access = 2925, Miss = 1795, Miss_rate = 0.614, Pending_hits = 165, Reservation_fails = 1378
	L1D_cache_core[8]: Access = 2700, Miss = 1680, Miss_rate = 0.622, Pending_hits = 115, Reservation_fails = 2277
	L1D_cache_core[9]: Access = 2748, Miss = 1720, Miss_rate = 0.626, Pending_hits = 210, Reservation_fails = 2567
	L1D_cache_core[10]: Access = 2876, Miss = 1793, Miss_rate = 0.623, Pending_hits = 210, Reservation_fails = 1710
	L1D_cache_core[11]: Access = 2812, Miss = 1650, Miss_rate = 0.587, Pending_hits = 186, Reservation_fails = 1881
	L1D_cache_core[12]: Access = 2812, Miss = 1834, Miss_rate = 0.652, Pending_hits = 147, Reservation_fails = 2157
	L1D_cache_core[13]: Access = 2748, Miss = 1822, Miss_rate = 0.663, Pending_hits = 124, Reservation_fails = 2448
	L1D_cache_core[14]: Access = 2748, Miss = 1731, Miss_rate = 0.630, Pending_hits = 232, Reservation_fails = 2658
	L1D_total_cache_accesses = 42150
	L1D_total_cache_misses = 26232
	L1D_total_cache_miss_rate = 0.6223
	L1D_total_cache_pending_hits = 2584
	L1D_total_cache_reservation_fails = 30371
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 14658
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14613
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 252000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9540
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11174
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 261540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 8115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 22220
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6744
ctas_completed 648, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7335, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 
gpgpu_n_tot_thrd_icount = 16511232
gpgpu_n_tot_w_icount = 515976
gpgpu_n_stall_shd_mem = 33919
# of global memory access: 43077
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25900
gpgpu_n_mem_write_global = 11174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 495616
gpgpu_n_store_insn = 178784
gpgpu_n_shmem_insn = 5498016
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 463680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 927
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100238	W0_Idle:2341676	W0_Scoreboard:994338	W1:1256	W2:1176	W3:1096	W4:1016	W5:936	W6:856	W7:776	W8:696	W9:616	W10:536	W11:456	W12:376	W13:296	W14:216	W15:124	W16:65130	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:440418
single_issue_nums: WS0:296496	WS1:219480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 207200 {8:25900,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 804528 {72:11174,}
traffic_breakdown_coretomem[INST_ACC_R] = 35872 {8:4484,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4144000 {40:103600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178784 {8:22348,}
traffic_breakdown_memtocore[INST_ACC_R] = 717440 {40:17936,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 216 
averagemflatency = 292 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 62 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83251 	26516 	11323 	4888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4346 	121 	23 	32062 	2026 	1951 	618 	100 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21213 	13469 	13505 	18196 	46276 	13319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	192 	16 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       373      1580       367       768       289       630       241       608       241         0         0         0         0
dram[1]:        544       538       404       355       295       365       299       311       237       307       200       225         0         0         0         0
dram[2]:        632      1287       414      1617       324      1621       277       740       238       637       239       639         0         0         0         0
dram[3]:        544       633       395       381       350       379       280       378       269       202       208       172         0         0         0         0
dram[4]:       1197       788      1578       422      1599       395       597       292       611       217       555       194         0         0         0         0
dram[5]:        563       592       378       344       337       340       344       302       220       295       181       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325450 n_nop=325381 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004056
n_activity=414 dram_eff=0.3188
bk0: 2a 325437i bk1: 0a 325451i bk2: 32a 325393i bk3: 32a 325391i bk4: 0a 325449i bk5: 0a 325449i bk6: 0a 325449i bk7: 0a 325449i bk8: 0a 325449i bk9: 0a 325449i bk10: 0a 325449i bk11: 0a 325450i bk12: 0a 325450i bk13: 0a 325451i bk14: 0a 325451i bk15: 0a 325451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000406 
total_CMD = 325450 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 325233 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325450 
n_nop = 325381 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000470118
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325450 n_nop=325384 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003933
n_activity=374 dram_eff=0.3422
bk0: 0a 325451i bk1: 0a 325452i bk2: 32a 325392i bk3: 32a 325391i bk4: 0a 325448i bk5: 0a 325449i bk6: 0a 325449i bk7: 0a 325449i bk8: 0a 325449i bk9: 0a 325449i bk10: 0a 325449i bk11: 0a 325450i bk12: 0a 325450i bk13: 0a 325451i bk14: 0a 325451i bk15: 0a 325451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000393 
total_CMD = 325450 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 325250 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325450 
n_nop = 325384 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000445537
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325450 n_nop=325384 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003933
n_activity=374 dram_eff=0.3422
bk0: 0a 325451i bk1: 0a 325452i bk2: 32a 325393i bk3: 32a 325394i bk4: 0a 325448i bk5: 0a 325449i bk6: 0a 325449i bk7: 0a 325449i bk8: 0a 325449i bk9: 0a 325449i bk10: 0a 325449i bk11: 0a 325450i bk12: 0a 325450i bk13: 0a 325451i bk14: 0a 325451i bk15: 0a 325451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000393 
total_CMD = 325450 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 325250 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325450 
n_nop = 325384 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000427101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325450 n_nop=325384 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003933
n_activity=374 dram_eff=0.3422
bk0: 0a 325451i bk1: 0a 325452i bk2: 32a 325393i bk3: 32a 325393i bk4: 0a 325448i bk5: 0a 325449i bk6: 0a 325449i bk7: 0a 325449i bk8: 0a 325449i bk9: 0a 325449i bk10: 0a 325449i bk11: 0a 325450i bk12: 0a 325450i bk13: 0a 325451i bk14: 0a 325451i bk15: 0a 325451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000393 
total_CMD = 325450 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 325250 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325450 
n_nop = 325384 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000439392
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325450 n_nop=325379 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004179
n_activity=414 dram_eff=0.3285
bk0: 0a 325452i bk1: 4a 325434i bk2: 32a 325393i bk3: 32a 325389i bk4: 0a 325448i bk5: 0a 325448i bk6: 0a 325449i bk7: 0a 325449i bk8: 0a 325449i bk9: 0a 325449i bk10: 0a 325449i bk11: 0a 325450i bk12: 0a 325450i bk13: 0a 325451i bk14: 0a 325451i bk15: 0a 325451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000418 
total_CMD = 325450 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 325227 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325450 
n_nop = 325379 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000209 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000550008
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325450 n_nop=325383 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003933
n_activity=393 dram_eff=0.3257
bk0: 0a 325452i bk1: 8a 325429i bk2: 32a 325394i bk3: 24a 325402i bk4: 0a 325448i bk5: 0a 325448i bk6: 0a 325448i bk7: 0a 325448i bk8: 0a 325448i bk9: 0a 325448i bk10: 0a 325449i bk11: 0a 325450i bk12: 0a 325451i bk13: 0a 325452i bk14: 0a 325452i bk15: 0a 325452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000393 
total_CMD = 325450 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 325238 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325450 
n_nop = 325383 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000534644

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18648, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 10088, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 9560, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 10136, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 9732, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 18574, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 9788, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 9868, Miss = 32, Miss_rate = 0.003, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 18196, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 10060, Miss = 36, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 9500, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 9764, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 143914
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0027
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16796
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 103600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22348
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=143914
icnt_total_pkts_simt_to_mem=52747
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05768
	minimum = 5
	maximum = 16
Network latency average = 5.05768
	minimum = 5
	maximum = 16
Slowest packet = 176878
Flit latency average = 5.01969
	minimum = 5
	maximum = 16
Slowest flit = 187680
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0126873
	minimum = 0 (at node 6)
	maximum = 0.0400763 (at node 15)
Accepted packet rate average = 0.0126873
	minimum = 0 (at node 6)
	maximum = 0.0223441 (at node 0)
Injected flit rate average = 0.0132351
	minimum = 0 (at node 6)
	maximum = 0.0400763 (at node 15)
Accepted flit rate average= 0.0132351
	minimum = 0 (at node 6)
	maximum = 0.0223441 (at node 0)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2153 (11 samples)
	minimum = 5 (11 samples)
	maximum = 213.182 (11 samples)
Network latency average = 18.1898 (11 samples)
	minimum = 5 (11 samples)
	maximum = 212.909 (11 samples)
Flit latency average = 17.3827 (11 samples)
	minimum = 5 (11 samples)
	maximum = 212.545 (11 samples)
Fragmentation average = 0.000605418 (11 samples)
	minimum = 0 (11 samples)
	maximum = 15.6364 (11 samples)
Injected packet rate average = 0.0566605 (11 samples)
	minimum = 0.0189177 (11 samples)
	maximum = 0.150221 (11 samples)
Accepted packet rate average = 0.0566605 (11 samples)
	minimum = 0.022748 (11 samples)
	maximum = 0.0915241 (11 samples)
Injected flit rate average = 0.0602087 (11 samples)
	minimum = 0.024327 (11 samples)
	maximum = 0.150418 (11 samples)
Accepted flit rate average = 0.0602087 (11 samples)
	minimum = 0.0307641 (11 samples)
	maximum = 0.0915241 (11 samples)
Injected packet size average = 1.06262 (11 samples)
Accepted packet size average = 1.06262 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 87811 (inst/sec)
gpgpu_simulation_rate = 1425 (cycle/sec)
gpgpu_silicon_slowdown = 491228x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
Destroy streams for kernel 12: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 7413
gpu_sim_insn = 3428352
gpu_ipc =     462.4784
gpu_tot_sim_cycle = 253973
gpu_tot_sim_insn = 18619812
gpu_tot_ipc =      73.3141
gpu_tot_issued_cta = 792
gpu_occupancy = 72.5554% 
gpu_tot_occupancy = 19.7707% 
max_total_param_size = 0
gpu_stall_dramfull = 20366
gpu_stall_icnt2sh    = 28712
partiton_level_parallism =       1.1219
partiton_level_parallism_total  =       0.1964
partiton_level_parallism_util =       1.8344
partiton_level_parallism_util_total  =       1.6628
L2_BW  =      86.6025 GB/Sec
L2_BW_total  =      15.2207 GB/Sec
gpu_total_sim_rate=96978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 315684
	L1I_total_cache_misses = 11017
	L1I_total_cache_miss_rate = 0.0349
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7846
L1D_cache:
	L1D_cache_core[0]: Access = 3276, Miss = 2037, Miss_rate = 0.622, Pending_hits = 194, Reservation_fails = 3454
	L1D_cache_core[1]: Access = 3532, Miss = 2136, Miss_rate = 0.605, Pending_hits = 184, Reservation_fails = 2760
	L1D_cache_core[2]: Access = 3580, Miss = 2261, Miss_rate = 0.632, Pending_hits = 189, Reservation_fails = 1681
	L1D_cache_core[3]: Access = 3516, Miss = 2238, Miss_rate = 0.637, Pending_hits = 200, Reservation_fails = 2314
	L1D_cache_core[4]: Access = 3276, Miss = 2044, Miss_rate = 0.624, Pending_hits = 185, Reservation_fails = 3295
	L1D_cache_core[5]: Access = 3388, Miss = 2091, Miss_rate = 0.617, Pending_hits = 189, Reservation_fails = 2726
	L1D_cache_core[6]: Access = 3629, Miss = 2252, Miss_rate = 0.621, Pending_hits = 188, Reservation_fails = 896
	L1D_cache_core[7]: Access = 3693, Miss = 2275, Miss_rate = 0.616, Pending_hits = 217, Reservation_fails = 1378
	L1D_cache_core[8]: Access = 3020, Miss = 1904, Miss_rate = 0.630, Pending_hits = 131, Reservation_fails = 3450
	L1D_cache_core[9]: Access = 3388, Miss = 2138, Miss_rate = 0.631, Pending_hits = 223, Reservation_fails = 3168
	L1D_cache_core[10]: Access = 3516, Miss = 2209, Miss_rate = 0.628, Pending_hits = 243, Reservation_fails = 2254
	L1D_cache_core[11]: Access = 3452, Miss = 2097, Miss_rate = 0.607, Pending_hits = 219, Reservation_fails = 2889
	L1D_cache_core[12]: Access = 3388, Miss = 2216, Miss_rate = 0.654, Pending_hits = 176, Reservation_fails = 3054
	L1D_cache_core[13]: Access = 3388, Miss = 2228, Miss_rate = 0.658, Pending_hits = 150, Reservation_fails = 2786
	L1D_cache_core[14]: Access = 3324, Miss = 2121, Miss_rate = 0.638, Pending_hits = 260, Reservation_fails = 3495
	L1D_total_cache_accesses = 51366
	L1D_total_cache_misses = 32247
	L1D_total_cache_miss_rate = 0.6278
	L1D_total_cache_pending_hits = 2948
	L1D_total_cache_reservation_fails = 39600
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 18114
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 39572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18069
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 304667
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11017
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7846
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37888
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13478
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 315684

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 10129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 29434
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7846
ctas_completed 792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7521, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 837, 837, 837, 837, 837, 837, 837, 837, 744, 744, 744, 744, 744, 744, 744, 744, 
gpgpu_n_tot_thrd_icount = 19939584
gpgpu_n_tot_w_icount = 623112
gpgpu_n_stall_shd_mem = 38623
# of global memory access: 52389
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31834
gpgpu_n_mem_write_global = 13478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606208
gpgpu_n_store_insn = 215648
gpgpu_n_shmem_insn = 6751392
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 574272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1023
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124888	W0_Idle:2349659	W0_Scoreboard:1063789	W1:1256	W2:1176	W3:1096	W4:1016	W5:936	W6:856	W7:776	W8:696	W9:616	W10:536	W11:456	W12:376	W13:296	W14:216	W15:124	W16:65130	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:547554
single_issue_nums: WS0:350064	WS1:273048	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 254672 {8:31834,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 970416 {72:13478,}
traffic_breakdown_coretomem[INST_ACC_R] = 36504 {8:4563,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5093440 {40:127336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 215648 {8:26956,}
traffic_breakdown_memtocore[INST_ACC_R] = 730080 {40:18252,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 225 
averagemflatency = 296 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 64 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	100526 	33552 	14430 	5814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4410 	133 	23 	39571 	2303 	2055 	639 	190 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23135 	16855 	17562 	22329 	56683 	17758 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	199 	22 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       524      1580       367      1299       337       630       241       608       241         0         0         0         0
dram[1]:        544       538       533       509       367       497       349       410       237       307       200       225         0         0         0         0
dram[2]:        632      1287       634      1617       324      1621       334      1332       238       637       239       639         0         0         0         0
dram[3]:        544       633       618       486       539       388       497       384       269       238       208       179         0         0         0         0
dram[4]:       1197       788      1578       422      1599       395      1380       357       611       217       555       194         0         0         0         0
dram[5]:        563       592       491       564       337       547       344       493       220       295       181       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335234 n_nop=335165 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003938
n_activity=414 dram_eff=0.3188
bk0: 2a 335221i bk1: 0a 335235i bk2: 32a 335177i bk3: 32a 335175i bk4: 0a 335233i bk5: 0a 335233i bk6: 0a 335233i bk7: 0a 335233i bk8: 0a 335233i bk9: 0a 335233i bk10: 0a 335233i bk11: 0a 335234i bk12: 0a 335234i bk13: 0a 335235i bk14: 0a 335235i bk15: 0a 335235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000394 
total_CMD = 335234 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 335017 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335234 
n_nop = 335165 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456398
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335234 n_nop=335168 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003818
n_activity=374 dram_eff=0.3422
bk0: 0a 335235i bk1: 0a 335236i bk2: 32a 335176i bk3: 32a 335175i bk4: 0a 335232i bk5: 0a 335233i bk6: 0a 335233i bk7: 0a 335233i bk8: 0a 335233i bk9: 0a 335233i bk10: 0a 335233i bk11: 0a 335234i bk12: 0a 335234i bk13: 0a 335235i bk14: 0a 335235i bk15: 0a 335235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 335234 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 335034 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335234 
n_nop = 335168 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000432534
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335234 n_nop=335168 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003818
n_activity=374 dram_eff=0.3422
bk0: 0a 335235i bk1: 0a 335236i bk2: 32a 335177i bk3: 32a 335178i bk4: 0a 335232i bk5: 0a 335233i bk6: 0a 335233i bk7: 0a 335233i bk8: 0a 335233i bk9: 0a 335233i bk10: 0a 335233i bk11: 0a 335234i bk12: 0a 335234i bk13: 0a 335235i bk14: 0a 335235i bk15: 0a 335235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 335234 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 335034 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335234 
n_nop = 335168 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000414636
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335234 n_nop=335168 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003818
n_activity=374 dram_eff=0.3422
bk0: 0a 335235i bk1: 0a 335236i bk2: 32a 335177i bk3: 32a 335177i bk4: 0a 335232i bk5: 0a 335233i bk6: 0a 335233i bk7: 0a 335233i bk8: 0a 335233i bk9: 0a 335233i bk10: 0a 335233i bk11: 0a 335234i bk12: 0a 335234i bk13: 0a 335235i bk14: 0a 335235i bk15: 0a 335235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 335234 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 335034 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335234 
n_nop = 335168 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000426568
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335234 n_nop=335163 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004057
n_activity=414 dram_eff=0.3285
bk0: 0a 335236i bk1: 4a 335218i bk2: 32a 335177i bk3: 32a 335173i bk4: 0a 335232i bk5: 0a 335232i bk6: 0a 335233i bk7: 0a 335233i bk8: 0a 335233i bk9: 0a 335233i bk10: 0a 335233i bk11: 0a 335234i bk12: 0a 335234i bk13: 0a 335235i bk14: 0a 335235i bk15: 0a 335235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000406 
total_CMD = 335234 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 335011 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335234 
n_nop = 335163 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000533955
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335234 n_nop=335167 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003818
n_activity=393 dram_eff=0.3257
bk0: 0a 335236i bk1: 8a 335213i bk2: 32a 335178i bk3: 24a 335186i bk4: 0a 335232i bk5: 0a 335232i bk6: 0a 335232i bk7: 0a 335232i bk8: 0a 335232i bk9: 0a 335232i bk10: 0a 335233i bk11: 0a 335234i bk12: 0a 335235i bk13: 0a 335236i bk14: 0a 335236i bk15: 0a 335236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 335234 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 335022 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335234 
n_nop = 335167 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00051904

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21216, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 12292, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 11972, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 12396, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 12100, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21246, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 12188, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 12240, Miss = 32, Miss_rate = 0.003, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 20756, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 12384, Miss = 36, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 11764, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 12020, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 172574
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0023
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17112
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 127336
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26956
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18252
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=172574
icnt_total_pkts_simt_to_mem=63368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.1346
	minimum = 5
	maximum = 1031
Network latency average = 56.1891
	minimum = 5
	maximum = 1031
Slowest packet = 192310
Flit latency average = 53.1342
	minimum = 5
	maximum = 1031
Slowest flit = 203484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.184746
	minimum = 0.0419533 (at node 8)
	maximum = 0.360448 (at node 20)
Accepted packet rate average = 0.184746
	minimum = 0.0863348 (at node 23)
	maximum = 0.302172 (at node 6)
Injected flit rate average = 0.196257
	minimum = 0.0527452 (at node 8)
	maximum = 0.360448 (at node 20)
Accepted flit rate average= 0.196257
	minimum = 0.0863348 (at node 23)
	maximum = 0.302172 (at node 6)
Injected packet length average = 1.06231
Accepted packet length average = 1.06231
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6253 (12 samples)
	minimum = 5 (12 samples)
	maximum = 281.333 (12 samples)
Network latency average = 21.3564 (12 samples)
	minimum = 5 (12 samples)
	maximum = 281.083 (12 samples)
Flit latency average = 20.362 (12 samples)
	minimum = 5 (12 samples)
	maximum = 280.75 (12 samples)
Fragmentation average = 0.000554966 (12 samples)
	minimum = 0 (12 samples)
	maximum = 14.3333 (12 samples)
Injected packet rate average = 0.0673342 (12 samples)
	minimum = 0.0208373 (12 samples)
	maximum = 0.16774 (12 samples)
Accepted packet rate average = 0.0673342 (12 samples)
	minimum = 0.0280469 (12 samples)
	maximum = 0.109078 (12 samples)
Injected flit rate average = 0.0715461 (12 samples)
	minimum = 0.0266952 (12 samples)
	maximum = 0.167921 (12 samples)
Accepted flit rate average = 0.0715461 (12 samples)
	minimum = 0.035395 (12 samples)
	maximum = 0.109078 (12 samples)
Injected packet size average = 1.06255 (12 samples)
Accepted packet size average = 1.06255 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 12 sec (192 sec)
gpgpu_simulation_rate = 96978 (inst/sec)
gpgpu_simulation_rate = 1322 (cycle/sec)
gpgpu_silicon_slowdown = 529500x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 13: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 281103
gpu_tot_sim_insn = 18640317
gpu_tot_ipc =      66.3113
gpu_tot_issued_cta = 793
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.5431% 
max_total_param_size = 0
gpu_stall_dramfull = 20366
gpu_stall_icnt2sh    = 28712
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1776
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6618
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      13.7640 GB/Sec
gpu_total_sim_rate=94143

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 317374
	L1I_total_cache_misses = 11032
	L1I_total_cache_miss_rate = 0.0348
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7846
L1D_cache:
	L1D_cache_core[0]: Access = 3276, Miss = 2037, Miss_rate = 0.622, Pending_hits = 194, Reservation_fails = 3454
	L1D_cache_core[1]: Access = 3563, Miss = 2152, Miss_rate = 0.604, Pending_hits = 184, Reservation_fails = 2760
	L1D_cache_core[2]: Access = 3580, Miss = 2261, Miss_rate = 0.632, Pending_hits = 189, Reservation_fails = 1681
	L1D_cache_core[3]: Access = 3516, Miss = 2238, Miss_rate = 0.637, Pending_hits = 200, Reservation_fails = 2314
	L1D_cache_core[4]: Access = 3276, Miss = 2044, Miss_rate = 0.624, Pending_hits = 185, Reservation_fails = 3295
	L1D_cache_core[5]: Access = 3388, Miss = 2091, Miss_rate = 0.617, Pending_hits = 189, Reservation_fails = 2726
	L1D_cache_core[6]: Access = 3629, Miss = 2252, Miss_rate = 0.621, Pending_hits = 188, Reservation_fails = 896
	L1D_cache_core[7]: Access = 3693, Miss = 2275, Miss_rate = 0.616, Pending_hits = 217, Reservation_fails = 1378
	L1D_cache_core[8]: Access = 3020, Miss = 1904, Miss_rate = 0.630, Pending_hits = 131, Reservation_fails = 3450
	L1D_cache_core[9]: Access = 3388, Miss = 2138, Miss_rate = 0.631, Pending_hits = 223, Reservation_fails = 3168
	L1D_cache_core[10]: Access = 3516, Miss = 2209, Miss_rate = 0.628, Pending_hits = 243, Reservation_fails = 2254
	L1D_cache_core[11]: Access = 3452, Miss = 2097, Miss_rate = 0.607, Pending_hits = 219, Reservation_fails = 2889
	L1D_cache_core[12]: Access = 3388, Miss = 2216, Miss_rate = 0.654, Pending_hits = 176, Reservation_fails = 3054
	L1D_cache_core[13]: Access = 3388, Miss = 2228, Miss_rate = 0.658, Pending_hits = 150, Reservation_fails = 2786
	L1D_cache_core[14]: Access = 3324, Miss = 2121, Miss_rate = 0.638, Pending_hits = 260, Reservation_fails = 3495
	L1D_total_cache_accesses = 51397
	L1D_total_cache_misses = 32263
	L1D_total_cache_miss_rate = 0.6277
	L1D_total_cache_pending_hits = 2948
	L1D_total_cache_reservation_fails = 39600
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 18117
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 39572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 306342
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11032
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7846
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37904
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13493
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 317374

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 10129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 29434
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7846
ctas_completed 793, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7521, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 837, 837, 837, 837, 837, 837, 837, 837, 744, 744, 744, 744, 744, 744, 744, 744, 
gpgpu_n_tot_thrd_icount = 20034720
gpgpu_n_tot_w_icount = 626085
gpgpu_n_stall_shd_mem = 39127
# of global memory access: 52420
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31850
gpgpu_n_mem_write_global = 13493
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606464
gpgpu_n_store_insn = 215888
gpgpu_n_shmem_insn = 6756088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 574320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1023
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124888	W0_Idle:2380952	W0_Scoreboard:1083781	W1:1570	W2:1470	W3:1370	W4:1270	W5:1170	W6:1070	W7:970	W8:870	W9:770	W10:670	W11:570	W12:470	W13:370	W14:270	W15:155	W16:65496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:547554
single_issue_nums: WS0:353037	WS1:273048	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 254800 {8:31850,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 971496 {72:13493,}
traffic_breakdown_coretomem[INST_ACC_R] = 36624 {8:4578,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5096000 {40:127400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 215888 {8:26986,}
traffic_breakdown_memtocore[INST_ACC_R] = 732480 {40:18312,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 225 
averagemflatency = 295 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 64 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	100620 	33552 	14430 	5814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4425 	133 	23 	39602 	2303 	2055 	639 	190 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23229 	16855 	17562 	22329 	56683 	17758 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	210 	22 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       524      1580       367      1299       337       630       241       608       241         0         0         0         0
dram[1]:        544       538       533       509       367       497       349       410       237       307       200       225         0         0         0         0
dram[2]:        632      1287       634      1617       324      1621       334      1332       238       637       239       639         0         0         0         0
dram[3]:        544       633       618       486       539       388       497       384       269       238       208       179         0         0         0         0
dram[4]:       1197       788      1578       422      1599       395      1380       357       611       217       555       194         0         0         0         0
dram[5]:        563       592       491       564       337       547       344       493       220       295       181       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371045 n_nop=370976 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003558
n_activity=414 dram_eff=0.3188
bk0: 2a 371032i bk1: 0a 371046i bk2: 32a 370988i bk3: 32a 370986i bk4: 0a 371044i bk5: 0a 371044i bk6: 0a 371044i bk7: 0a 371044i bk8: 0a 371044i bk9: 0a 371044i bk10: 0a 371044i bk11: 0a 371045i bk12: 0a 371045i bk13: 0a 371046i bk14: 0a 371046i bk15: 0a 371046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000356 
total_CMD = 371045 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 370828 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371045 
n_nop = 370976 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000412349
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371045 n_nop=370979 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000345
n_activity=374 dram_eff=0.3422
bk0: 0a 371046i bk1: 0a 371047i bk2: 32a 370987i bk3: 32a 370986i bk4: 0a 371043i bk5: 0a 371044i bk6: 0a 371044i bk7: 0a 371044i bk8: 0a 371044i bk9: 0a 371044i bk10: 0a 371044i bk11: 0a 371045i bk12: 0a 371045i bk13: 0a 371046i bk14: 0a 371046i bk15: 0a 371046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000345 
total_CMD = 371045 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 370845 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371045 
n_nop = 370979 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000390788
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371045 n_nop=370979 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000345
n_activity=374 dram_eff=0.3422
bk0: 0a 371046i bk1: 0a 371047i bk2: 32a 370988i bk3: 32a 370989i bk4: 0a 371043i bk5: 0a 371044i bk6: 0a 371044i bk7: 0a 371044i bk8: 0a 371044i bk9: 0a 371044i bk10: 0a 371044i bk11: 0a 371045i bk12: 0a 371045i bk13: 0a 371046i bk14: 0a 371046i bk15: 0a 371046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000345 
total_CMD = 371045 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 370845 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371045 
n_nop = 370979 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000374618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371045 n_nop=370979 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000345
n_activity=374 dram_eff=0.3422
bk0: 0a 371046i bk1: 0a 371047i bk2: 32a 370988i bk3: 32a 370988i bk4: 0a 371043i bk5: 0a 371044i bk6: 0a 371044i bk7: 0a 371044i bk8: 0a 371044i bk9: 0a 371044i bk10: 0a 371044i bk11: 0a 371045i bk12: 0a 371045i bk13: 0a 371046i bk14: 0a 371046i bk15: 0a 371046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000345 
total_CMD = 371045 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 370845 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371045 
n_nop = 370979 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000385398
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371045 n_nop=370974 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003665
n_activity=414 dram_eff=0.3285
bk0: 0a 371047i bk1: 4a 371029i bk2: 32a 370988i bk3: 32a 370984i bk4: 0a 371043i bk5: 0a 371043i bk6: 0a 371044i bk7: 0a 371044i bk8: 0a 371044i bk9: 0a 371044i bk10: 0a 371044i bk11: 0a 371045i bk12: 0a 371045i bk13: 0a 371046i bk14: 0a 371046i bk15: 0a 371046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000367 
total_CMD = 371045 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 370822 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371045 
n_nop = 370974 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000482421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371045 n_nop=370978 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000345
n_activity=393 dram_eff=0.3257
bk0: 0a 371047i bk1: 8a 371024i bk2: 32a 370989i bk3: 24a 370997i bk4: 0a 371043i bk5: 0a 371043i bk6: 0a 371043i bk7: 0a 371043i bk8: 0a 371043i bk9: 0a 371043i bk10: 0a 371044i bk11: 0a 371045i bk12: 0a 371046i bk13: 0a 371047i bk14: 0a 371047i bk15: 0a 371047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000345 
total_CMD = 371045 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 370833 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371045 
n_nop = 370978 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000468946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21224, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 12292, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 12010, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 12396, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 12108, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21246, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 12196, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 12270, Miss = 32, Miss_rate = 0.003, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 20764, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 12388, Miss = 36, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 11806, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 12028, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 172728
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0023
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17172
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 127400
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26986
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=172728
icnt_total_pkts_simt_to_mem=63429
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 222604
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 235942
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 1)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 1)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 1)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 1)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2752 (13 samples)
	minimum = 5 (13 samples)
	maximum = 260.154 (13 samples)
Network latency average = 20.104 (13 samples)
	minimum = 5 (13 samples)
	maximum = 259.923 (13 samples)
Flit latency average = 19.1803 (13 samples)
	minimum = 5 (13 samples)
	maximum = 259.538 (13 samples)
Fragmentation average = 0.000512276 (13 samples)
	minimum = 0 (13 samples)
	maximum = 13.2308 (13 samples)
Injected packet rate average = 0.0621757 (13 samples)
	minimum = 0.0192345 (13 samples)
	maximum = 0.154967 (13 samples)
Accepted packet rate average = 0.0621757 (13 samples)
	minimum = 0.0258894 (13 samples)
	maximum = 0.101124 (13 samples)
Injected flit rate average = 0.0660651 (13 samples)
	minimum = 0.0246417 (13 samples)
	maximum = 0.155177 (13 samples)
Accepted flit rate average = 0.0660651 (13 samples)
	minimum = 0.0326723 (13 samples)
	maximum = 0.101124 (13 samples)
Injected packet size average = 1.06256 (13 samples)
Accepted packet size average = 1.06256 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 18 sec (198 sec)
gpgpu_simulation_rate = 94143 (inst/sec)
gpgpu_simulation_rate = 1419 (cycle/sec)
gpgpu_silicon_slowdown = 493305x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
Destroy streams for kernel 14: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 25148
gpu_sim_insn = 216480
gpu_ipc =       8.6082
gpu_tot_sim_cycle = 306251
gpu_tot_sim_insn = 18856797
gpu_tot_ipc =      61.5730
gpu_tot_issued_cta = 804
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.5333% 
max_total_param_size = 0
gpu_stall_dramfull = 20366
gpu_stall_icnt2sh    = 28712
partiton_level_parallism =       0.0676
partiton_level_parallism_total  =       0.1686
partiton_level_parallism_util =       1.0385
partiton_level_parallism_util_total  =       1.6296
L2_BW  =       5.4495 GB/Sec
L2_BW_total  =      13.0813 GB/Sec
gpu_total_sim_rate=89368

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 324084
	L1I_total_cache_misses = 11879
	L1I_total_cache_miss_rate = 0.0367
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7846
L1D_cache:
	L1D_cache_core[0]: Access = 3276, Miss = 2037, Miss_rate = 0.622, Pending_hits = 194, Reservation_fails = 3454
	L1D_cache_core[1]: Access = 3563, Miss = 2152, Miss_rate = 0.604, Pending_hits = 184, Reservation_fails = 2760
	L1D_cache_core[2]: Access = 3659, Miss = 2293, Miss_rate = 0.627, Pending_hits = 189, Reservation_fails = 1681
	L1D_cache_core[3]: Access = 3595, Miss = 2286, Miss_rate = 0.636, Pending_hits = 200, Reservation_fails = 2314
	L1D_cache_core[4]: Access = 3355, Miss = 2092, Miss_rate = 0.624, Pending_hits = 185, Reservation_fails = 3295
	L1D_cache_core[5]: Access = 3467, Miss = 2139, Miss_rate = 0.617, Pending_hits = 189, Reservation_fails = 2726
	L1D_cache_core[6]: Access = 3708, Miss = 2300, Miss_rate = 0.620, Pending_hits = 188, Reservation_fails = 896
	L1D_cache_core[7]: Access = 3772, Miss = 2323, Miss_rate = 0.616, Pending_hits = 217, Reservation_fails = 1378
	L1D_cache_core[8]: Access = 3099, Miss = 1952, Miss_rate = 0.630, Pending_hits = 131, Reservation_fails = 3450
	L1D_cache_core[9]: Access = 3467, Miss = 2186, Miss_rate = 0.631, Pending_hits = 223, Reservation_fails = 3168
	L1D_cache_core[10]: Access = 3595, Miss = 2257, Miss_rate = 0.628, Pending_hits = 243, Reservation_fails = 2254
	L1D_cache_core[11]: Access = 3531, Miss = 2145, Miss_rate = 0.607, Pending_hits = 219, Reservation_fails = 2889
	L1D_cache_core[12]: Access = 3467, Miss = 2264, Miss_rate = 0.653, Pending_hits = 176, Reservation_fails = 3054
	L1D_cache_core[13]: Access = 3388, Miss = 2228, Miss_rate = 0.658, Pending_hits = 150, Reservation_fails = 2786
	L1D_cache_core[14]: Access = 3324, Miss = 2121, Miss_rate = 0.638, Pending_hits = 260, Reservation_fails = 3495
	L1D_total_cache_accesses = 52266
	L1D_total_cache_misses = 32775
	L1D_total_cache_miss_rate = 0.6271
	L1D_total_cache_pending_hits = 2948
	L1D_total_cache_reservation_fails = 39600
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 18216
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 39572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 312205
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11879
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7846
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38432
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13834
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 324084

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 10129
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 29434
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7846
ctas_completed 804, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7521, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 837, 837, 837, 837, 837, 837, 837, 837, 744, 744, 744, 744, 744, 744, 744, 744, 
gpgpu_n_tot_thrd_icount = 20459232
gpgpu_n_tot_w_icount = 639351
gpgpu_n_stall_shd_mem = 41591
# of global memory access: 53289
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32362
gpgpu_n_mem_write_global = 13834
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 614912
gpgpu_n_store_insn = 221344
gpgpu_n_shmem_insn = 6826136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 576432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17080
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1023
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:125405	W0_Idle:2781914	W0_Scoreboard:1217418	W1:1570	W2:1470	W3:1370	W4:1270	W5:1170	W6:1070	W7:970	W8:870	W9:770	W10:670	W11:570	W12:470	W13:370	W14:270	W15:155	W16:78465	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:547851
single_issue_nums: WS0:366303	WS1:273048	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 258896 {8:32362,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 996048 {72:13834,}
traffic_breakdown_coretomem[INST_ACC_R] = 43400 {8:5425,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5177920 {40:129448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 221344 {8:27668,}
traffic_breakdown_memtocore[INST_ACC_R] = 868000 {40:21700,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 225 
averagemflatency = 292 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 63 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	103350 	33552 	14430 	5814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5261 	142 	25 	40455 	2303 	2055 	639 	190 	566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25959 	16855 	17562 	22329 	56683 	17758 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	241 	22 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       524      1580       367      1299       337       630       241       608       241         0         0         0         0
dram[1]:        544       538       533       509       367       497       349       410       237       307       200       225         0         0         0         0
dram[2]:        632      1287       634      1617       324      1621       334      1332       238       637       239       639         0         0         0         0
dram[3]:        544       633       618       486       539       388       497       384       269       238       208       179         0         0         0         0
dram[4]:       1197       788      1578       422      1599       395      1380       357       611       217       555       194         0         0         0         0
dram[5]:        563       592       491       564       337       547       344       493       220       295       181       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404240 n_nop=404171 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003265
n_activity=414 dram_eff=0.3188
bk0: 2a 404227i bk1: 0a 404241i bk2: 32a 404183i bk3: 32a 404181i bk4: 0a 404239i bk5: 0a 404239i bk6: 0a 404239i bk7: 0a 404239i bk8: 0a 404239i bk9: 0a 404239i bk10: 0a 404239i bk11: 0a 404240i bk12: 0a 404240i bk13: 0a 404241i bk14: 0a 404241i bk15: 0a 404241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000327 
total_CMD = 404240 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 404023 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404240 
n_nop = 404171 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000378488
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404240 n_nop=404174 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003166
n_activity=374 dram_eff=0.3422
bk0: 0a 404241i bk1: 0a 404242i bk2: 32a 404182i bk3: 32a 404181i bk4: 0a 404238i bk5: 0a 404239i bk6: 0a 404239i bk7: 0a 404239i bk8: 0a 404239i bk9: 0a 404239i bk10: 0a 404239i bk11: 0a 404240i bk12: 0a 404240i bk13: 0a 404241i bk14: 0a 404241i bk15: 0a 404241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000317 
total_CMD = 404240 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 404040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404240 
n_nop = 404174 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000358698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404240 n_nop=404174 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003166
n_activity=374 dram_eff=0.3422
bk0: 0a 404241i bk1: 0a 404242i bk2: 32a 404183i bk3: 32a 404184i bk4: 0a 404238i bk5: 0a 404239i bk6: 0a 404239i bk7: 0a 404239i bk8: 0a 404239i bk9: 0a 404239i bk10: 0a 404239i bk11: 0a 404240i bk12: 0a 404240i bk13: 0a 404241i bk14: 0a 404241i bk15: 0a 404241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000317 
total_CMD = 404240 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 404040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404240 
n_nop = 404174 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000343855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404240 n_nop=404174 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003166
n_activity=374 dram_eff=0.3422
bk0: 0a 404241i bk1: 0a 404242i bk2: 32a 404183i bk3: 32a 404183i bk4: 0a 404238i bk5: 0a 404239i bk6: 0a 404239i bk7: 0a 404239i bk8: 0a 404239i bk9: 0a 404239i bk10: 0a 404239i bk11: 0a 404240i bk12: 0a 404240i bk13: 0a 404241i bk14: 0a 404241i bk15: 0a 404241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000317 
total_CMD = 404240 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 404040 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404240 
n_nop = 404174 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00035375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404240 n_nop=404169 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003364
n_activity=414 dram_eff=0.3285
bk0: 0a 404242i bk1: 4a 404224i bk2: 32a 404183i bk3: 32a 404179i bk4: 0a 404238i bk5: 0a 404238i bk6: 0a 404239i bk7: 0a 404239i bk8: 0a 404239i bk9: 0a 404239i bk10: 0a 404239i bk11: 0a 404240i bk12: 0a 404240i bk13: 0a 404241i bk14: 0a 404241i bk15: 0a 404241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000336 
total_CMD = 404240 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 404017 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404240 
n_nop = 404169 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000442806
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404240 n_nop=404173 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003166
n_activity=393 dram_eff=0.3257
bk0: 0a 404242i bk1: 8a 404219i bk2: 32a 404184i bk3: 24a 404192i bk4: 0a 404238i bk5: 0a 404238i bk6: 0a 404238i bk7: 0a 404238i bk8: 0a 404238i bk9: 0a 404238i bk10: 0a 404239i bk11: 0a 404240i bk12: 0a 404241i bk13: 0a 404242i bk14: 0a 404242i bk15: 0a 404242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000317 
total_CMD = 404240 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 404028 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404240 
n_nop = 404173 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000430437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21532, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 12780, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 12918, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 12884, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 12492, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21510, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 12580, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 13178, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21028, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 12772, Miss = 36, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 12760, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 12412, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 178846
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0022
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27668
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=178846
icnt_total_pkts_simt_to_mem=65470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05692
	minimum = 5
	maximum = 15
Network latency average = 5.05692
	minimum = 5
	maximum = 15
Slowest packet = 222673
Flit latency average = 5.01851
	minimum = 5
	maximum = 15
Slowest flit = 236166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0115141
	minimum = 0 (at node 0)
	maximum = 0.0379354 (at node 25)
Accepted packet rate average = 0.0115141
	minimum = 0 (at node 0)
	maximum = 0.0223477 (at node 3)
Injected flit rate average = 0.0120163
	minimum = 0 (at node 0)
	maximum = 0.0379354 (at node 25)
Accepted flit rate average= 0.0120163
	minimum = 0 (at node 0)
	maximum = 0.0223477 (at node 3)
Injected packet length average = 1.04362
Accepted packet length average = 1.04362
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1168 (14 samples)
	minimum = 5 (14 samples)
	maximum = 242.643 (14 samples)
Network latency average = 19.0292 (14 samples)
	minimum = 5 (14 samples)
	maximum = 242.429 (14 samples)
Flit latency average = 18.1687 (14 samples)
	minimum = 5 (14 samples)
	maximum = 242.071 (14 samples)
Fragmentation average = 0.000475685 (14 samples)
	minimum = 0 (14 samples)
	maximum = 12.2857 (14 samples)
Injected packet rate average = 0.058557 (14 samples)
	minimum = 0.0178606 (14 samples)
	maximum = 0.146608 (14 samples)
Accepted packet rate average = 0.058557 (14 samples)
	minimum = 0.0240402 (14 samples)
	maximum = 0.0954972 (14 samples)
Injected flit rate average = 0.0622045 (14 samples)
	minimum = 0.0228816 (14 samples)
	maximum = 0.146802 (14 samples)
Accepted flit rate average = 0.0622045 (14 samples)
	minimum = 0.0303386 (14 samples)
	maximum = 0.0954972 (14 samples)
Injected packet size average = 1.06229 (14 samples)
Accepted packet size average = 1.06229 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 31 sec (211 sec)
gpgpu_simulation_rate = 89368 (inst/sec)
gpgpu_simulation_rate = 1451 (cycle/sec)
gpgpu_silicon_slowdown = 482425x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
Destroy streams for kernel 15: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 7613
gpu_sim_insn = 2880768
gpu_ipc =     378.4012
gpu_tot_sim_cycle = 313864
gpu_tot_sim_insn = 21737565
gpu_tot_ipc =      69.2579
gpu_tot_issued_cta = 925
gpu_occupancy = 71.5948% 
gpu_tot_occupancy = 19.8465% 
max_total_param_size = 0
gpu_stall_dramfull = 24780
gpu_stall_icnt2sh    = 35875
partiton_level_parallism =       0.9162
partiton_level_parallism_total  =       0.1867
partiton_level_parallism_util =       1.8283
partiton_level_parallism_util_total  =       1.6509
L2_BW  =      70.6984 GB/Sec
L2_BW_total  =      14.4788 GB/Sec
gpu_total_sim_rate=95340

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 369580
	L1I_total_cache_misses = 13704
	L1I_total_cache_miss_rate = 0.0371
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8808
L1D_cache:
	L1D_cache_core[0]: Access = 3980, Miss = 2481, Miss_rate = 0.623, Pending_hits = 200, Reservation_fails = 3795
	L1D_cache_core[1]: Access = 3947, Miss = 2376, Miss_rate = 0.602, Pending_hits = 216, Reservation_fails = 4125
	L1D_cache_core[2]: Access = 4171, Miss = 2645, Miss_rate = 0.634, Pending_hits = 205, Reservation_fails = 2078
	L1D_cache_core[3]: Access = 4171, Miss = 2622, Miss_rate = 0.629, Pending_hits = 261, Reservation_fails = 2895
	L1D_cache_core[4]: Access = 3867, Miss = 2444, Miss_rate = 0.632, Pending_hits = 193, Reservation_fails = 4027
	L1D_cache_core[5]: Access = 3915, Miss = 2465, Miss_rate = 0.630, Pending_hits = 205, Reservation_fails = 3525
	L1D_cache_core[6]: Access = 4028, Miss = 2572, Miss_rate = 0.639, Pending_hits = 204, Reservation_fails = 2350
	L1D_cache_core[7]: Access = 4156, Miss = 2611, Miss_rate = 0.628, Pending_hits = 231, Reservation_fails = 2291
	L1D_cache_core[8]: Access = 3611, Miss = 2272, Miss_rate = 0.629, Pending_hits = 171, Reservation_fails = 4194
	L1D_cache_core[9]: Access = 4043, Miss = 2554, Miss_rate = 0.632, Pending_hits = 252, Reservation_fails = 3483
	L1D_cache_core[10]: Access = 4107, Miss = 2605, Miss_rate = 0.634, Pending_hits = 287, Reservation_fails = 3201
	L1D_cache_core[11]: Access = 3915, Miss = 2433, Miss_rate = 0.621, Pending_hits = 219, Reservation_fails = 4220
	L1D_cache_core[12]: Access = 4043, Miss = 2644, Miss_rate = 0.654, Pending_hits = 216, Reservation_fails = 3621
	L1D_cache_core[13]: Access = 4092, Miss = 2660, Miss_rate = 0.650, Pending_hits = 152, Reservation_fails = 2982
	L1D_cache_core[14]: Access = 3964, Miss = 2531, Miss_rate = 0.638, Pending_hits = 261, Reservation_fails = 3923
	L1D_total_cache_accesses = 60010
	L1D_total_cache_misses = 37915
	L1D_total_cache_miss_rate = 0.6318
	L1D_total_cache_pending_hits = 3273
	L1D_total_cache_reservation_fails = 50710
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 21120
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21075
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 355876
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13704
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8808
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44240
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15770
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 369580

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 12952
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 37684
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8808
ctas_completed 925, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7707, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 930, 930, 930, 930, 930, 930, 930, 930, 
gpgpu_n_tot_thrd_icount = 23340000
gpgpu_n_tot_w_icount = 729375
gpgpu_n_stall_shd_mem = 46162
# of global memory access: 61732
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37328
gpgpu_n_mem_write_global = 15770
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 707840
gpgpu_n_store_insn = 252320
gpgpu_n_shmem_insn = 7879320
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 669360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17080
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1722
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148227	W0_Idle:2789973	W0_Scoreboard:1309493	W1:1570	W2:1470	W3:1370	W4:1270	W5:1170	W6:1070	W7:970	W8:870	W9:770	W10:670	W11:570	W12:470	W13:370	W14:270	W15:155	W16:78465	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:637875
single_issue_nums: WS0:411315	WS1:318060	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 298624 {8:37328,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1135440 {72:15770,}
traffic_breakdown_coretomem[INST_ACC_R] = 43984 {8:5498,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5972480 {40:149312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 252320 {8:31540,}
traffic_breakdown_memtocore[INST_ACC_R] = 879680 {40:21992,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 301 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 65 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112433 	43957 	18454 	6038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5314 	155 	26 	46146 	2635 	2248 	730 	738 	619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27181 	18925 	19440 	24302 	70471 	20563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	248 	28 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       367      1299       388       630       394       608       241         0         0         0         0
dram[1]:        544       538      1077       608      1050       497      1071       426       406       345       389       225         0         0         0         0
dram[2]:        632      1287       634      1617       434      1621       409      1332       365       637       239       639         0         0         0         0
dram[3]:        544       633       618       988       539      1006       538      1000       439       238       208       198         0         0         0         0
dram[4]:       1197       788      1578       467      1599       466      1380       462       611       449       555       194         0         0         0         0
dram[5]:        563       592      1108       564      1073       547      1111       528       419       404       407       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414288 n_nop=414219 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003186
n_activity=414 dram_eff=0.3188
bk0: 2a 414275i bk1: 0a 414289i bk2: 32a 414231i bk3: 32a 414229i bk4: 0a 414287i bk5: 0a 414287i bk6: 0a 414287i bk7: 0a 414287i bk8: 0a 414287i bk9: 0a 414287i bk10: 0a 414287i bk11: 0a 414288i bk12: 0a 414288i bk13: 0a 414289i bk14: 0a 414289i bk15: 0a 414289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000319 
total_CMD = 414288 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 414071 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414288 
n_nop = 414219 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000159 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414288 n_nop=414222 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000309
n_activity=374 dram_eff=0.3422
bk0: 0a 414289i bk1: 0a 414290i bk2: 32a 414230i bk3: 32a 414229i bk4: 0a 414286i bk5: 0a 414287i bk6: 0a 414287i bk7: 0a 414287i bk8: 0a 414287i bk9: 0a 414287i bk10: 0a 414287i bk11: 0a 414288i bk12: 0a 414288i bk13: 0a 414289i bk14: 0a 414289i bk15: 0a 414289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 414288 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 414088 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414288 
n_nop = 414222 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349998
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414288 n_nop=414222 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000309
n_activity=374 dram_eff=0.3422
bk0: 0a 414289i bk1: 0a 414290i bk2: 32a 414231i bk3: 32a 414232i bk4: 0a 414286i bk5: 0a 414287i bk6: 0a 414287i bk7: 0a 414287i bk8: 0a 414287i bk9: 0a 414287i bk10: 0a 414287i bk11: 0a 414288i bk12: 0a 414288i bk13: 0a 414289i bk14: 0a 414289i bk15: 0a 414289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 414288 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 414088 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414288 
n_nop = 414222 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000335515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414288 n_nop=414222 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000309
n_activity=374 dram_eff=0.3422
bk0: 0a 414289i bk1: 0a 414290i bk2: 32a 414231i bk3: 32a 414231i bk4: 0a 414286i bk5: 0a 414287i bk6: 0a 414287i bk7: 0a 414287i bk8: 0a 414287i bk9: 0a 414287i bk10: 0a 414287i bk11: 0a 414288i bk12: 0a 414288i bk13: 0a 414289i bk14: 0a 414289i bk15: 0a 414289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 414288 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 414088 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414288 
n_nop = 414222 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00034517
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414288 n_nop=414217 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003283
n_activity=414 dram_eff=0.3285
bk0: 0a 414290i bk1: 4a 414272i bk2: 32a 414231i bk3: 32a 414227i bk4: 0a 414286i bk5: 0a 414286i bk6: 0a 414287i bk7: 0a 414287i bk8: 0a 414287i bk9: 0a 414287i bk10: 0a 414287i bk11: 0a 414288i bk12: 0a 414288i bk13: 0a 414289i bk14: 0a 414289i bk15: 0a 414289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000328 
total_CMD = 414288 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 414065 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414288 
n_nop = 414217 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000432067
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414288 n_nop=414221 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000309
n_activity=393 dram_eff=0.3257
bk0: 0a 414290i bk1: 8a 414267i bk2: 32a 414232i bk3: 24a 414240i bk4: 0a 414286i bk5: 0a 414286i bk6: 0a 414286i bk7: 0a 414286i bk8: 0a 414286i bk9: 0a 414286i bk10: 0a 414287i bk11: 0a 414288i bk12: 0a 414289i bk13: 0a 414290i bk14: 0a 414290i bk15: 0a 414290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 414288 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 414076 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414288 
n_nop = 414221 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000419998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21532, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 14940, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 16552, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 15120, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 14548, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21606, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 14696, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 16932, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21028, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 14924, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 16468, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 14528, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 202874
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20852
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 149312
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31540
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21992
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=202874
icnt_total_pkts_simt_to_mem=74381
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.9537
	minimum = 5
	maximum = 803
Network latency average = 69.0186
	minimum = 5
	maximum = 803
Slowest packet = 236024
Flit latency average = 65.2883
	minimum = 5
	maximum = 803
Slowest flit = 249858
Fragmentation average = 0.00632197
	minimum = 0
	maximum = 104
Injected packet rate average = 0.150829
	minimum = 0 (at node 15)
	maximum = 0.493104 (at node 22)
Accepted packet rate average = 0.150829
	minimum = 0 (at node 15)
	maximum = 0.279522 (at node 0)
Injected flit rate average = 0.160247
	minimum = 0 (at node 15)
	maximum = 0.493104 (at node 22)
Accepted flit rate average= 0.160247
	minimum = 0 (at node 15)
	maximum = 0.279522 (at node 0)
Injected packet length average = 1.06245
Accepted packet length average = 1.06245
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7726 (15 samples)
	minimum = 5 (15 samples)
	maximum = 280 (15 samples)
Network latency average = 22.3618 (15 samples)
	minimum = 5 (15 samples)
	maximum = 279.8 (15 samples)
Flit latency average = 21.31 (15 samples)
	minimum = 5 (15 samples)
	maximum = 279.467 (15 samples)
Fragmentation average = 0.000865437 (15 samples)
	minimum = 0 (15 samples)
	maximum = 18.4 (15 samples)
Injected packet rate average = 0.0647084 (15 samples)
	minimum = 0.0166699 (15 samples)
	maximum = 0.169707 (15 samples)
Accepted packet rate average = 0.0647084 (15 samples)
	minimum = 0.0224375 (15 samples)
	maximum = 0.107765 (15 samples)
Injected flit rate average = 0.0687407 (15 samples)
	minimum = 0.0213562 (15 samples)
	maximum = 0.169889 (15 samples)
Accepted flit rate average = 0.0687407 (15 samples)
	minimum = 0.028316 (15 samples)
	maximum = 0.107765 (15 samples)
Injected packet size average = 1.06231 (15 samples)
Accepted packet size average = 1.06231 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 48 sec (228 sec)
gpgpu_simulation_rate = 95340 (inst/sec)
gpgpu_simulation_rate = 1376 (cycle/sec)
gpgpu_silicon_slowdown = 508720x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 16: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 340994
gpu_tot_sim_insn = 21758070
gpu_tot_ipc =      63.8078
gpu_tot_issued_cta = 926
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.6549% 
max_total_param_size = 0
gpu_stall_dramfull = 24780
gpu_stall_icnt2sh    = 35875
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1720
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6501
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      13.3370 GB/Sec
gpu_total_sim_rate=92587

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 371270
	L1I_total_cache_misses = 13719
	L1I_total_cache_miss_rate = 0.0370
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8808
L1D_cache:
	L1D_cache_core[0]: Access = 3980, Miss = 2481, Miss_rate = 0.623, Pending_hits = 200, Reservation_fails = 3795
	L1D_cache_core[1]: Access = 3947, Miss = 2376, Miss_rate = 0.602, Pending_hits = 216, Reservation_fails = 4125
	L1D_cache_core[2]: Access = 4171, Miss = 2645, Miss_rate = 0.634, Pending_hits = 205, Reservation_fails = 2078
	L1D_cache_core[3]: Access = 4171, Miss = 2622, Miss_rate = 0.629, Pending_hits = 261, Reservation_fails = 2895
	L1D_cache_core[4]: Access = 3867, Miss = 2444, Miss_rate = 0.632, Pending_hits = 193, Reservation_fails = 4027
	L1D_cache_core[5]: Access = 3915, Miss = 2465, Miss_rate = 0.630, Pending_hits = 205, Reservation_fails = 3525
	L1D_cache_core[6]: Access = 4028, Miss = 2572, Miss_rate = 0.639, Pending_hits = 204, Reservation_fails = 2350
	L1D_cache_core[7]: Access = 4156, Miss = 2611, Miss_rate = 0.628, Pending_hits = 231, Reservation_fails = 2291
	L1D_cache_core[8]: Access = 3611, Miss = 2272, Miss_rate = 0.629, Pending_hits = 171, Reservation_fails = 4194
	L1D_cache_core[9]: Access = 4043, Miss = 2554, Miss_rate = 0.632, Pending_hits = 252, Reservation_fails = 3483
	L1D_cache_core[10]: Access = 4107, Miss = 2605, Miss_rate = 0.634, Pending_hits = 287, Reservation_fails = 3201
	L1D_cache_core[11]: Access = 3946, Miss = 2449, Miss_rate = 0.621, Pending_hits = 219, Reservation_fails = 4220
	L1D_cache_core[12]: Access = 4043, Miss = 2644, Miss_rate = 0.654, Pending_hits = 216, Reservation_fails = 3621
	L1D_cache_core[13]: Access = 4092, Miss = 2660, Miss_rate = 0.650, Pending_hits = 152, Reservation_fails = 2982
	L1D_cache_core[14]: Access = 3964, Miss = 2531, Miss_rate = 0.638, Pending_hits = 261, Reservation_fails = 3923
	L1D_total_cache_accesses = 60041
	L1D_total_cache_misses = 37931
	L1D_total_cache_miss_rate = 0.6318
	L1D_total_cache_pending_hits = 3273
	L1D_total_cache_reservation_fails = 50710
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 21123
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21078
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 357551
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13719
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8808
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44256
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15785
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 371270

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 12952
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 37684
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8808
ctas_completed 926, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7707, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 930, 930, 930, 930, 930, 930, 930, 930, 
gpgpu_n_tot_thrd_icount = 23435136
gpgpu_n_tot_w_icount = 732348
gpgpu_n_stall_shd_mem = 46666
# of global memory access: 61763
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37344
gpgpu_n_mem_write_global = 15785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 708096
gpgpu_n_store_insn = 252560
gpgpu_n_shmem_insn = 7884016
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 669408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1722
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148227	W0_Idle:2821266	W0_Scoreboard:1329485	W1:1884	W2:1764	W3:1644	W4:1524	W5:1404	W6:1284	W7:1164	W8:1044	W9:924	W10:804	W11:684	W12:564	W13:444	W14:324	W15:186	W16:78831	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:637875
single_issue_nums: WS0:414288	WS1:318060	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 298752 {8:37344,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1136520 {72:15785,}
traffic_breakdown_coretomem[INST_ACC_R] = 44104 {8:5513,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5975040 {40:149376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 252560 {8:31570,}
traffic_breakdown_memtocore[INST_ACC_R] = 882080 {40:22052,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 300 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 65 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112527 	43957 	18454 	6038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5329 	155 	26 	46177 	2635 	2248 	730 	738 	619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27275 	18925 	19440 	24302 	70471 	20563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	259 	28 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       367      1299       388       630       394       608       241         0         0         0         0
dram[1]:        544       538      1077       608      1050       497      1071       426       406       345       389       225         0         0         0         0
dram[2]:        632      1287       634      1617       434      1621       409      1332       365       637       239       639         0         0         0         0
dram[3]:        544       633       618       988       539      1006       538      1000       439       238       208       198         0         0         0         0
dram[4]:       1197       788      1578       467      1599       466      1380       462       611       449       555       194         0         0         0         0
dram[5]:        563       592      1108       564      1073       547      1111       528       419       404       407       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450099 n_nop=450030 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002933
n_activity=414 dram_eff=0.3188
bk0: 2a 450086i bk1: 0a 450100i bk2: 32a 450042i bk3: 32a 450040i bk4: 0a 450098i bk5: 0a 450098i bk6: 0a 450098i bk7: 0a 450098i bk8: 0a 450098i bk9: 0a 450098i bk10: 0a 450098i bk11: 0a 450099i bk12: 0a 450099i bk13: 0a 450100i bk14: 0a 450100i bk15: 0a 450100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000293 
total_CMD = 450099 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 449882 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450099 
n_nop = 450030 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000339925
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450099 n_nop=450033 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002844
n_activity=374 dram_eff=0.3422
bk0: 0a 450100i bk1: 0a 450101i bk2: 32a 450041i bk3: 32a 450040i bk4: 0a 450097i bk5: 0a 450098i bk6: 0a 450098i bk7: 0a 450098i bk8: 0a 450098i bk9: 0a 450098i bk10: 0a 450098i bk11: 0a 450099i bk12: 0a 450099i bk13: 0a 450100i bk14: 0a 450100i bk15: 0a 450100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 450099 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 449899 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450099 
n_nop = 450033 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000322151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450099 n_nop=450033 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002844
n_activity=374 dram_eff=0.3422
bk0: 0a 450100i bk1: 0a 450101i bk2: 32a 450042i bk3: 32a 450043i bk4: 0a 450097i bk5: 0a 450098i bk6: 0a 450098i bk7: 0a 450098i bk8: 0a 450098i bk9: 0a 450098i bk10: 0a 450098i bk11: 0a 450099i bk12: 0a 450099i bk13: 0a 450100i bk14: 0a 450100i bk15: 0a 450100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 450099 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 449899 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450099 
n_nop = 450033 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000308821
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450099 n_nop=450033 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002844
n_activity=374 dram_eff=0.3422
bk0: 0a 450100i bk1: 0a 450101i bk2: 32a 450042i bk3: 32a 450042i bk4: 0a 450097i bk5: 0a 450098i bk6: 0a 450098i bk7: 0a 450098i bk8: 0a 450098i bk9: 0a 450098i bk10: 0a 450098i bk11: 0a 450099i bk12: 0a 450099i bk13: 0a 450100i bk14: 0a 450100i bk15: 0a 450100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 450099 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 449899 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450099 
n_nop = 450033 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000317708
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450099 n_nop=450028 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003022
n_activity=414 dram_eff=0.3285
bk0: 0a 450101i bk1: 4a 450083i bk2: 32a 450042i bk3: 32a 450038i bk4: 0a 450097i bk5: 0a 450097i bk6: 0a 450098i bk7: 0a 450098i bk8: 0a 450098i bk9: 0a 450098i bk10: 0a 450098i bk11: 0a 450099i bk12: 0a 450099i bk13: 0a 450100i bk14: 0a 450100i bk15: 0a 450100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000302 
total_CMD = 450099 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 449876 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450099 
n_nop = 450028 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00039769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450099 n_nop=450032 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002844
n_activity=393 dram_eff=0.3257
bk0: 0a 450101i bk1: 8a 450078i bk2: 32a 450043i bk3: 24a 450051i bk4: 0a 450097i bk5: 0a 450097i bk6: 0a 450097i bk7: 0a 450097i bk8: 0a 450097i bk9: 0a 450097i bk10: 0a 450098i bk11: 0a 450099i bk12: 0a 450100i bk13: 0a 450101i bk14: 0a 450101i bk15: 0a 450101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 450099 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 449887 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450099 
n_nop = 450032 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000386582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21540, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 14940, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 16590, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 15120, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 14556, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21606, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 14704, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 16966, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21036, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 14928, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 16506, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 14536, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 203028
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20912
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 149376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31570
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22052
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=203028
icnt_total_pkts_simt_to_mem=74442
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 261625
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 277255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 11)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 11)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 11)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 11)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.604 (16 samples)
	minimum = 5 (16 samples)
	maximum = 262.875 (16 samples)
Network latency average = 21.2814 (16 samples)
	minimum = 5 (16 samples)
	maximum = 262.688 (16 samples)
Flit latency average = 20.2907 (16 samples)
	minimum = 5 (16 samples)
	maximum = 262.312 (16 samples)
Fragmentation average = 0.000811348 (16 samples)
	minimum = 0 (16 samples)
	maximum = 17.25 (16 samples)
Injected packet rate average = 0.0606812 (16 samples)
	minimum = 0.015628 (16 samples)
	maximum = 0.159207 (16 samples)
Accepted packet rate average = 0.0606812 (16 samples)
	minimum = 0.0210351 (16 samples)
	maximum = 0.101385 (16 samples)
Injected flit rate average = 0.0644627 (16 samples)
	minimum = 0.0200214 (16 samples)
	maximum = 0.159412 (16 samples)
Accepted flit rate average = 0.0644627 (16 samples)
	minimum = 0.0265462 (16 samples)
	maximum = 0.101385 (16 samples)
Injected packet size average = 1.06232 (16 samples)
Accepted packet size average = 1.06232 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 55 sec (235 sec)
gpgpu_simulation_rate = 92587 (inst/sec)
gpgpu_simulation_rate = 1451 (cycle/sec)
gpgpu_silicon_slowdown = 482425x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 25136
gpu_sim_insn = 196800
gpu_ipc =       7.8294
gpu_tot_sim_cycle = 366130
gpu_tot_sim_insn = 21954870
gpu_tot_ipc =      59.9647
gpu_tot_issued_cta = 936
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.0598% 
max_total_param_size = 0
gpu_stall_dramfull = 24780
gpu_stall_icnt2sh    = 35875
partiton_level_parallism =       0.0621
partiton_level_parallism_total  =       0.1645
partiton_level_parallism_util =       1.0150
partiton_level_parallism_util_total  =       1.6238
L2_BW  =       5.0083 GB/Sec
L2_BW_total  =      12.7652 GB/Sec
gpu_total_sim_rate=89247

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 377370
	L1I_total_cache_misses = 14489
	L1I_total_cache_miss_rate = 0.0384
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8808
L1D_cache:
	L1D_cache_core[0]: Access = 4059, Miss = 2529, Miss_rate = 0.623, Pending_hits = 200, Reservation_fails = 3795
	L1D_cache_core[1]: Access = 4026, Miss = 2424, Miss_rate = 0.602, Pending_hits = 216, Reservation_fails = 4125
	L1D_cache_core[2]: Access = 4250, Miss = 2693, Miss_rate = 0.634, Pending_hits = 205, Reservation_fails = 2078
	L1D_cache_core[3]: Access = 4250, Miss = 2670, Miss_rate = 0.628, Pending_hits = 261, Reservation_fails = 2895
	L1D_cache_core[4]: Access = 3946, Miss = 2492, Miss_rate = 0.632, Pending_hits = 193, Reservation_fails = 4027
	L1D_cache_core[5]: Access = 3994, Miss = 2513, Miss_rate = 0.629, Pending_hits = 205, Reservation_fails = 3525
	L1D_cache_core[6]: Access = 4107, Miss = 2620, Miss_rate = 0.638, Pending_hits = 204, Reservation_fails = 2350
	L1D_cache_core[7]: Access = 4156, Miss = 2611, Miss_rate = 0.628, Pending_hits = 231, Reservation_fails = 2291
	L1D_cache_core[8]: Access = 3611, Miss = 2272, Miss_rate = 0.629, Pending_hits = 171, Reservation_fails = 4194
	L1D_cache_core[9]: Access = 4043, Miss = 2554, Miss_rate = 0.632, Pending_hits = 252, Reservation_fails = 3483
	L1D_cache_core[10]: Access = 4107, Miss = 2605, Miss_rate = 0.634, Pending_hits = 287, Reservation_fails = 3201
	L1D_cache_core[11]: Access = 3946, Miss = 2449, Miss_rate = 0.621, Pending_hits = 219, Reservation_fails = 4220
	L1D_cache_core[12]: Access = 4122, Miss = 2692, Miss_rate = 0.653, Pending_hits = 216, Reservation_fails = 3621
	L1D_cache_core[13]: Access = 4171, Miss = 2708, Miss_rate = 0.649, Pending_hits = 152, Reservation_fails = 2982
	L1D_cache_core[14]: Access = 4043, Miss = 2579, Miss_rate = 0.638, Pending_hits = 261, Reservation_fails = 3923
	L1D_total_cache_accesses = 60831
	L1D_total_cache_misses = 38411
	L1D_total_cache_miss_rate = 0.6314
	L1D_total_cache_pending_hits = 3273
	L1D_total_cache_reservation_fails = 50710
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 21213
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 362881
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8808
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16095
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 377370

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 12952
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 37684
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8808
ctas_completed 936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8913, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 930, 930, 930, 930, 930, 930, 930, 930, 
gpgpu_n_tot_thrd_icount = 23821056
gpgpu_n_tot_w_icount = 744408
gpgpu_n_stall_shd_mem = 48906
# of global memory access: 62553
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37824
gpgpu_n_mem_write_global = 16095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 715776
gpgpu_n_store_insn = 257520
gpgpu_n_shmem_insn = 7947696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 671328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 19824
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1722
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148697	W0_Idle:3187616	W0_Scoreboard:1452945	W1:1884	W2:1764	W3:1644	W4:1524	W5:1404	W6:1284	W7:1164	W8:1044	W9:924	W10:804	W11:684	W12:564	W13:444	W14:324	W15:186	W16:90621	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:638145
single_issue_nums: WS0:426348	WS1:318060	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 302592 {8:37824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1158840 {72:16095,}
traffic_breakdown_coretomem[INST_ACC_R] = 50264 {8:6283,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6051840 {40:151296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 257520 {8:32190,}
traffic_breakdown_memtocore[INST_ACC_R] = 1005280 {40:25132,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 298 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 65 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	115067 	43957 	18454 	6038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6090 	163 	27 	46967 	2635 	2248 	730 	738 	619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29815 	18925 	19440 	24302 	70471 	20563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	286 	28 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       367      1299       388       630       394       608       241         0         0         0         0
dram[1]:        544       538      1077       608      1050       497      1071       426       406       345       389       225         0         0         0         0
dram[2]:        632      1287       634      1617       434      1621       409      1332       365       637       239       639         0         0         0         0
dram[3]:        544       633       618       988       539      1006       538      1000       439       238       208       198         0         0         0         0
dram[4]:       1197       788      1578       467      1599       466      1380       462       611       449       555       194         0         0         0         0
dram[5]:        563       592      1108       564      1073       547      1111       528       419       404       407       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483278 n_nop=483209 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002731
n_activity=414 dram_eff=0.3188
bk0: 2a 483265i bk1: 0a 483279i bk2: 32a 483221i bk3: 32a 483219i bk4: 0a 483277i bk5: 0a 483277i bk6: 0a 483277i bk7: 0a 483277i bk8: 0a 483277i bk9: 0a 483277i bk10: 0a 483277i bk11: 0a 483278i bk12: 0a 483278i bk13: 0a 483279i bk14: 0a 483279i bk15: 0a 483279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 483278 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 483061 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483278 
n_nop = 483209 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000316588
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483278 n_nop=483212 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002649
n_activity=374 dram_eff=0.3422
bk0: 0a 483279i bk1: 0a 483280i bk2: 32a 483220i bk3: 32a 483219i bk4: 0a 483276i bk5: 0a 483277i bk6: 0a 483277i bk7: 0a 483277i bk8: 0a 483277i bk9: 0a 483277i bk10: 0a 483277i bk11: 0a 483278i bk12: 0a 483278i bk13: 0a 483279i bk14: 0a 483279i bk15: 0a 483279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 483278 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 483078 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483278 
n_nop = 483212 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000300034
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483278 n_nop=483212 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002649
n_activity=374 dram_eff=0.3422
bk0: 0a 483279i bk1: 0a 483280i bk2: 32a 483221i bk3: 32a 483222i bk4: 0a 483276i bk5: 0a 483277i bk6: 0a 483277i bk7: 0a 483277i bk8: 0a 483277i bk9: 0a 483277i bk10: 0a 483277i bk11: 0a 483278i bk12: 0a 483278i bk13: 0a 483279i bk14: 0a 483279i bk15: 0a 483279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 483278 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 483078 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483278 
n_nop = 483212 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000287619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483278 n_nop=483212 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002649
n_activity=374 dram_eff=0.3422
bk0: 0a 483279i bk1: 0a 483280i bk2: 32a 483221i bk3: 32a 483221i bk4: 0a 483276i bk5: 0a 483277i bk6: 0a 483277i bk7: 0a 483277i bk8: 0a 483277i bk9: 0a 483277i bk10: 0a 483277i bk11: 0a 483278i bk12: 0a 483278i bk13: 0a 483279i bk14: 0a 483279i bk15: 0a 483279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 483278 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 483078 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483278 
n_nop = 483212 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000295896
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483278 n_nop=483207 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002814
n_activity=414 dram_eff=0.3285
bk0: 0a 483280i bk1: 4a 483262i bk2: 32a 483221i bk3: 32a 483217i bk4: 0a 483276i bk5: 0a 483276i bk6: 0a 483277i bk7: 0a 483277i bk8: 0a 483277i bk9: 0a 483277i bk10: 0a 483277i bk11: 0a 483278i bk12: 0a 483278i bk13: 0a 483279i bk14: 0a 483279i bk15: 0a 483279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 483278 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 483055 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483278 
n_nop = 483207 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000370387
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483278 n_nop=483211 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002649
n_activity=393 dram_eff=0.3257
bk0: 0a 483280i bk1: 8a 483257i bk2: 32a 483222i bk3: 24a 483230i bk4: 0a 483276i bk5: 0a 483276i bk6: 0a 483276i bk7: 0a 483276i bk8: 0a 483276i bk9: 0a 483276i bk10: 0a 483277i bk11: 0a 483278i bk12: 0a 483279i bk13: 0a 483280i bk14: 0a 483280i bk15: 0a 483280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 483278 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 483066 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483278 
n_nop = 483211 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000360041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21820, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 15380, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 17414, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 15560, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 14916, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21846, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 15064, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 17832, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21276, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 15304, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 17324, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 14912, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 208648
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 151296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23992
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 151296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32190
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25132
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=208648
icnt_total_pkts_simt_to_mem=76312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04972
	minimum = 5
	maximum = 14
Network latency average = 5.04972
	minimum = 5
	maximum = 14
Slowest packet = 261691
Flit latency average = 5.00654
	minimum = 5
	maximum = 14
Slowest flit = 277476
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0105795
	minimum = 0 (at node 7)
	maximum = 0.0344526 (at node 22)
Accepted packet rate average = 0.0105795
	minimum = 0 (at node 7)
	maximum = 0.0223584 (at node 0)
Injected flit rate average = 0.0110363
	minimum = 0 (at node 7)
	maximum = 0.0344526 (at node 22)
Accepted flit rate average= 0.0110363
	minimum = 0 (at node 7)
	maximum = 0.0223584 (at node 0)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5714 (17 samples)
	minimum = 5 (17 samples)
	maximum = 248.235 (17 samples)
Network latency average = 20.3266 (17 samples)
	minimum = 5 (17 samples)
	maximum = 248.059 (17 samples)
Flit latency average = 19.3916 (17 samples)
	minimum = 5 (17 samples)
	maximum = 247.706 (17 samples)
Fragmentation average = 0.000763621 (17 samples)
	minimum = 0 (17 samples)
	maximum = 16.2353 (17 samples)
Injected packet rate average = 0.0577341 (17 samples)
	minimum = 0.0147087 (17 samples)
	maximum = 0.151868 (17 samples)
Accepted packet rate average = 0.0577341 (17 samples)
	minimum = 0.0197978 (17 samples)
	maximum = 0.0967363 (17 samples)
Injected flit rate average = 0.06132 (17 samples)
	minimum = 0.0188437 (17 samples)
	maximum = 0.152061 (17 samples)
Accepted flit rate average = 0.06132 (17 samples)
	minimum = 0.0249847 (17 samples)
	maximum = 0.0967363 (17 samples)
Injected packet size average = 1.06211 (17 samples)
Accepted packet size average = 1.06211 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 6 sec (246 sec)
gpgpu_simulation_rate = 89247 (inst/sec)
gpgpu_simulation_rate = 1488 (cycle/sec)
gpgpu_silicon_slowdown = 470430x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
Destroy streams for kernel 18: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 6665
gpu_sim_insn = 2380800
gpu_ipc =     357.2093
gpu_tot_sim_cycle = 372795
gpu_tot_sim_insn = 24335670
gpu_tot_ipc =      65.2790
gpu_tot_issued_cta = 1036
gpu_occupancy = 73.3045% 
gpu_tot_occupancy = 19.8113% 
max_total_param_size = 0
gpu_stall_dramfull = 30547
gpu_stall_icnt2sh    = 40993
partiton_level_parallism =       0.8203
partiton_level_parallism_total  =       0.1762
partiton_level_parallism_util =       1.7539
partiton_level_parallism_util_total  =       1.6338
L2_BW  =      62.7402 GB/Sec
L2_BW_total  =      13.6587 GB/Sec
gpu_total_sim_rate=93240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 414970
	L1I_total_cache_misses = 16243
	L1I_total_cache_miss_rate = 0.0391
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9587
L1D_cache:
	L1D_cache_core[0]: Access = 4379, Miss = 2721, Miss_rate = 0.621, Pending_hits = 237, Reservation_fails = 4306
	L1D_cache_core[1]: Access = 4346, Miss = 2616, Miss_rate = 0.602, Pending_hits = 259, Reservation_fails = 4696
	L1D_cache_core[2]: Access = 4634, Miss = 2933, Miss_rate = 0.633, Pending_hits = 244, Reservation_fails = 2520
	L1D_cache_core[3]: Access = 4634, Miss = 2910, Miss_rate = 0.628, Pending_hits = 306, Reservation_fails = 3655
	L1D_cache_core[4]: Access = 4266, Miss = 2684, Miss_rate = 0.629, Pending_hits = 241, Reservation_fails = 5067
	L1D_cache_core[5]: Access = 4314, Miss = 2705, Miss_rate = 0.627, Pending_hits = 247, Reservation_fails = 4256
	L1D_cache_core[6]: Access = 4427, Miss = 2812, Miss_rate = 0.635, Pending_hits = 249, Reservation_fails = 3125
	L1D_cache_core[7]: Access = 4796, Miss = 2992, Miss_rate = 0.624, Pending_hits = 273, Reservation_fails = 2505
	L1D_cache_core[8]: Access = 4251, Miss = 2652, Miss_rate = 0.624, Pending_hits = 193, Reservation_fails = 4194
	L1D_cache_core[9]: Access = 4683, Miss = 2972, Miss_rate = 0.635, Pending_hits = 280, Reservation_fails = 4090
	L1D_cache_core[10]: Access = 4747, Miss = 2997, Miss_rate = 0.631, Pending_hits = 331, Reservation_fails = 3465
	L1D_cache_core[11]: Access = 4266, Miss = 2641, Miss_rate = 0.619, Pending_hits = 267, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 4506, Miss = 2932, Miss_rate = 0.651, Pending_hits = 250, Reservation_fails = 3985
	L1D_cache_core[13]: Access = 4619, Miss = 2964, Miss_rate = 0.642, Pending_hits = 232, Reservation_fails = 3274
	L1D_cache_core[14]: Access = 4363, Miss = 2771, Miss_rate = 0.635, Pending_hits = 298, Reservation_fails = 4300
	L1D_total_cache_accesses = 67231
	L1D_total_cache_misses = 42302
	L1D_total_cache_miss_rate = 0.6292
	L1D_total_cache_pending_hits = 3907
	L1D_total_cache_reservation_fails = 58820
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 23613
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23568
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 398727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16243
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9587
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49536
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17695
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 414970

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14037
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44709
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9587
ctas_completed 1036, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
9006, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 
gpgpu_n_tot_thrd_icount = 26201856
gpgpu_n_tot_w_icount = 818808
gpgpu_n_stall_shd_mem = 52148
# of global memory access: 68995
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41624
gpgpu_n_mem_write_global = 17695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792576
gpgpu_n_store_insn = 283120
gpgpu_n_shmem_insn = 8818096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 748128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 19824
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1764
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:167867	W0_Idle:3196750	W0_Scoreboard:1531445	W1:1884	W2:1764	W3:1644	W4:1524	W5:1404	W6:1284	W7:1164	W8:1044	W9:924	W10:804	W11:684	W12:564	W13:444	W14:324	W15:186	W16:90621	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:712545
single_issue_nums: WS0:463548	WS1:355260	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 332992 {8:41624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1274040 {72:17695,}
traffic_breakdown_coretomem[INST_ACC_R] = 50800 {8:6350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6659840 {40:166496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 283120 {8:35390,}
traffic_breakdown_memtocore[INST_ACC_R] = 1016000 {40:25400,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 305 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	122390 	51015 	21978 	6533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6136 	174 	27 	50948 	3201 	2667 	837 	929 	765 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30674 	20379 	20794 	26118 	80922 	23029 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	292 	34 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       656       630       660       608       241         0         0         0         0
dram[1]:        544       538      1077       608      1242       497      1237       502      1228       504       389       225         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       619      1332       622       637       239       639         0         0         0         0
dram[3]:        544       633       618       988       539      1008       538      1011       446       973       208       211         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380       671       611       671       555       194         0         0         0         0
dram[5]:        563       592      1108       568      1249       565      1279       566      1284       567       407       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492075 n_nop=492006 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002683
n_activity=414 dram_eff=0.3188
bk0: 2a 492062i bk1: 0a 492076i bk2: 32a 492018i bk3: 32a 492016i bk4: 0a 492074i bk5: 0a 492074i bk6: 0a 492074i bk7: 0a 492074i bk8: 0a 492074i bk9: 0a 492074i bk10: 0a 492074i bk11: 0a 492075i bk12: 0a 492075i bk13: 0a 492076i bk14: 0a 492076i bk15: 0a 492076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 492075 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 491858 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492075 
n_nop = 492006 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000134 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000310928
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492075 n_nop=492009 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002601
n_activity=374 dram_eff=0.3422
bk0: 0a 492076i bk1: 0a 492077i bk2: 32a 492017i bk3: 32a 492016i bk4: 0a 492073i bk5: 0a 492074i bk6: 0a 492074i bk7: 0a 492074i bk8: 0a 492074i bk9: 0a 492074i bk10: 0a 492074i bk11: 0a 492075i bk12: 0a 492075i bk13: 0a 492076i bk14: 0a 492076i bk15: 0a 492076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 492075 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 491875 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492075 
n_nop = 492009 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000294671
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492075 n_nop=492009 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002601
n_activity=374 dram_eff=0.3422
bk0: 0a 492076i bk1: 0a 492077i bk2: 32a 492018i bk3: 32a 492019i bk4: 0a 492073i bk5: 0a 492074i bk6: 0a 492074i bk7: 0a 492074i bk8: 0a 492074i bk9: 0a 492074i bk10: 0a 492074i bk11: 0a 492075i bk12: 0a 492075i bk13: 0a 492076i bk14: 0a 492076i bk15: 0a 492076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 492075 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 491875 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492075 
n_nop = 492009 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000282477
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492075 n_nop=492009 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002601
n_activity=374 dram_eff=0.3422
bk0: 0a 492076i bk1: 0a 492077i bk2: 32a 492018i bk3: 32a 492018i bk4: 0a 492073i bk5: 0a 492074i bk6: 0a 492074i bk7: 0a 492074i bk8: 0a 492074i bk9: 0a 492074i bk10: 0a 492074i bk11: 0a 492075i bk12: 0a 492075i bk13: 0a 492076i bk14: 0a 492076i bk15: 0a 492076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 492075 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 491875 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492075 
n_nop = 492009 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000290606
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492075 n_nop=492004 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002764
n_activity=414 dram_eff=0.3285
bk0: 0a 492077i bk1: 4a 492059i bk2: 32a 492018i bk3: 32a 492014i bk4: 0a 492073i bk5: 0a 492073i bk6: 0a 492074i bk7: 0a 492074i bk8: 0a 492074i bk9: 0a 492074i bk10: 0a 492074i bk11: 0a 492075i bk12: 0a 492075i bk13: 0a 492076i bk14: 0a 492076i bk15: 0a 492076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 492075 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 491852 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492075 
n_nop = 492004 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000363766
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492075 n_nop=492008 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002601
n_activity=393 dram_eff=0.3257
bk0: 0a 492077i bk1: 8a 492054i bk2: 32a 492019i bk3: 24a 492027i bk4: 0a 492073i bk5: 0a 492073i bk6: 0a 492073i bk7: 0a 492073i bk8: 0a 492073i bk9: 0a 492073i bk10: 0a 492074i bk11: 0a 492075i bk12: 0a 492076i bk13: 0a 492077i bk14: 0a 492077i bk15: 0a 492077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 492075 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 491863 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492075 
n_nop = 492008 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000353605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21820, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 17064, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 20174, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 17212, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 16616, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21934, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 16740, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 20648, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21276, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 17160, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 20036, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 16636, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 227316
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0017
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24260
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 166496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35390
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25400
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=227316
icnt_total_pkts_simt_to_mem=83379
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.0965
	minimum = 5
	maximum = 944
Network latency average = 68.5105
	minimum = 5
	maximum = 944
Slowest packet = 273655
Flit latency average = 65.2167
	minimum = 5
	maximum = 944
Slowest flit = 289750
Fragmentation average = 0.0197638
	minimum = 0
	maximum = 211
Injected packet rate average = 0.134117
	minimum = 0 (at node 15)
	maximum = 0.422506 (at node 22)
Accepted packet rate average = 0.134117
	minimum = 0 (at node 15)
	maximum = 0.295274 (at node 9)
Injected flit rate average = 0.143008
	minimum = 0 (at node 15)
	maximum = 0.422506 (at node 22)
Accepted flit rate average= 0.143008
	minimum = 0 (at node 15)
	maximum = 0.295274 (at node 9)
Injected packet length average = 1.06629
Accepted packet length average = 1.06629
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.4894 (18 samples)
	minimum = 5 (18 samples)
	maximum = 286.889 (18 samples)
Network latency average = 23.0035 (18 samples)
	minimum = 5 (18 samples)
	maximum = 286.722 (18 samples)
Flit latency average = 21.9374 (18 samples)
	minimum = 5 (18 samples)
	maximum = 286.389 (18 samples)
Fragmentation average = 0.00181919 (18 samples)
	minimum = 0 (18 samples)
	maximum = 27.0556 (18 samples)
Injected packet rate average = 0.0619776 (18 samples)
	minimum = 0.0138916 (18 samples)
	maximum = 0.166904 (18 samples)
Accepted packet rate average = 0.0619776 (18 samples)
	minimum = 0.0186979 (18 samples)
	maximum = 0.107766 (18 samples)
Injected flit rate average = 0.0658582 (18 samples)
	minimum = 0.0177968 (18 samples)
	maximum = 0.167086 (18 samples)
Accepted flit rate average = 0.0658582 (18 samples)
	minimum = 0.0235967 (18 samples)
	maximum = 0.107766 (18 samples)
Injected packet size average = 1.06261 (18 samples)
Accepted packet size average = 1.06261 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 21 sec (261 sec)
gpgpu_simulation_rate = 93240 (inst/sec)
gpgpu_simulation_rate = 1428 (cycle/sec)
gpgpu_silicon_slowdown = 490196x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 19: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 399925
gpu_tot_sim_insn = 24356175
gpu_tot_ipc =      60.9019
gpu_tot_issued_cta = 1037
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.6445% 
max_total_param_size = 0
gpu_stall_dramfull = 30547
gpu_stall_icnt2sh    = 40993
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1644
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6331
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      12.7407 GB/Sec
gpu_total_sim_rate=91221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 416660
	L1I_total_cache_misses = 16258
	L1I_total_cache_miss_rate = 0.0390
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9587
L1D_cache:
	L1D_cache_core[0]: Access = 4379, Miss = 2721, Miss_rate = 0.621, Pending_hits = 237, Reservation_fails = 4306
	L1D_cache_core[1]: Access = 4346, Miss = 2616, Miss_rate = 0.602, Pending_hits = 259, Reservation_fails = 4696
	L1D_cache_core[2]: Access = 4634, Miss = 2933, Miss_rate = 0.633, Pending_hits = 244, Reservation_fails = 2520
	L1D_cache_core[3]: Access = 4634, Miss = 2910, Miss_rate = 0.628, Pending_hits = 306, Reservation_fails = 3655
	L1D_cache_core[4]: Access = 4266, Miss = 2684, Miss_rate = 0.629, Pending_hits = 241, Reservation_fails = 5067
	L1D_cache_core[5]: Access = 4314, Miss = 2705, Miss_rate = 0.627, Pending_hits = 247, Reservation_fails = 4256
	L1D_cache_core[6]: Access = 4427, Miss = 2812, Miss_rate = 0.635, Pending_hits = 249, Reservation_fails = 3125
	L1D_cache_core[7]: Access = 4796, Miss = 2992, Miss_rate = 0.624, Pending_hits = 273, Reservation_fails = 2505
	L1D_cache_core[8]: Access = 4251, Miss = 2652, Miss_rate = 0.624, Pending_hits = 193, Reservation_fails = 4194
	L1D_cache_core[9]: Access = 4683, Miss = 2972, Miss_rate = 0.635, Pending_hits = 280, Reservation_fails = 4090
	L1D_cache_core[10]: Access = 4747, Miss = 2997, Miss_rate = 0.631, Pending_hits = 331, Reservation_fails = 3465
	L1D_cache_core[11]: Access = 4266, Miss = 2641, Miss_rate = 0.619, Pending_hits = 267, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 4506, Miss = 2932, Miss_rate = 0.651, Pending_hits = 250, Reservation_fails = 3985
	L1D_cache_core[13]: Access = 4650, Miss = 2980, Miss_rate = 0.641, Pending_hits = 232, Reservation_fails = 3274
	L1D_cache_core[14]: Access = 4363, Miss = 2771, Miss_rate = 0.635, Pending_hits = 298, Reservation_fails = 4300
	L1D_total_cache_accesses = 67262
	L1D_total_cache_misses = 42318
	L1D_total_cache_miss_rate = 0.6292
	L1D_total_cache_pending_hits = 3907
	L1D_total_cache_reservation_fails = 58820
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 23616
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23571
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 400402
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16258
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9587
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49552
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17710
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 416660

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14037
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44709
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9587
ctas_completed 1037, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
9006, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 
gpgpu_n_tot_thrd_icount = 26296992
gpgpu_n_tot_w_icount = 821781
gpgpu_n_stall_shd_mem = 52652
# of global memory access: 69026
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41640
gpgpu_n_mem_write_global = 17710
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792832
gpgpu_n_store_insn = 283360
gpgpu_n_shmem_insn = 8822792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 748176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1764
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:167867	W0_Idle:3228043	W0_Scoreboard:1551437	W1:2198	W2:2058	W3:1918	W4:1778	W5:1638	W6:1498	W7:1358	W8:1218	W9:1078	W10:938	W11:798	W12:658	W13:518	W14:378	W15:217	W16:90987	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:712545
single_issue_nums: WS0:466521	WS1:355260	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 333120 {8:41640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1275120 {72:17710,}
traffic_breakdown_coretomem[INST_ACC_R] = 50920 {8:6365,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6662400 {40:166560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 283360 {8:35420,}
traffic_breakdown_memtocore[INST_ACC_R] = 1018400 {40:25460,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 305 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	122484 	51015 	21978 	6533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6151 	174 	27 	50979 	3201 	2667 	837 	929 	765 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30768 	20379 	20794 	26118 	80922 	23029 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	303 	34 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       656       630       660       608       241         0         0         0         0
dram[1]:        544       538      1077       608      1242       497      1237       502      1228       504       389       225         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       619      1332       622       637       239       639         0         0         0         0
dram[3]:        544       633       618       988       539      1008       538      1011       446       973       208       211         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380       671       611       671       555       194         0         0         0         0
dram[5]:        563       592      1108       568      1249       565      1279       566      1284       567       407       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527886 n_nop=527817 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002501
n_activity=414 dram_eff=0.3188
bk0: 2a 527873i bk1: 0a 527887i bk2: 32a 527829i bk3: 32a 527827i bk4: 0a 527885i bk5: 0a 527885i bk6: 0a 527885i bk7: 0a 527885i bk8: 0a 527885i bk9: 0a 527885i bk10: 0a 527885i bk11: 0a 527886i bk12: 0a 527886i bk13: 0a 527887i bk14: 0a 527887i bk15: 0a 527887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000250 
total_CMD = 527886 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 527669 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 527886 
n_nop = 527817 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000289835
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527886 n_nop=527820 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002425
n_activity=374 dram_eff=0.3422
bk0: 0a 527887i bk1: 0a 527888i bk2: 32a 527828i bk3: 32a 527827i bk4: 0a 527884i bk5: 0a 527885i bk6: 0a 527885i bk7: 0a 527885i bk8: 0a 527885i bk9: 0a 527885i bk10: 0a 527885i bk11: 0a 527886i bk12: 0a 527886i bk13: 0a 527887i bk14: 0a 527887i bk15: 0a 527887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 527886 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 527686 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 527886 
n_nop = 527820 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000274681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527886 n_nop=527820 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002425
n_activity=374 dram_eff=0.3422
bk0: 0a 527887i bk1: 0a 527888i bk2: 32a 527829i bk3: 32a 527830i bk4: 0a 527884i bk5: 0a 527885i bk6: 0a 527885i bk7: 0a 527885i bk8: 0a 527885i bk9: 0a 527885i bk10: 0a 527885i bk11: 0a 527886i bk12: 0a 527886i bk13: 0a 527887i bk14: 0a 527887i bk15: 0a 527887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 527886 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 527686 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 527886 
n_nop = 527820 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000263314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527886 n_nop=527820 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002425
n_activity=374 dram_eff=0.3422
bk0: 0a 527887i bk1: 0a 527888i bk2: 32a 527829i bk3: 32a 527829i bk4: 0a 527884i bk5: 0a 527885i bk6: 0a 527885i bk7: 0a 527885i bk8: 0a 527885i bk9: 0a 527885i bk10: 0a 527885i bk11: 0a 527886i bk12: 0a 527886i bk13: 0a 527887i bk14: 0a 527887i bk15: 0a 527887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 527886 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 527686 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 527886 
n_nop = 527820 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000270892
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527886 n_nop=527815 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002576
n_activity=414 dram_eff=0.3285
bk0: 0a 527888i bk1: 4a 527870i bk2: 32a 527829i bk3: 32a 527825i bk4: 0a 527884i bk5: 0a 527884i bk6: 0a 527885i bk7: 0a 527885i bk8: 0a 527885i bk9: 0a 527885i bk10: 0a 527885i bk11: 0a 527886i bk12: 0a 527886i bk13: 0a 527887i bk14: 0a 527887i bk15: 0a 527887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000258 
total_CMD = 527886 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 527663 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 527886 
n_nop = 527815 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000339088
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527886 n_nop=527819 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002425
n_activity=393 dram_eff=0.3257
bk0: 0a 527888i bk1: 8a 527865i bk2: 32a 527830i bk3: 24a 527838i bk4: 0a 527884i bk5: 0a 527884i bk6: 0a 527884i bk7: 0a 527884i bk8: 0a 527884i bk9: 0a 527884i bk10: 0a 527885i bk11: 0a 527886i bk12: 0a 527887i bk13: 0a 527888i bk14: 0a 527888i bk15: 0a 527888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 527886 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 527674 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 527886 
n_nop = 527819 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000329617

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21828, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 17064, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 20216, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 17212, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 16624, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21934, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 16748, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 20678, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21284, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 17164, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 20074, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 16644, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 227470
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0017
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24320
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 166560
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35420
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25460
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=227470
icnt_total_pkts_simt_to_mem=83440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 293140
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 310695
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 13)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 13)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 13)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 13)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4676 (19 samples)
	minimum = 5 (19 samples)
	maximum = 272.105 (19 samples)
Network latency average = 22.0599 (19 samples)
	minimum = 5 (19 samples)
	maximum = 271.947 (19 samples)
Flit latency average = 21.046 (19 samples)
	minimum = 5 (19 samples)
	maximum = 271.579 (19 samples)
Fragmentation average = 0.00172344 (19 samples)
	minimum = 0 (19 samples)
	maximum = 25.6316 (19 samples)
Injected packet rate average = 0.05873 (19 samples)
	minimum = 0.0131604 (19 samples)
	maximum = 0.158208 (19 samples)
Accepted packet rate average = 0.05873 (19 samples)
	minimum = 0.0177138 (19 samples)
	maximum = 0.102393 (19 samples)
Injected flit rate average = 0.0624074 (19 samples)
	minimum = 0.0168601 (19 samples)
	maximum = 0.15841 (19 samples)
Accepted flit rate average = 0.0624074 (19 samples)
	minimum = 0.0223547 (19 samples)
	maximum = 0.102393 (19 samples)
Injected packet size average = 1.06262 (19 samples)
Accepted packet size average = 1.06262 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 27 sec (267 sec)
gpgpu_simulation_rate = 91221 (inst/sec)
gpgpu_simulation_rate = 1497 (cycle/sec)
gpgpu_silicon_slowdown = 467601x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
Destroy streams for kernel 20: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 25133
gpu_sim_insn = 177120
gpu_ipc =       7.0473
gpu_tot_sim_cycle = 425058
gpu_tot_sim_insn = 24533295
gpu_tot_ipc =      57.7175
gpu_tot_issued_cta = 1046
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.3798% 
max_total_param_size = 0
gpu_stall_dramfull = 30547
gpu_stall_icnt2sh    = 40993
partiton_level_parallism =       0.0552
partiton_level_parallism_total  =       0.1579
partiton_level_parallism_util =       1.0289
partiton_level_parallism_util_total  =       1.6135
L2_BW  =       4.4509 GB/Sec
L2_BW_total  =      12.2505 GB/Sec
gpu_total_sim_rate=88249

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 422150
	L1I_total_cache_misses = 16951
	L1I_total_cache_miss_rate = 0.0402
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9587
L1D_cache:
	L1D_cache_core[0]: Access = 4458, Miss = 2769, Miss_rate = 0.621, Pending_hits = 237, Reservation_fails = 4306
	L1D_cache_core[1]: Access = 4425, Miss = 2664, Miss_rate = 0.602, Pending_hits = 259, Reservation_fails = 4696
	L1D_cache_core[2]: Access = 4713, Miss = 2981, Miss_rate = 0.633, Pending_hits = 244, Reservation_fails = 2520
	L1D_cache_core[3]: Access = 4713, Miss = 2958, Miss_rate = 0.628, Pending_hits = 306, Reservation_fails = 3655
	L1D_cache_core[4]: Access = 4345, Miss = 2732, Miss_rate = 0.629, Pending_hits = 241, Reservation_fails = 5067
	L1D_cache_core[5]: Access = 4393, Miss = 2753, Miss_rate = 0.627, Pending_hits = 247, Reservation_fails = 4256
	L1D_cache_core[6]: Access = 4506, Miss = 2860, Miss_rate = 0.635, Pending_hits = 249, Reservation_fails = 3125
	L1D_cache_core[7]: Access = 4875, Miss = 3040, Miss_rate = 0.624, Pending_hits = 273, Reservation_fails = 2505
	L1D_cache_core[8]: Access = 4251, Miss = 2652, Miss_rate = 0.624, Pending_hits = 193, Reservation_fails = 4194
	L1D_cache_core[9]: Access = 4683, Miss = 2972, Miss_rate = 0.635, Pending_hits = 280, Reservation_fails = 4090
	L1D_cache_core[10]: Access = 4747, Miss = 2997, Miss_rate = 0.631, Pending_hits = 331, Reservation_fails = 3465
	L1D_cache_core[11]: Access = 4266, Miss = 2641, Miss_rate = 0.619, Pending_hits = 267, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 4506, Miss = 2932, Miss_rate = 0.651, Pending_hits = 250, Reservation_fails = 3985
	L1D_cache_core[13]: Access = 4650, Miss = 2980, Miss_rate = 0.641, Pending_hits = 232, Reservation_fails = 3274
	L1D_cache_core[14]: Access = 4442, Miss = 2803, Miss_rate = 0.631, Pending_hits = 298, Reservation_fails = 4300
	L1D_total_cache_accesses = 67973
	L1D_total_cache_misses = 42734
	L1D_total_cache_miss_rate = 0.6287
	L1D_total_cache_pending_hits = 3907
	L1D_total_cache_reservation_fails = 58820
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 23697
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23652
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 405199
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16951
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9587
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49984
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17989
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 422150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14037
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44709
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9587
ctas_completed 1046, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10212, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 
gpgpu_n_tot_thrd_icount = 26644320
gpgpu_n_tot_w_icount = 832635
gpgpu_n_stall_shd_mem = 54668
# of global memory access: 69737
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42056
gpgpu_n_mem_write_global = 17989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 799744
gpgpu_n_store_insn = 287824
gpgpu_n_shmem_insn = 8880104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 749904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22344
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1764
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:168290	W0_Idle:3555559	W0_Scoreboard:1660382	W1:2198	W2:2058	W3:1918	W4:1778	W5:1638	W6:1498	W7:1358	W8:1218	W9:1078	W10:938	W11:798	W12:658	W13:518	W14:378	W15:217	W16:101598	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:712788
single_issue_nums: WS0:477375	WS1:355260	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336448 {8:42056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1295208 {72:17989,}
traffic_breakdown_coretomem[INST_ACC_R] = 56464 {8:7058,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6728960 {40:168224,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 287824 {8:35978,}
traffic_breakdown_memtocore[INST_ACC_R] = 1129280 {40:28232,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 303 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124706 	51015 	21978 	6533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6836 	182 	27 	51674 	3201 	2667 	837 	929 	765 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32990 	20379 	20794 	26118 	80922 	23029 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	334 	34 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       656       630       660       608       241         0         0         0         0
dram[1]:        544       538      1077       608      1242       497      1237       502      1228       504       389       225         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       619      1332       622       637       239       639         0         0         0         0
dram[3]:        544       633       618       988       539      1008       538      1011       446       973       208       211         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380       671       611       671       555       194         0         0         0         0
dram[5]:        563       592      1108       568      1249       565      1279       566      1284       567       407       203         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561061 n_nop=560992 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002353
n_activity=414 dram_eff=0.3188
bk0: 2a 561048i bk1: 0a 561062i bk2: 32a 561004i bk3: 32a 561002i bk4: 0a 561060i bk5: 0a 561060i bk6: 0a 561060i bk7: 0a 561060i bk8: 0a 561060i bk9: 0a 561060i bk10: 0a 561060i bk11: 0a 561061i bk12: 0a 561061i bk13: 0a 561062i bk14: 0a 561062i bk15: 0a 561062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000235 
total_CMD = 561061 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 560844 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561061 
n_nop = 560992 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000272698
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561061 n_nop=560995 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002281
n_activity=374 dram_eff=0.3422
bk0: 0a 561062i bk1: 0a 561063i bk2: 32a 561003i bk3: 32a 561002i bk4: 0a 561059i bk5: 0a 561060i bk6: 0a 561060i bk7: 0a 561060i bk8: 0a 561060i bk9: 0a 561060i bk10: 0a 561060i bk11: 0a 561061i bk12: 0a 561061i bk13: 0a 561062i bk14: 0a 561062i bk15: 0a 561062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 561061 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 560861 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561061 
n_nop = 560995 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000258439
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561061 n_nop=560995 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002281
n_activity=374 dram_eff=0.3422
bk0: 0a 561062i bk1: 0a 561063i bk2: 32a 561004i bk3: 32a 561005i bk4: 0a 561059i bk5: 0a 561060i bk6: 0a 561060i bk7: 0a 561060i bk8: 0a 561060i bk9: 0a 561060i bk10: 0a 561060i bk11: 0a 561061i bk12: 0a 561061i bk13: 0a 561062i bk14: 0a 561062i bk15: 0a 561062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 561061 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 560861 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561061 
n_nop = 560995 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000247745
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561061 n_nop=560995 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002281
n_activity=374 dram_eff=0.3422
bk0: 0a 561062i bk1: 0a 561063i bk2: 32a 561004i bk3: 32a 561004i bk4: 0a 561059i bk5: 0a 561060i bk6: 0a 561060i bk7: 0a 561060i bk8: 0a 561060i bk9: 0a 561060i bk10: 0a 561060i bk11: 0a 561061i bk12: 0a 561061i bk13: 0a 561062i bk14: 0a 561062i bk15: 0a 561062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 561061 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 560861 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561061 
n_nop = 560995 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000254874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561061 n_nop=560990 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002424
n_activity=414 dram_eff=0.3285
bk0: 0a 561063i bk1: 4a 561045i bk2: 32a 561004i bk3: 32a 561000i bk4: 0a 561059i bk5: 0a 561059i bk6: 0a 561060i bk7: 0a 561060i bk8: 0a 561060i bk9: 0a 561060i bk10: 0a 561060i bk11: 0a 561061i bk12: 0a 561061i bk13: 0a 561062i bk14: 0a 561062i bk15: 0a 561062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 561061 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 560838 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561061 
n_nop = 560990 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000319038
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561061 n_nop=560994 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002281
n_activity=393 dram_eff=0.3257
bk0: 0a 561063i bk1: 8a 561040i bk2: 32a 561005i bk3: 24a 561013i bk4: 0a 561059i bk5: 0a 561059i bk6: 0a 561059i bk7: 0a 561059i bk8: 0a 561059i bk9: 0a 561059i bk10: 0a 561060i bk11: 0a 561061i bk12: 0a 561062i bk13: 0a 561063i bk14: 0a 561063i bk15: 0a 561063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 561061 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 560849 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561061 
n_nop = 560994 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000310127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22080, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 17472, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 20946, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 17620, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 16976, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22150, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 17100, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 21372, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21500, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 17500, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 20768, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 16980, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 232464
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0017
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 168224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27092
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 168224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35978
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28232
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=232464
icnt_total_pkts_simt_to_mem=85107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05218
	minimum = 5
	maximum = 13
Network latency average = 5.05218
	minimum = 5
	maximum = 13
Slowest packet = 293207
Flit latency average = 5.01081
	minimum = 5
	maximum = 13
Slowest flit = 310917
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00940478
	minimum = 0 (at node 8)
	maximum = 0.0290455 (at node 17)
Accepted packet rate average = 0.00940478
	minimum = 0 (at node 8)
	maximum = 0.022361 (at node 0)
Injected flit rate average = 0.00981593
	minimum = 0 (at node 8)
	maximum = 0.0290455 (at node 17)
Accepted flit rate average= 0.00981593
	minimum = 0 (at node 8)
	maximum = 0.022361 (at node 0)
Injected packet length average = 1.04372
Accepted packet length average = 1.04372
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5469 (20 samples)
	minimum = 5 (20 samples)
	maximum = 259.15 (20 samples)
Network latency average = 21.2095 (20 samples)
	minimum = 5 (20 samples)
	maximum = 259 (20 samples)
Flit latency average = 20.2442 (20 samples)
	minimum = 5 (20 samples)
	maximum = 258.65 (20 samples)
Fragmentation average = 0.00163727 (20 samples)
	minimum = 0 (20 samples)
	maximum = 24.35 (20 samples)
Injected packet rate average = 0.0562637 (20 samples)
	minimum = 0.0125024 (20 samples)
	maximum = 0.15175 (20 samples)
Accepted packet rate average = 0.0562637 (20 samples)
	minimum = 0.0168281 (20 samples)
	maximum = 0.0983914 (20 samples)
Injected flit rate average = 0.0597779 (20 samples)
	minimum = 0.0160171 (20 samples)
	maximum = 0.151942 (20 samples)
Accepted flit rate average = 0.0597779 (20 samples)
	minimum = 0.021237 (20 samples)
	maximum = 0.0983914 (20 samples)
Injected packet size average = 1.06246 (20 samples)
Accepted packet size average = 1.06246 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 38 sec (278 sec)
gpgpu_simulation_rate = 88249 (inst/sec)
gpgpu_simulation_rate = 1528 (cycle/sec)
gpgpu_silicon_slowdown = 458115x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
Destroy streams for kernel 21: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 5705
gpu_sim_insn = 1928448
gpu_ipc =     338.0277
gpu_tot_sim_cycle = 430763
gpu_tot_sim_insn = 26461743
gpu_tot_ipc =      61.4299
gpu_tot_issued_cta = 1127
gpu_occupancy = 72.7502% 
gpu_tot_occupancy = 19.7665% 
max_total_param_size = 0
gpu_stall_dramfull = 35919
gpu_stall_icnt2sh    = 46894
partiton_level_parallism =       0.8121
partiton_level_parallism_total  =       0.1666
partiton_level_parallism_util =       1.8473
partiton_level_parallism_util_total  =       1.6268
L2_BW  =      62.5865 GB/Sec
L2_BW_total  =      12.9172 GB/Sec
gpu_total_sim_rate=91247

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 452606
	L1I_total_cache_misses = 18485
	L1I_total_cache_miss_rate = 0.0408
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 4778, Miss = 2977, Miss_rate = 0.623, Pending_hits = 269, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 4745, Miss = 2872, Miss_rate = 0.605, Pending_hits = 291, Reservation_fails = 5283
	L1D_cache_core[2]: Access = 5033, Miss = 3157, Miss_rate = 0.627, Pending_hits = 268, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5033, Miss = 3166, Miss_rate = 0.629, Pending_hits = 338, Reservation_fails = 4707
	L1D_cache_core[4]: Access = 4665, Miss = 2940, Miss_rate = 0.630, Pending_hits = 273, Reservation_fails = 5819
	L1D_cache_core[5]: Access = 4713, Miss = 2945, Miss_rate = 0.625, Pending_hits = 271, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 4826, Miss = 3068, Miss_rate = 0.636, Pending_hits = 281, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5195, Miss = 3248, Miss_rate = 0.625, Pending_hits = 305, Reservation_fails = 3397
	L1D_cache_core[8]: Access = 4635, Miss = 2892, Miss_rate = 0.624, Pending_hits = 193, Reservation_fails = 4460
	L1D_cache_core[9]: Access = 5131, Miss = 3260, Miss_rate = 0.635, Pending_hits = 298, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5067, Miss = 3221, Miss_rate = 0.636, Pending_hits = 332, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 4650, Miss = 2849, Miss_rate = 0.613, Pending_hits = 270, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 4954, Miss = 3232, Miss_rate = 0.652, Pending_hits = 268, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 4970, Miss = 3188, Miss_rate = 0.641, Pending_hits = 264, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 4762, Miss = 2995, Miss_rate = 0.629, Pending_hits = 330, Reservation_fails = 5062
	L1D_total_cache_accesses = 73157
	L1D_total_cache_misses = 46010
	L1D_total_cache_miss_rate = 0.6289
	L1D_total_cache_pending_hits = 4251
	L1D_total_cache_reservation_fails = 67979
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 25641
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25596
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 434121
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18485
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53872
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19285
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 452606

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15672
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1127, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10305, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 28572768
gpgpu_n_tot_w_icount = 892899
gpgpu_n_stall_shd_mem = 57487
# of global memory access: 75148
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45332
gpgpu_n_mem_write_global = 19285
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 861952
gpgpu_n_store_insn = 308560
gpgpu_n_shmem_insn = 9585128
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 812112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22344
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184606	W0_Idle:3568430	W0_Scoreboard:1733669	W1:2198	W2:2058	W3:1918	W4:1778	W5:1638	W6:1498	W7:1358	W8:1218	W9:1078	W10:938	W11:798	W12:658	W13:518	W14:378	W15:217	W16:101598	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:773052
single_issue_nums: WS0:507507	WS1:385392	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 362656 {8:45332,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1388520 {72:19285,}
traffic_breakdown_coretomem[INST_ACC_R] = 56952 {8:7119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7253120 {40:181328,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 308560 {8:38570,}
traffic_breakdown_memtocore[INST_ACC_R] = 1139040 {40:28476,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 311 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129647 	57674 	25522 	7085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6877 	192 	28 	55283 	3350 	2856 	1000 	1246 	919 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33596 	21208 	21705 	27550 	90093 	25776 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	338 	40 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       656       630       660       608       442         0         0         0         0
dram[1]:        544       538      1077       608      1242       540      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       619      1332       622       637       498       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380       671       611       671       555       497         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568591 n_nop=568522 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002322
n_activity=414 dram_eff=0.3188
bk0: 2a 568578i bk1: 0a 568592i bk2: 32a 568534i bk3: 32a 568532i bk4: 0a 568590i bk5: 0a 568590i bk6: 0a 568590i bk7: 0a 568590i bk8: 0a 568590i bk9: 0a 568590i bk10: 0a 568590i bk11: 0a 568591i bk12: 0a 568591i bk13: 0a 568592i bk14: 0a 568592i bk15: 0a 568592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000232 
total_CMD = 568591 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 568374 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568591 
n_nop = 568522 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000269086
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568591 n_nop=568525 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002251
n_activity=374 dram_eff=0.3422
bk0: 0a 568592i bk1: 0a 568593i bk2: 32a 568533i bk3: 32a 568532i bk4: 0a 568589i bk5: 0a 568590i bk6: 0a 568590i bk7: 0a 568590i bk8: 0a 568590i bk9: 0a 568590i bk10: 0a 568590i bk11: 0a 568591i bk12: 0a 568591i bk13: 0a 568592i bk14: 0a 568592i bk15: 0a 568592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 568591 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 568391 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568591 
n_nop = 568525 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000255016
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568591 n_nop=568525 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002251
n_activity=374 dram_eff=0.3422
bk0: 0a 568592i bk1: 0a 568593i bk2: 32a 568534i bk3: 32a 568535i bk4: 0a 568589i bk5: 0a 568590i bk6: 0a 568590i bk7: 0a 568590i bk8: 0a 568590i bk9: 0a 568590i bk10: 0a 568590i bk11: 0a 568591i bk12: 0a 568591i bk13: 0a 568592i bk14: 0a 568592i bk15: 0a 568592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 568591 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 568391 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568591 
n_nop = 568525 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000244464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568591 n_nop=568525 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002251
n_activity=374 dram_eff=0.3422
bk0: 0a 568592i bk1: 0a 568593i bk2: 32a 568534i bk3: 32a 568534i bk4: 0a 568589i bk5: 0a 568590i bk6: 0a 568590i bk7: 0a 568590i bk8: 0a 568590i bk9: 0a 568590i bk10: 0a 568590i bk11: 0a 568591i bk12: 0a 568591i bk13: 0a 568592i bk14: 0a 568592i bk15: 0a 568592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 568591 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 568391 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568591 
n_nop = 568525 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000251499
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568591 n_nop=568520 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002392
n_activity=414 dram_eff=0.3285
bk0: 0a 568593i bk1: 4a 568575i bk2: 32a 568534i bk3: 32a 568530i bk4: 0a 568589i bk5: 0a 568589i bk6: 0a 568590i bk7: 0a 568590i bk8: 0a 568590i bk9: 0a 568590i bk10: 0a 568590i bk11: 0a 568591i bk12: 0a 568591i bk13: 0a 568592i bk14: 0a 568592i bk15: 0a 568592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 568591 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 568368 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568591 
n_nop = 568520 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000314813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568591 n_nop=568524 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002251
n_activity=393 dram_eff=0.3257
bk0: 0a 568593i bk1: 8a 568570i bk2: 32a 568535i bk3: 24a 568543i bk4: 0a 568589i bk5: 0a 568589i bk6: 0a 568589i bk7: 0a 568589i bk8: 0a 568589i bk9: 0a 568589i bk10: 0a 568590i bk11: 0a 568591i bk12: 0a 568592i bk13: 0a 568593i bk14: 0a 568593i bk15: 0a 568593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 568591 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 568379 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568591 
n_nop = 568524 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030602

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22080, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 19060, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 22866, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 19296, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 18648, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22230, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 18876, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 23356, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21500, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 19168, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 22672, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 18652, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 248404
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27336
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 181328
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38570
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28476
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=248404
icnt_total_pkts_simt_to_mem=91036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.2498
	minimum = 5
	maximum = 1000
Network latency average = 79.5815
	minimum = 5
	maximum = 1000
Slowest packet = 305067
Flit latency average = 76.24
	minimum = 5
	maximum = 1000
Slowest flit = 323056
Fragmentation average = 0.0127351
	minimum = 0
	maximum = 157
Injected packet rate average = 0.133561
	minimum = 0 (at node 15)
	maximum = 0.347765 (at node 22)
Accepted packet rate average = 0.133561
	minimum = 0 (at node 15)
	maximum = 0.249606 (at node 12)
Injected flit rate average = 0.141974
	minimum = 0 (at node 15)
	maximum = 0.347765 (at node 22)
Accepted flit rate average= 0.141974
	minimum = 0 (at node 15)
	maximum = 0.249606 (at node 12)
Injected packet length average = 1.063
Accepted packet length average = 1.063
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.5803 (21 samples)
	minimum = 5 (21 samples)
	maximum = 294.429 (21 samples)
Network latency average = 23.9891 (21 samples)
	minimum = 5 (21 samples)
	maximum = 294.286 (21 samples)
Flit latency average = 22.9107 (21 samples)
	minimum = 5 (21 samples)
	maximum = 293.952 (21 samples)
Fragmentation average = 0.00216574 (21 samples)
	minimum = 0 (21 samples)
	maximum = 30.6667 (21 samples)
Injected packet rate average = 0.0599445 (21 samples)
	minimum = 0.0119071 (21 samples)
	maximum = 0.161084 (21 samples)
Accepted packet rate average = 0.0599445 (21 samples)
	minimum = 0.0160268 (21 samples)
	maximum = 0.105592 (21 samples)
Injected flit rate average = 0.063692 (21 samples)
	minimum = 0.0152544 (21 samples)
	maximum = 0.161267 (21 samples)
Accepted flit rate average = 0.063692 (21 samples)
	minimum = 0.0202257 (21 samples)
	maximum = 0.105592 (21 samples)
Injected packet size average = 1.06252 (21 samples)
Accepted packet size average = 1.06252 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 50 sec (290 sec)
gpgpu_simulation_rate = 91247 (inst/sec)
gpgpu_simulation_rate = 1485 (cycle/sec)
gpgpu_silicon_slowdown = 471380x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 22: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 457893
gpu_tot_sim_insn = 26482248
gpu_tot_ipc =      57.8350
gpu_tot_issued_cta = 1128
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.6174% 
max_total_param_size = 0
gpu_stall_dramfull = 35919
gpu_stall_icnt2sh    = 46894
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1568
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6262
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      12.1594 GB/Sec
gpu_total_sim_rate=89467

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 454296
	L1I_total_cache_misses = 18500
	L1I_total_cache_miss_rate = 0.0407
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 4778, Miss = 2977, Miss_rate = 0.623, Pending_hits = 269, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 4745, Miss = 2872, Miss_rate = 0.605, Pending_hits = 291, Reservation_fails = 5283
	L1D_cache_core[2]: Access = 5033, Miss = 3157, Miss_rate = 0.627, Pending_hits = 268, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5033, Miss = 3166, Miss_rate = 0.629, Pending_hits = 338, Reservation_fails = 4707
	L1D_cache_core[4]: Access = 4665, Miss = 2940, Miss_rate = 0.630, Pending_hits = 273, Reservation_fails = 5819
	L1D_cache_core[5]: Access = 4713, Miss = 2945, Miss_rate = 0.625, Pending_hits = 271, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 4826, Miss = 3068, Miss_rate = 0.636, Pending_hits = 281, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5195, Miss = 3248, Miss_rate = 0.625, Pending_hits = 305, Reservation_fails = 3397
	L1D_cache_core[8]: Access = 4635, Miss = 2892, Miss_rate = 0.624, Pending_hits = 193, Reservation_fails = 4460
	L1D_cache_core[9]: Access = 5131, Miss = 3260, Miss_rate = 0.635, Pending_hits = 298, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5098, Miss = 3237, Miss_rate = 0.635, Pending_hits = 332, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 4650, Miss = 2849, Miss_rate = 0.613, Pending_hits = 270, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 4954, Miss = 3232, Miss_rate = 0.652, Pending_hits = 268, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 4970, Miss = 3188, Miss_rate = 0.641, Pending_hits = 264, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 4762, Miss = 2995, Miss_rate = 0.629, Pending_hits = 330, Reservation_fails = 5062
	L1D_total_cache_accesses = 73188
	L1D_total_cache_misses = 46026
	L1D_total_cache_miss_rate = 0.6289
	L1D_total_cache_pending_hits = 4251
	L1D_total_cache_reservation_fails = 67979
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 25644
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25599
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 435796
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18500
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53888
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19300
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 454296

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15672
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10305, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 28667904
gpgpu_n_tot_w_icount = 895872
gpgpu_n_stall_shd_mem = 57991
# of global memory access: 75179
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45348
gpgpu_n_mem_write_global = 19300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 862208
gpgpu_n_store_insn = 308800
gpgpu_n_shmem_insn = 9589824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 812160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184606	W0_Idle:3599723	W0_Scoreboard:1753661	W1:2512	W2:2352	W3:2192	W4:2032	W5:1872	W6:1712	W7:1552	W8:1392	W9:1232	W10:1072	W11:912	W12:752	W13:592	W14:432	W15:248	W16:101964	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:773052
single_issue_nums: WS0:510480	WS1:385392	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 362784 {8:45348,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1389600 {72:19300,}
traffic_breakdown_coretomem[INST_ACC_R] = 57072 {8:7134,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7255680 {40:181392,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 308800 {8:38600,}
traffic_breakdown_memtocore[INST_ACC_R] = 1141440 {40:28536,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 311 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129741 	57674 	25522 	7085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6892 	192 	28 	55314 	3350 	2856 	1000 	1246 	919 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33690 	21208 	21705 	27550 	90093 	25776 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	348 	41 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       656       630       660       608       442         0         0         0         0
dram[1]:        544       538      1077       608      1242       540      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       619      1332       622       637       498       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380       671       611       671       555       497         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604402 n_nop=604333 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002184
n_activity=414 dram_eff=0.3188
bk0: 2a 604389i bk1: 0a 604403i bk2: 32a 604345i bk3: 32a 604343i bk4: 0a 604401i bk5: 0a 604401i bk6: 0a 604401i bk7: 0a 604401i bk8: 0a 604401i bk9: 0a 604401i bk10: 0a 604401i bk11: 0a 604402i bk12: 0a 604402i bk13: 0a 604403i bk14: 0a 604403i bk15: 0a 604403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 604402 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 604185 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604402 
n_nop = 604333 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000253143
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604402 n_nop=604336 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002118
n_activity=374 dram_eff=0.3422
bk0: 0a 604403i bk1: 0a 604404i bk2: 32a 604344i bk3: 32a 604343i bk4: 0a 604400i bk5: 0a 604401i bk6: 0a 604401i bk7: 0a 604401i bk8: 0a 604401i bk9: 0a 604401i bk10: 0a 604401i bk11: 0a 604402i bk12: 0a 604402i bk13: 0a 604403i bk14: 0a 604403i bk15: 0a 604403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 604402 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 604202 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604402 
n_nop = 604336 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000239907
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604402 n_nop=604336 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002118
n_activity=374 dram_eff=0.3422
bk0: 0a 604403i bk1: 0a 604404i bk2: 32a 604345i bk3: 32a 604346i bk4: 0a 604400i bk5: 0a 604401i bk6: 0a 604401i bk7: 0a 604401i bk8: 0a 604401i bk9: 0a 604401i bk10: 0a 604401i bk11: 0a 604402i bk12: 0a 604402i bk13: 0a 604403i bk14: 0a 604403i bk15: 0a 604403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 604402 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 604202 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604402 
n_nop = 604336 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000229979
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604402 n_nop=604336 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002118
n_activity=374 dram_eff=0.3422
bk0: 0a 604403i bk1: 0a 604404i bk2: 32a 604345i bk3: 32a 604345i bk4: 0a 604400i bk5: 0a 604401i bk6: 0a 604401i bk7: 0a 604401i bk8: 0a 604401i bk9: 0a 604401i bk10: 0a 604401i bk11: 0a 604402i bk12: 0a 604402i bk13: 0a 604403i bk14: 0a 604403i bk15: 0a 604403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 604402 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 604202 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604402 
n_nop = 604336 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000236597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604402 n_nop=604331 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000225
n_activity=414 dram_eff=0.3285
bk0: 0a 604404i bk1: 4a 604386i bk2: 32a 604345i bk3: 32a 604341i bk4: 0a 604400i bk5: 0a 604400i bk6: 0a 604401i bk7: 0a 604401i bk8: 0a 604401i bk9: 0a 604401i bk10: 0a 604401i bk11: 0a 604402i bk12: 0a 604402i bk13: 0a 604403i bk14: 0a 604403i bk15: 0a 604403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 604402 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 604179 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604402 
n_nop = 604331 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00029616
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604402 n_nop=604335 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002118
n_activity=393 dram_eff=0.3257
bk0: 0a 604404i bk1: 8a 604381i bk2: 32a 604346i bk3: 24a 604354i bk4: 0a 604400i bk5: 0a 604400i bk6: 0a 604400i bk7: 0a 604400i bk8: 0a 604400i bk9: 0a 604400i bk10: 0a 604401i bk11: 0a 604402i bk12: 0a 604403i bk13: 0a 604404i bk14: 0a 604404i bk15: 0a 604404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 604402 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 604190 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604402 
n_nop = 604335 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000287888

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22088, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 19060, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 22904, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 19296, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 18656, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22230, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 18884, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 23386, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21508, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 19172, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 22714, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 18660, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 248558
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27396
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 181392
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28536
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=248558
icnt_total_pkts_simt_to_mem=91097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 320295
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 339440
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 10)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 10)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 10)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 10)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6483 (22 samples)
	minimum = 5 (22 samples)
	maximum = 281.318 (22 samples)
Network latency average = 23.1294 (22 samples)
	minimum = 5 (22 samples)
	maximum = 281.182 (22 samples)
Flit latency average = 22.0966 (22 samples)
	minimum = 5 (22 samples)
	maximum = 280.818 (22 samples)
Fragmentation average = 0.0020673 (22 samples)
	minimum = 0 (22 samples)
	maximum = 29.2727 (22 samples)
Injected packet rate average = 0.0572322 (22 samples)
	minimum = 0.0113658 (22 samples)
	maximum = 0.153839 (22 samples)
Accepted packet rate average = 0.0572322 (22 samples)
	minimum = 0.0152983 (22 samples)
	maximum = 0.10105 (22 samples)
Injected flit rate average = 0.0608102 (22 samples)
	minimum = 0.014561 (22 samples)
	maximum = 0.154039 (22 samples)
Accepted flit rate average = 0.0608102 (22 samples)
	minimum = 0.0193064 (22 samples)
	maximum = 0.10105 (22 samples)
Injected packet size average = 1.06252 (22 samples)
Accepted packet size average = 1.06252 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 56 sec (296 sec)
gpgpu_simulation_rate = 89467 (inst/sec)
gpgpu_simulation_rate = 1546 (cycle/sec)
gpgpu_silicon_slowdown = 452781x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
Destroy streams for kernel 23: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 25134
gpu_sim_insn = 157440
gpu_ipc =       6.2640
gpu_tot_sim_cycle = 483027
gpu_tot_sim_insn = 26639688
gpu_tot_ipc =      55.1516
gpu_tot_issued_cta = 1136
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.5866% 
max_total_param_size = 0
gpu_stall_dramfull = 35919
gpu_stall_icnt2sh    = 46894
partiton_level_parallism =       0.0497
partiton_level_parallism_total  =       0.1512
partiton_level_parallism_util =       1.0113
partiton_level_parallism_util_total  =       1.6095
L2_BW  =       4.0069 GB/Sec
L2_BW_total  =      11.7352 GB/Sec
gpu_total_sim_rate=87057

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 459176
	L1I_total_cache_misses = 19116
	L1I_total_cache_miss_rate = 0.0416
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 4857, Miss = 3025, Miss_rate = 0.623, Pending_hits = 269, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 4824, Miss = 2920, Miss_rate = 0.605, Pending_hits = 291, Reservation_fails = 5283
	L1D_cache_core[2]: Access = 5112, Miss = 3205, Miss_rate = 0.627, Pending_hits = 268, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5112, Miss = 3214, Miss_rate = 0.629, Pending_hits = 338, Reservation_fails = 4707
	L1D_cache_core[4]: Access = 4665, Miss = 2940, Miss_rate = 0.630, Pending_hits = 273, Reservation_fails = 5819
	L1D_cache_core[5]: Access = 4713, Miss = 2945, Miss_rate = 0.625, Pending_hits = 271, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 4826, Miss = 3068, Miss_rate = 0.636, Pending_hits = 281, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5195, Miss = 3248, Miss_rate = 0.625, Pending_hits = 305, Reservation_fails = 3397
	L1D_cache_core[8]: Access = 4635, Miss = 2892, Miss_rate = 0.624, Pending_hits = 193, Reservation_fails = 4460
	L1D_cache_core[9]: Access = 5131, Miss = 3260, Miss_rate = 0.635, Pending_hits = 298, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5098, Miss = 3237, Miss_rate = 0.635, Pending_hits = 332, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 4729, Miss = 2897, Miss_rate = 0.613, Pending_hits = 270, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5033, Miss = 3280, Miss_rate = 0.652, Pending_hits = 268, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5049, Miss = 3236, Miss_rate = 0.641, Pending_hits = 264, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 4841, Miss = 3043, Miss_rate = 0.629, Pending_hits = 330, Reservation_fails = 5062
	L1D_total_cache_accesses = 73820
	L1D_total_cache_misses = 46410
	L1D_total_cache_miss_rate = 0.6287
	L1D_total_cache_pending_hits = 4251
	L1D_total_cache_reservation_fails = 67979
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 25716
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25671
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 440060
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19116
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 54272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19548
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 459176

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15672
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1136, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11511, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 28976640
gpgpu_n_tot_w_icount = 905520
gpgpu_n_stall_shd_mem = 59783
# of global memory access: 75811
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45732
gpgpu_n_mem_write_global = 19548
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 868352
gpgpu_n_store_insn = 312768
gpgpu_n_shmem_insn = 9640768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 813696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24640
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184982	W0_Idle:3892783	W0_Scoreboard:1852429	W1:2512	W2:2352	W3:2192	W4:2032	W5:1872	W6:1712	W7:1552	W8:1392	W9:1232	W10:1072	W11:912	W12:752	W13:592	W14:432	W15:248	W16:111396	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:773268
single_issue_nums: WS0:520128	WS1:385392	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 365856 {8:45732,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1407456 {72:19548,}
traffic_breakdown_coretomem[INST_ACC_R] = 62000 {8:7750,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7317120 {40:182928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 312768 {8:39096,}
traffic_breakdown_memtocore[INST_ACC_R] = 1240000 {40:31000,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 309 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131773 	57674 	25522 	7085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7501 	199 	28 	55946 	3350 	2856 	1000 	1246 	919 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	35722 	21208 	21705 	27550 	90093 	25776 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	375 	41 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       656       630       660       608       442         0         0         0         0
dram[1]:        544       538      1077       608      1242       540      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       619      1332       622       637       498       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380       671       611       671       555       497         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637578 n_nop=637509 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000207
n_activity=414 dram_eff=0.3188
bk0: 2a 637565i bk1: 0a 637579i bk2: 32a 637521i bk3: 32a 637519i bk4: 0a 637577i bk5: 0a 637577i bk6: 0a 637577i bk7: 0a 637577i bk8: 0a 637577i bk9: 0a 637577i bk10: 0a 637577i bk11: 0a 637578i bk12: 0a 637578i bk13: 0a 637579i bk14: 0a 637579i bk15: 0a 637579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000207 
total_CMD = 637578 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 637361 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637578 
n_nop = 637509 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000239971
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637578 n_nop=637512 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002008
n_activity=374 dram_eff=0.3422
bk0: 0a 637579i bk1: 0a 637580i bk2: 32a 637520i bk3: 32a 637519i bk4: 0a 637576i bk5: 0a 637577i bk6: 0a 637577i bk7: 0a 637577i bk8: 0a 637577i bk9: 0a 637577i bk10: 0a 637577i bk11: 0a 637578i bk12: 0a 637578i bk13: 0a 637579i bk14: 0a 637579i bk15: 0a 637579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 637578 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 637378 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637578 
n_nop = 637512 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000227423
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637578 n_nop=637512 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002008
n_activity=374 dram_eff=0.3422
bk0: 0a 637579i bk1: 0a 637580i bk2: 32a 637521i bk3: 32a 637522i bk4: 0a 637576i bk5: 0a 637577i bk6: 0a 637577i bk7: 0a 637577i bk8: 0a 637577i bk9: 0a 637577i bk10: 0a 637577i bk11: 0a 637578i bk12: 0a 637578i bk13: 0a 637579i bk14: 0a 637579i bk15: 0a 637579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 637578 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 637378 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637578 
n_nop = 637512 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000218013
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637578 n_nop=637512 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002008
n_activity=374 dram_eff=0.3422
bk0: 0a 637579i bk1: 0a 637580i bk2: 32a 637521i bk3: 32a 637521i bk4: 0a 637576i bk5: 0a 637577i bk6: 0a 637577i bk7: 0a 637577i bk8: 0a 637577i bk9: 0a 637577i bk10: 0a 637577i bk11: 0a 637578i bk12: 0a 637578i bk13: 0a 637579i bk14: 0a 637579i bk15: 0a 637579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 637578 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 637378 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637578 
n_nop = 637512 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000224286
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637578 n_nop=637507 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002133
n_activity=414 dram_eff=0.3285
bk0: 0a 637580i bk1: 4a 637562i bk2: 32a 637521i bk3: 32a 637517i bk4: 0a 637576i bk5: 0a 637576i bk6: 0a 637577i bk7: 0a 637577i bk8: 0a 637577i bk9: 0a 637577i bk10: 0a 637577i bk11: 0a 637578i bk12: 0a 637578i bk13: 0a 637579i bk14: 0a 637579i bk15: 0a 637579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 637578 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 637355 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637578 
n_nop = 637507 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00028075
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637578 n_nop=637511 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002008
n_activity=393 dram_eff=0.3257
bk0: 0a 637580i bk1: 8a 637557i bk2: 32a 637522i bk3: 24a 637530i bk4: 0a 637576i bk5: 0a 637576i bk6: 0a 637576i bk7: 0a 637576i bk8: 0a 637576i bk9: 0a 637576i bk10: 0a 637577i bk11: 0a 637578i bk12: 0a 637579i bk13: 0a 637580i bk14: 0a 637580i bk15: 0a 637580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 637578 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 637366 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637578 
n_nop = 637511 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000272908

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22312, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 19452, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 23514, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 19688, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 18968, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22422, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 19196, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 23996, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21700, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 19484, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 23350, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 18972, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 253054
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0015
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 182928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29860
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 182928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 39096
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=253054
icnt_total_pkts_simt_to_mem=92593
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05449
	minimum = 5
	maximum = 12
Network latency average = 5.05449
	minimum = 5
	maximum = 12
Slowest packet = 320361
Flit latency average = 5.01702
	minimum = 5
	maximum = 12
Slowest flit = 339661
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00846426
	minimum = 0 (at node 4)
	maximum = 0.0253044 (at node 25)
Accepted packet rate average = 0.00846426
	minimum = 0 (at node 4)
	maximum = 0.0223601 (at node 0)
Injected flit rate average = 0.00882971
	minimum = 0 (at node 4)
	maximum = 0.0253044 (at node 25)
Accepted flit rate average= 0.00882971
	minimum = 0 (at node 4)
	maximum = 0.0223601 (at node 0)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7964 (23 samples)
	minimum = 5 (23 samples)
	maximum = 269.609 (23 samples)
Network latency average = 22.3435 (23 samples)
	minimum = 5 (23 samples)
	maximum = 269.478 (23 samples)
Flit latency average = 21.354 (23 samples)
	minimum = 5 (23 samples)
	maximum = 269.13 (23 samples)
Fragmentation average = 0.00197741 (23 samples)
	minimum = 0 (23 samples)
	maximum = 28 (23 samples)
Injected packet rate average = 0.0551118 (23 samples)
	minimum = 0.0108717 (23 samples)
	maximum = 0.148251 (23 samples)
Accepted packet rate average = 0.0551118 (23 samples)
	minimum = 0.0146331 (23 samples)
	maximum = 0.0976292 (23 samples)
Injected flit rate average = 0.0585502 (23 samples)
	minimum = 0.0139279 (23 samples)
	maximum = 0.148442 (23 samples)
Accepted flit rate average = 0.0585502 (23 samples)
	minimum = 0.0184669 (23 samples)
	maximum = 0.0976292 (23 samples)
Injected packet size average = 1.06239 (23 samples)
Accepted packet size average = 1.06239 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 6 sec (306 sec)
gpgpu_simulation_rate = 87057 (inst/sec)
gpgpu_simulation_rate = 1578 (cycle/sec)
gpgpu_silicon_slowdown = 443599x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
Destroy streams for kernel 24: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 4701
gpu_sim_insn = 1523712
gpu_ipc =     324.1251
gpu_tot_sim_cycle = 487728
gpu_tot_sim_insn = 28163400
gpu_tot_ipc =      57.7441
gpu_tot_issued_cta = 1200
gpu_occupancy = 61.7655% 
gpu_tot_occupancy = 19.3871% 
max_total_param_size = 0
gpu_stall_dramfull = 38539
gpu_stall_icnt2sh    = 50376
partiton_level_parallism =       0.8013
partiton_level_parallism_total  =       0.1575
partiton_level_parallism_util =       1.6765
partiton_level_parallism_util_total  =       1.6126
L2_BW  =      62.0396 GB/Sec
L2_BW_total  =      12.2200 GB/Sec
gpu_total_sim_rate=89407

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 483240
	L1I_total_cache_misses = 20375
	L1I_total_cache_miss_rate = 0.0422
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5113, Miss = 3185, Miss_rate = 0.623, Pending_hits = 301, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5080, Miss = 3096, Miss_rate = 0.609, Pending_hits = 307, Reservation_fails = 5283
	L1D_cache_core[2]: Access = 5368, Miss = 3365, Miss_rate = 0.627, Pending_hits = 300, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5368, Miss = 3390, Miss_rate = 0.632, Pending_hits = 354, Reservation_fails = 4707
	L1D_cache_core[4]: Access = 4985, Miss = 3157, Miss_rate = 0.633, Pending_hits = 305, Reservation_fails = 5909
	L1D_cache_core[5]: Access = 5033, Miss = 3153, Miss_rate = 0.626, Pending_hits = 303, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5146, Miss = 3276, Miss_rate = 0.637, Pending_hits = 313, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5515, Miss = 3456, Miss_rate = 0.627, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 4891, Miss = 3068, Miss_rate = 0.627, Pending_hits = 209, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5387, Miss = 3420, Miss_rate = 0.635, Pending_hits = 330, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5354, Miss = 3413, Miss_rate = 0.637, Pending_hits = 348, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 4985, Miss = 3057, Miss_rate = 0.613, Pending_hits = 302, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5289, Miss = 3456, Miss_rate = 0.653, Pending_hits = 284, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5305, Miss = 3396, Miss_rate = 0.640, Pending_hits = 296, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5097, Miss = 3219, Miss_rate = 0.632, Pending_hits = 346, Reservation_fails = 5233
	L1D_total_cache_accesses = 77916
	L1D_total_cache_misses = 49107
	L1D_total_cache_miss_rate = 0.6303
	L1D_total_cache_pending_hits = 4635
	L1D_total_cache_reservation_fails = 68665
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 27252
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 68600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27207
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 462865
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20375
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 27252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20572
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 483240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16358
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11604, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 30500352
gpgpu_n_tot_w_icount = 953136
gpgpu_n_stall_shd_mem = 61831
# of global memory access: 79907
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48420
gpgpu_n_mem_write_global = 20572
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917504
gpgpu_n_store_insn = 329152
gpgpu_n_shmem_insn = 10197824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 862848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24640
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197015	W0_Idle:3905702	W0_Scoreboard:1909007	W1:2512	W2:2352	W3:2192	W4:2032	W5:1872	W6:1712	W7:1552	W8:1392	W9:1232	W10:1072	W11:912	W12:752	W13:592	W14:432	W15:248	W16:111396	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:820884
single_issue_nums: WS0:543936	WS1:409200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 387360 {8:48420,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1481184 {72:20572,}
traffic_breakdown_coretomem[INST_ACC_R] = 62440 {8:7805,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7747200 {40:193680,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 329152 {8:41144,}
traffic_breakdown_memtocore[INST_ACC_R] = 1248800 {40:31220,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 312 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136517 	63562 	27632 	7143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7540 	208 	28 	59228 	3515 	2885 	1005 	1484 	919 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36326 	21821 	22386 	29191 	98233 	26897 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	379 	46 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       656       630       660       608       442         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       619      1332       622       637       498       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380       671       611       671       555       497         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643783 n_nop=643714 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000205
n_activity=414 dram_eff=0.3188
bk0: 2a 643770i bk1: 0a 643784i bk2: 32a 643726i bk3: 32a 643724i bk4: 0a 643782i bk5: 0a 643782i bk6: 0a 643782i bk7: 0a 643782i bk8: 0a 643782i bk9: 0a 643782i bk10: 0a 643782i bk11: 0a 643783i bk12: 0a 643783i bk13: 0a 643784i bk14: 0a 643784i bk15: 0a 643784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000205 
total_CMD = 643783 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 643566 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643783 
n_nop = 643714 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000237658
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643783 n_nop=643717 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001988
n_activity=374 dram_eff=0.3422
bk0: 0a 643784i bk1: 0a 643785i bk2: 32a 643725i bk3: 32a 643724i bk4: 0a 643781i bk5: 0a 643782i bk6: 0a 643782i bk7: 0a 643782i bk8: 0a 643782i bk9: 0a 643782i bk10: 0a 643782i bk11: 0a 643783i bk12: 0a 643783i bk13: 0a 643784i bk14: 0a 643784i bk15: 0a 643784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 643783 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 643583 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643783 
n_nop = 643717 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000225231
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643783 n_nop=643717 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001988
n_activity=374 dram_eff=0.3422
bk0: 0a 643784i bk1: 0a 643785i bk2: 32a 643726i bk3: 32a 643727i bk4: 0a 643781i bk5: 0a 643782i bk6: 0a 643782i bk7: 0a 643782i bk8: 0a 643782i bk9: 0a 643782i bk10: 0a 643782i bk11: 0a 643783i bk12: 0a 643783i bk13: 0a 643784i bk14: 0a 643784i bk15: 0a 643784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 643783 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 643583 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643783 
n_nop = 643717 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000215911
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643783 n_nop=643717 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001988
n_activity=374 dram_eff=0.3422
bk0: 0a 643784i bk1: 0a 643785i bk2: 32a 643726i bk3: 32a 643726i bk4: 0a 643781i bk5: 0a 643782i bk6: 0a 643782i bk7: 0a 643782i bk8: 0a 643782i bk9: 0a 643782i bk10: 0a 643782i bk11: 0a 643783i bk12: 0a 643783i bk13: 0a 643784i bk14: 0a 643784i bk15: 0a 643784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 643783 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 643583 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643783 
n_nop = 643717 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000222125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643783 n_nop=643712 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002113
n_activity=414 dram_eff=0.3285
bk0: 0a 643785i bk1: 4a 643767i bk2: 32a 643726i bk3: 32a 643722i bk4: 0a 643781i bk5: 0a 643781i bk6: 0a 643782i bk7: 0a 643782i bk8: 0a 643782i bk9: 0a 643782i bk10: 0a 643782i bk11: 0a 643783i bk12: 0a 643783i bk13: 0a 643784i bk14: 0a 643784i bk15: 0a 643784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 643783 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 643560 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643783 
n_nop = 643712 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000278044
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643783 n_nop=643716 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001988
n_activity=393 dram_eff=0.3257
bk0: 0a 643785i bk1: 8a 643762i bk2: 32a 643727i bk3: 24a 643735i bk4: 0a 643781i bk5: 0a 643781i bk6: 0a 643781i bk7: 0a 643781i bk8: 0a 643781i bk9: 0a 643781i bk10: 0a 643782i bk11: 0a 643783i bk12: 0a 643784i bk13: 0a 643785i bk14: 0a 643785i bk15: 0a 643785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 643783 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 643571 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643783 
n_nop = 643716 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000270277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22312, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 20940, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 24890, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 21180, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 20400, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22494, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 20628, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25444, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21700, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 20988, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 24694, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 20404, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 266074
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0015
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30080
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 193680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=266074
icnt_total_pkts_simt_to_mem=97384
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.5688
	minimum = 5
	maximum = 792
Network latency average = 66.9966
	minimum = 5
	maximum = 792
Slowest packet = 331289
Flit latency average = 63.3846
	minimum = 5
	maximum = 792
Slowest flit = 350837
Fragmentation average = 0.00125097
	minimum = 0
	maximum = 21
Injected packet rate average = 0.132257
	minimum = 0 (at node 15)
	maximum = 0.319932 (at node 24)
Accepted packet rate average = 0.132257
	minimum = 0 (at node 15)
	maximum = 0.211019 (at node 4)
Injected flit rate average = 0.140325
	minimum = 0 (at node 15)
	maximum = 0.319932 (at node 24)
Accepted flit rate average= 0.140325
	minimum = 0 (at node 15)
	maximum = 0.211019 (at node 4)
Injected packet length average = 1.061
Accepted packet length average = 1.061
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.8286 (24 samples)
	minimum = 5 (24 samples)
	maximum = 291.375 (24 samples)
Network latency average = 24.2041 (24 samples)
	minimum = 5 (24 samples)
	maximum = 291.25 (24 samples)
Flit latency average = 23.1053 (24 samples)
	minimum = 5 (24 samples)
	maximum = 290.917 (24 samples)
Fragmentation average = 0.00194715 (24 samples)
	minimum = 0 (24 samples)
	maximum = 27.7083 (24 samples)
Injected packet rate average = 0.0583262 (24 samples)
	minimum = 0.0104187 (24 samples)
	maximum = 0.155404 (24 samples)
Accepted packet rate average = 0.0583262 (24 samples)
	minimum = 0.0140234 (24 samples)
	maximum = 0.102354 (24 samples)
Injected flit rate average = 0.0619575 (24 samples)
	minimum = 0.0133476 (24 samples)
	maximum = 0.155587 (24 samples)
Accepted flit rate average = 0.0619575 (24 samples)
	minimum = 0.0176975 (24 samples)
	maximum = 0.102354 (24 samples)
Injected packet size average = 1.06226 (24 samples)
Accepted packet size average = 1.06226 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 15 sec (315 sec)
gpgpu_simulation_rate = 89407 (inst/sec)
gpgpu_simulation_rate = 1548 (cycle/sec)
gpgpu_silicon_slowdown = 452196x
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 25: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 514858
gpu_tot_sim_insn = 28183905
gpu_tot_ipc =      54.7411
gpu_tot_issued_cta = 1201
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.2533% 
max_total_param_size = 0
gpu_stall_dramfull = 38539
gpu_stall_icnt2sh    = 50376
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1493
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6120
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      11.5828 GB/Sec
gpu_total_sim_rate=87800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 484930
	L1I_total_cache_misses = 20390
	L1I_total_cache_miss_rate = 0.0420
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5113, Miss = 3185, Miss_rate = 0.623, Pending_hits = 301, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5080, Miss = 3096, Miss_rate = 0.609, Pending_hits = 307, Reservation_fails = 5283
	L1D_cache_core[2]: Access = 5368, Miss = 3365, Miss_rate = 0.627, Pending_hits = 300, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5368, Miss = 3390, Miss_rate = 0.632, Pending_hits = 354, Reservation_fails = 4707
	L1D_cache_core[4]: Access = 4985, Miss = 3157, Miss_rate = 0.633, Pending_hits = 305, Reservation_fails = 5909
	L1D_cache_core[5]: Access = 5033, Miss = 3153, Miss_rate = 0.626, Pending_hits = 303, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5146, Miss = 3276, Miss_rate = 0.637, Pending_hits = 313, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5515, Miss = 3456, Miss_rate = 0.627, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 4922, Miss = 3084, Miss_rate = 0.627, Pending_hits = 209, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5387, Miss = 3420, Miss_rate = 0.635, Pending_hits = 330, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5354, Miss = 3413, Miss_rate = 0.637, Pending_hits = 348, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 4985, Miss = 3057, Miss_rate = 0.613, Pending_hits = 302, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5289, Miss = 3456, Miss_rate = 0.653, Pending_hits = 284, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5305, Miss = 3396, Miss_rate = 0.640, Pending_hits = 296, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5097, Miss = 3219, Miss_rate = 0.632, Pending_hits = 346, Reservation_fails = 5233
	L1D_total_cache_accesses = 77947
	L1D_total_cache_misses = 49123
	L1D_total_cache_miss_rate = 0.6302
	L1D_total_cache_pending_hits = 4635
	L1D_total_cache_reservation_fails = 68665
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 27255
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 68600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27210
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 464540
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57360
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 27255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20587
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 484930

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16358
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1201, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11604, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 30595488
gpgpu_n_tot_w_icount = 956109
gpgpu_n_stall_shd_mem = 62335
# of global memory access: 79938
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48436
gpgpu_n_mem_write_global = 20587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917760
gpgpu_n_store_insn = 329392
gpgpu_n_shmem_insn = 10202520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 862896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 25144
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197015	W0_Idle:3936995	W0_Scoreboard:1928999	W1:2826	W2:2646	W3:2466	W4:2286	W5:2106	W6:1926	W7:1746	W8:1566	W9:1386	W10:1206	W11:1026	W12:846	W13:666	W14:486	W15:279	W16:111762	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:820884
single_issue_nums: WS0:546909	WS1:409200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 387488 {8:48436,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1482264 {72:20587,}
traffic_breakdown_coretomem[INST_ACC_R] = 62560 {8:7820,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7749760 {40:193744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 329392 {8:41174,}
traffic_breakdown_memtocore[INST_ACC_R] = 1251200 {40:31280,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 312 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136611 	63562 	27632 	7143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7555 	208 	28 	59259 	3515 	2885 	1005 	1484 	919 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36420 	21821 	22386 	29191 	98233 	26897 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	390 	46 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       656       630       660       608       442         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       619      1332       622       637       498       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380       671       611       671       555       497         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679594 n_nop=679525 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001942
n_activity=414 dram_eff=0.3188
bk0: 2a 679581i bk1: 0a 679595i bk2: 32a 679537i bk3: 32a 679535i bk4: 0a 679593i bk5: 0a 679593i bk6: 0a 679593i bk7: 0a 679593i bk8: 0a 679593i bk9: 0a 679593i bk10: 0a 679593i bk11: 0a 679594i bk12: 0a 679594i bk13: 0a 679595i bk14: 0a 679595i bk15: 0a 679595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 679594 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 679377 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679594 
n_nop = 679525 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000225134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679594 n_nop=679528 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001883
n_activity=374 dram_eff=0.3422
bk0: 0a 679595i bk1: 0a 679596i bk2: 32a 679536i bk3: 32a 679535i bk4: 0a 679592i bk5: 0a 679593i bk6: 0a 679593i bk7: 0a 679593i bk8: 0a 679593i bk9: 0a 679593i bk10: 0a 679593i bk11: 0a 679594i bk12: 0a 679594i bk13: 0a 679595i bk14: 0a 679595i bk15: 0a 679595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 679594 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 679394 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679594 
n_nop = 679528 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000213363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679594 n_nop=679528 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001883
n_activity=374 dram_eff=0.3422
bk0: 0a 679595i bk1: 0a 679596i bk2: 32a 679537i bk3: 32a 679538i bk4: 0a 679592i bk5: 0a 679593i bk6: 0a 679593i bk7: 0a 679593i bk8: 0a 679593i bk9: 0a 679593i bk10: 0a 679593i bk11: 0a 679594i bk12: 0a 679594i bk13: 0a 679595i bk14: 0a 679595i bk15: 0a 679595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 679594 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 679394 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679594 
n_nop = 679528 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000204534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679594 n_nop=679528 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001883
n_activity=374 dram_eff=0.3422
bk0: 0a 679595i bk1: 0a 679596i bk2: 32a 679537i bk3: 32a 679537i bk4: 0a 679592i bk5: 0a 679593i bk6: 0a 679593i bk7: 0a 679593i bk8: 0a 679593i bk9: 0a 679593i bk10: 0a 679593i bk11: 0a 679594i bk12: 0a 679594i bk13: 0a 679595i bk14: 0a 679595i bk15: 0a 679595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 679594 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 679394 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679594 
n_nop = 679528 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00021042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679594 n_nop=679523 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002001
n_activity=414 dram_eff=0.3285
bk0: 0a 679596i bk1: 4a 679578i bk2: 32a 679537i bk3: 32a 679533i bk4: 0a 679592i bk5: 0a 679592i bk6: 0a 679593i bk7: 0a 679593i bk8: 0a 679593i bk9: 0a 679593i bk10: 0a 679593i bk11: 0a 679594i bk12: 0a 679594i bk13: 0a 679595i bk14: 0a 679595i bk15: 0a 679595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000200 
total_CMD = 679594 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 679371 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679594 
n_nop = 679523 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000263393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679594 n_nop=679527 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001883
n_activity=393 dram_eff=0.3257
bk0: 0a 679596i bk1: 8a 679573i bk2: 32a 679538i bk3: 24a 679546i bk4: 0a 679592i bk5: 0a 679592i bk6: 0a 679592i bk7: 0a 679592i bk8: 0a 679592i bk9: 0a 679592i bk10: 0a 679593i bk11: 0a 679594i bk12: 0a 679595i bk13: 0a 679596i bk14: 0a 679596i bk15: 0a 679596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 679594 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 679382 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679594 
n_nop = 679527 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000256035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22320, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 20970, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 24898, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 21180, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 20438, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22494, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 20636, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25444, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21708, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 21026, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 24702, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 20412, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 266228
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0015
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30140
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 193744
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31280
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=266228
icnt_total_pkts_simt_to_mem=97445
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 343026
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 363458
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 8)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 8)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 8)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 8)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.9984 (25 samples)
	minimum = 5 (25 samples)
	maximum = 279.96 (25 samples)
Network latency average = 23.4389 (25 samples)
	minimum = 5 (25 samples)
	maximum = 279.84 (25 samples)
Flit latency average = 22.381 (25 samples)
	minimum = 5 (25 samples)
	maximum = 279.48 (25 samples)
Fragmentation average = 0.00186926 (25 samples)
	minimum = 0 (25 samples)
	maximum = 26.6 (25 samples)
Injected packet rate average = 0.0560041 (25 samples)
	minimum = 0.0100019 (25 samples)
	maximum = 0.149256 (25 samples)
Accepted packet rate average = 0.0560041 (25 samples)
	minimum = 0.0134625 (25 samples)
	maximum = 0.0984866 (25 samples)
Injected flit rate average = 0.0594909 (25 samples)
	minimum = 0.0128137 (25 samples)
	maximum = 0.149453 (25 samples)
Accepted flit rate average = 0.0594909 (25 samples)
	minimum = 0.0169896 (25 samples)
	maximum = 0.0984866 (25 samples)
Injected packet size average = 1.06226 (25 samples)
Accepted packet size average = 1.06226 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 21 sec (321 sec)
gpgpu_simulation_rate = 87800 (inst/sec)
gpgpu_simulation_rate = 1603 (cycle/sec)
gpgpu_silicon_slowdown = 436681x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
Destroy streams for kernel 26: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 25124
gpu_sim_insn = 137760
gpu_ipc =       5.4832
gpu_tot_sim_cycle = 539982
gpu_tot_sim_insn = 28321665
gpu_tot_ipc =      52.4493
gpu_tot_issued_cta = 1208
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.4440% 
max_total_param_size = 0
gpu_stall_dramfull = 38539
gpu_stall_icnt2sh    = 50376
partiton_level_parallism =       0.0428
partiton_level_parallism_total  =       0.1443
partiton_level_parallism_util =       1.0122
partiton_level_parallism_util_total  =       1.5989
L2_BW  =       3.4504 GB/Sec
L2_BW_total  =      11.2044 GB/Sec
gpu_total_sim_rate=85823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 489200
	L1I_total_cache_misses = 20929
	L1I_total_cache_miss_rate = 0.0428
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5192, Miss = 3233, Miss_rate = 0.623, Pending_hits = 301, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5080, Miss = 3096, Miss_rate = 0.609, Pending_hits = 307, Reservation_fails = 5283
	L1D_cache_core[2]: Access = 5368, Miss = 3365, Miss_rate = 0.627, Pending_hits = 300, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5368, Miss = 3390, Miss_rate = 0.632, Pending_hits = 354, Reservation_fails = 4707
	L1D_cache_core[4]: Access = 4985, Miss = 3157, Miss_rate = 0.633, Pending_hits = 305, Reservation_fails = 5909
	L1D_cache_core[5]: Access = 5033, Miss = 3153, Miss_rate = 0.626, Pending_hits = 303, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5146, Miss = 3276, Miss_rate = 0.637, Pending_hits = 313, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5515, Miss = 3456, Miss_rate = 0.627, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 4922, Miss = 3084, Miss_rate = 0.627, Pending_hits = 209, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5466, Miss = 3452, Miss_rate = 0.632, Pending_hits = 330, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5433, Miss = 3461, Miss_rate = 0.637, Pending_hits = 348, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5064, Miss = 3105, Miss_rate = 0.613, Pending_hits = 302, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5368, Miss = 3504, Miss_rate = 0.653, Pending_hits = 284, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5384, Miss = 3444, Miss_rate = 0.640, Pending_hits = 296, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5176, Miss = 3267, Miss_rate = 0.631, Pending_hits = 346, Reservation_fails = 5233
	L1D_total_cache_accesses = 78500
	L1D_total_cache_misses = 49443
	L1D_total_cache_miss_rate = 0.6298
	L1D_total_cache_pending_hits = 4635
	L1D_total_cache_reservation_fails = 68665
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 27318
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 68600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27273
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 468271
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20929
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 27318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20804
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 489200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16358
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1208, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12810, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 30865632
gpgpu_n_tot_w_icount = 964551
gpgpu_n_stall_shd_mem = 63903
# of global memory access: 80491
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48756
gpgpu_n_mem_write_global = 20804
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 923136
gpgpu_n_store_insn = 332864
gpgpu_n_shmem_insn = 10247096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 864240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197344	W0_Idle:4191186	W0_Scoreboard:2013251	W1:2826	W2:2646	W3:2466	W4:2286	W5:2106	W6:1926	W7:1746	W8:1566	W9:1386	W10:1206	W11:1026	W12:846	W13:666	W14:486	W15:279	W16:120015	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:821073
single_issue_nums: WS0:555351	WS1:409200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 390048 {8:48756,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1497888 {72:20804,}
traffic_breakdown_coretomem[INST_ACC_R] = 66872 {8:8359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7800960 {40:195024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 332864 {8:41608,}
traffic_breakdown_memtocore[INST_ACC_R] = 1337440 {40:33436,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 310 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	138325 	63562 	27632 	7143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8088 	214 	28 	59796 	3515 	2885 	1005 	1484 	919 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38134 	21821 	22386 	29191 	98233 	26897 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	421 	46 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       656       630       660       608       442         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       619      1332       622       637       498       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380       671       611       671       555       497         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712757 n_nop=712688 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001852
n_activity=414 dram_eff=0.3188
bk0: 2a 712744i bk1: 0a 712758i bk2: 32a 712700i bk3: 32a 712698i bk4: 0a 712756i bk5: 0a 712756i bk6: 0a 712756i bk7: 0a 712756i bk8: 0a 712756i bk9: 0a 712756i bk10: 0a 712756i bk11: 0a 712757i bk12: 0a 712757i bk13: 0a 712758i bk14: 0a 712758i bk15: 0a 712758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000185 
total_CMD = 712757 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 712540 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712757 
n_nop = 712688 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000214659
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712757 n_nop=712691 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001796
n_activity=374 dram_eff=0.3422
bk0: 0a 712758i bk1: 0a 712759i bk2: 32a 712699i bk3: 32a 712698i bk4: 0a 712755i bk5: 0a 712756i bk6: 0a 712756i bk7: 0a 712756i bk8: 0a 712756i bk9: 0a 712756i bk10: 0a 712756i bk11: 0a 712757i bk12: 0a 712757i bk13: 0a 712758i bk14: 0a 712758i bk15: 0a 712758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 712757 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 712557 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712757 
n_nop = 712691 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000203435
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712757 n_nop=712691 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001796
n_activity=374 dram_eff=0.3422
bk0: 0a 712758i bk1: 0a 712759i bk2: 32a 712700i bk3: 32a 712701i bk4: 0a 712755i bk5: 0a 712756i bk6: 0a 712756i bk7: 0a 712756i bk8: 0a 712756i bk9: 0a 712756i bk10: 0a 712756i bk11: 0a 712757i bk12: 0a 712757i bk13: 0a 712758i bk14: 0a 712758i bk15: 0a 712758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 712757 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 712557 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712757 
n_nop = 712691 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000195017
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712757 n_nop=712691 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001796
n_activity=374 dram_eff=0.3422
bk0: 0a 712758i bk1: 0a 712759i bk2: 32a 712700i bk3: 32a 712700i bk4: 0a 712755i bk5: 0a 712756i bk6: 0a 712756i bk7: 0a 712756i bk8: 0a 712756i bk9: 0a 712756i bk10: 0a 712756i bk11: 0a 712757i bk12: 0a 712757i bk13: 0a 712758i bk14: 0a 712758i bk15: 0a 712758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 712757 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 712557 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712757 
n_nop = 712691 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000200629
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712757 n_nop=712686 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001908
n_activity=414 dram_eff=0.3285
bk0: 0a 712759i bk1: 4a 712741i bk2: 32a 712700i bk3: 32a 712696i bk4: 0a 712755i bk5: 0a 712755i bk6: 0a 712756i bk7: 0a 712756i bk8: 0a 712756i bk9: 0a 712756i bk10: 0a 712756i bk11: 0a 712757i bk12: 0a 712757i bk13: 0a 712758i bk14: 0a 712758i bk15: 0a 712758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 712757 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 712534 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712757 
n_nop = 712686 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000251137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712757 n_nop=712690 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001796
n_activity=393 dram_eff=0.3257
bk0: 0a 712759i bk1: 8a 712736i bk2: 32a 712701i bk3: 24a 712709i bk4: 0a 712755i bk5: 0a 712755i bk6: 0a 712755i bk7: 0a 712755i bk8: 0a 712755i bk9: 0a 712755i bk10: 0a 712756i bk11: 0a 712757i bk12: 0a 712758i bk13: 0a 712759i bk14: 0a 712759i bk15: 0a 712759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 712757 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 712545 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712757 
n_nop = 712690 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000244122

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22516, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 21626, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25066, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 21524, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 21044, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22662, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 20924, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25612, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21876, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 21662, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 24870, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 20716, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 270098
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0014
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 195024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32296
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 195024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33436
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=270098
icnt_total_pkts_simt_to_mem=98738
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04812
	minimum = 5
	maximum = 11
Network latency average = 5.04812
	minimum = 5
	maximum = 11
Slowest packet = 343086
Flit latency average = 5.00407
	minimum = 5
	maximum = 11
Slowest flit = 363673
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00729124
	minimum = 0 (at node 1)
	maximum = 0.0261105 (at node 16)
Accepted packet rate average = 0.00729124
	minimum = 0 (at node 1)
	maximum = 0.022369 (at node 0)
Injected flit rate average = 0.00761114
	minimum = 0 (at node 1)
	maximum = 0.0261105 (at node 16)
Accepted flit rate average= 0.00761114
	minimum = 0 (at node 1)
	maximum = 0.022369 (at node 0)
Injected packet length average = 1.04387
Accepted packet length average = 1.04387
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.2311 (26 samples)
	minimum = 5 (26 samples)
	maximum = 269.615 (26 samples)
Network latency average = 22.7316 (26 samples)
	minimum = 5 (26 samples)
	maximum = 269.5 (26 samples)
Flit latency average = 21.7127 (26 samples)
	minimum = 5 (26 samples)
	maximum = 269.154 (26 samples)
Fragmentation average = 0.00179737 (26 samples)
	minimum = 0 (26 samples)
	maximum = 25.5769 (26 samples)
Injected packet rate average = 0.0541305 (26 samples)
	minimum = 0.00961724 (26 samples)
	maximum = 0.14452 (26 samples)
Accepted packet rate average = 0.0541305 (26 samples)
	minimum = 0.0129447 (26 samples)
	maximum = 0.095559 (26 samples)
Injected flit rate average = 0.0574955 (26 samples)
	minimum = 0.0123209 (26 samples)
	maximum = 0.14471 (26 samples)
Accepted flit rate average = 0.0574955 (26 samples)
	minimum = 0.0163361 (26 samples)
	maximum = 0.095559 (26 samples)
Injected packet size average = 1.06217 (26 samples)
Accepted packet size average = 1.06217 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 30 sec (330 sec)
gpgpu_simulation_rate = 85823 (inst/sec)
gpgpu_simulation_rate = 1636 (cycle/sec)
gpgpu_silicon_slowdown = 427872x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
Destroy streams for kernel 27: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 4009
gpu_sim_insn = 1166592
gpu_ipc =     290.9933
gpu_tot_sim_cycle = 543991
gpu_tot_sim_insn = 29488257
gpu_tot_ipc =      54.2072
gpu_tot_issued_cta = 1257
gpu_occupancy = 48.9096% 
gpu_tot_occupancy = 18.8787% 
max_total_param_size = 0
gpu_stall_dramfull = 40909
gpu_stall_icnt2sh    = 52640
partiton_level_parallism =       0.7077
partiton_level_parallism_total  =       0.1485
partiton_level_parallism_util =       1.6010
partiton_level_parallism_util_total  =       1.5990
L2_BW  =      54.6450 GB/Sec
L2_BW_total  =      11.5246 GB/Sec
gpu_total_sim_rate=87502

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 507624
	L1I_total_cache_misses = 21724
	L1I_total_cache_miss_rate = 0.0428
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5384, Miss = 3345, Miss_rate = 0.621, Pending_hits = 317, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5336, Miss = 3260, Miss_rate = 0.611, Pending_hits = 323, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 5624, Miss = 3525, Miss_rate = 0.627, Pending_hits = 332, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5624, Miss = 3566, Miss_rate = 0.634, Pending_hits = 370, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5241, Miss = 3317, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5225, Miss = 3281, Miss_rate = 0.628, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5338, Miss = 3388, Miss_rate = 0.635, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5707, Miss = 3584, Miss_rate = 0.628, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5114, Miss = 3196, Miss_rate = 0.625, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5658, Miss = 3580, Miss_rate = 0.633, Pending_hits = 346, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5625, Miss = 3589, Miss_rate = 0.638, Pending_hits = 364, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5256, Miss = 3233, Miss_rate = 0.615, Pending_hits = 318, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5560, Miss = 3632, Miss_rate = 0.653, Pending_hits = 300, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5576, Miss = 3556, Miss_rate = 0.638, Pending_hits = 312, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5368, Miss = 3395, Miss_rate = 0.632, Pending_hits = 346, Reservation_fails = 5233
	L1D_total_cache_accesses = 81636
	L1D_total_cache_misses = 51447
	L1D_total_cache_miss_rate = 0.6302
	L1D_total_cache_pending_hits = 4875
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 28494
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28449
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 485900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21724
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21588
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 507624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1257, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12903, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 32032224
gpgpu_n_tot_w_icount = 1001007
gpgpu_n_stall_shd_mem = 65471
# of global memory access: 83627
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50760
gpgpu_n_mem_write_global = 21588
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 960768
gpgpu_n_store_insn = 345408
gpgpu_n_shmem_insn = 10673592
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 901872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:205926	W0_Idle:4200425	W0_Scoreboard:2065624	W1:2826	W2:2646	W3:2466	W4:2286	W5:2106	W6:1926	W7:1746	W8:1566	W9:1386	W10:1206	W11:1026	W12:846	W13:666	W14:486	W15:279	W16:120015	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:857529
single_issue_nums: WS0:573579	WS1:427428	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 406080 {8:50760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1554336 {72:21588,}
traffic_breakdown_coretomem[INST_ACC_R] = 67264 {8:8408,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8121600 {40:203040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 345408 {8:43176,}
traffic_breakdown_memtocore[INST_ACC_R] = 1345280 {40:33632,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 313 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	142265 	67104 	29617 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8129 	222 	28 	62365 	3564 	2892 	1048 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38729 	22469 	23074 	30034 	104649 	27291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	425 	49 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718048 n_nop=717979 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001838
n_activity=414 dram_eff=0.3188
bk0: 2a 718035i bk1: 0a 718049i bk2: 32a 717991i bk3: 32a 717989i bk4: 0a 718047i bk5: 0a 718047i bk6: 0a 718047i bk7: 0a 718047i bk8: 0a 718047i bk9: 0a 718047i bk10: 0a 718047i bk11: 0a 718048i bk12: 0a 718048i bk13: 0a 718049i bk14: 0a 718049i bk15: 0a 718049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 718048 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 717831 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 718048 
n_nop = 717979 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000213078
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718048 n_nop=717982 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001783
n_activity=374 dram_eff=0.3422
bk0: 0a 718049i bk1: 0a 718050i bk2: 32a 717990i bk3: 32a 717989i bk4: 0a 718046i bk5: 0a 718047i bk6: 0a 718047i bk7: 0a 718047i bk8: 0a 718047i bk9: 0a 718047i bk10: 0a 718047i bk11: 0a 718048i bk12: 0a 718048i bk13: 0a 718049i bk14: 0a 718049i bk15: 0a 718049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 718048 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 717848 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 718048 
n_nop = 717982 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000201936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718048 n_nop=717982 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001783
n_activity=374 dram_eff=0.3422
bk0: 0a 718049i bk1: 0a 718050i bk2: 32a 717991i bk3: 32a 717992i bk4: 0a 718046i bk5: 0a 718047i bk6: 0a 718047i bk7: 0a 718047i bk8: 0a 718047i bk9: 0a 718047i bk10: 0a 718047i bk11: 0a 718048i bk12: 0a 718048i bk13: 0a 718049i bk14: 0a 718049i bk15: 0a 718049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 718048 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 717848 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 718048 
n_nop = 717982 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00019358
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718048 n_nop=717982 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001783
n_activity=374 dram_eff=0.3422
bk0: 0a 718049i bk1: 0a 718050i bk2: 32a 717991i bk3: 32a 717991i bk4: 0a 718046i bk5: 0a 718047i bk6: 0a 718047i bk7: 0a 718047i bk8: 0a 718047i bk9: 0a 718047i bk10: 0a 718047i bk11: 0a 718048i bk12: 0a 718048i bk13: 0a 718049i bk14: 0a 718049i bk15: 0a 718049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 718048 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 717848 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 718048 
n_nop = 717982 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000199151
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718048 n_nop=717977 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001894
n_activity=414 dram_eff=0.3285
bk0: 0a 718050i bk1: 4a 718032i bk2: 32a 717991i bk3: 32a 717987i bk4: 0a 718046i bk5: 0a 718046i bk6: 0a 718047i bk7: 0a 718047i bk8: 0a 718047i bk9: 0a 718047i bk10: 0a 718047i bk11: 0a 718048i bk12: 0a 718048i bk13: 0a 718049i bk14: 0a 718049i bk15: 0a 718049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 718048 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 717825 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 718048 
n_nop = 717977 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000249287
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718048 n_nop=717981 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001783
n_activity=393 dram_eff=0.3257
bk0: 0a 718050i bk1: 8a 718027i bk2: 32a 717992i bk3: 24a 718000i bk4: 0a 718046i bk5: 0a 718046i bk6: 0a 718046i bk7: 0a 718046i bk8: 0a 718046i bk9: 0a 718046i bk10: 0a 718047i bk11: 0a 718048i bk12: 0a 718049i bk13: 0a 718050i bk14: 0a 718050i bk15: 0a 718050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 718048 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 717836 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 718048 
n_nop = 717981 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000242324

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22516, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 23508, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25066, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 22776, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 22968, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22726, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 22196, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25676, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21876, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 23664, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 24870, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 22036, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 279878
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0014
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 203040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32492
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 203040
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43176
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33632
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=279878
icnt_total_pkts_simt_to_mem=102359
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9929
	minimum = 5
	maximum = 822
Network latency average = 58.7186
	minimum = 5
	maximum = 822
Slowest packet = 352176
Flit latency average = 55.5523
	minimum = 5
	maximum = 822
Slowest flit = 372980
Fragmentation average = 0.00309107
	minimum = 0
	maximum = 39
Injected packet rate average = 0.116562
	minimum = 0 (at node 15)
	maximum = 0.499376 (at node 24)
Accepted packet rate average = 0.116562
	minimum = 0 (at node 15)
	maximum = 0.207533 (at node 3)
Injected flit rate average = 0.123805
	minimum = 0 (at node 15)
	maximum = 0.499376 (at node 24)
Accepted flit rate average= 0.123805
	minimum = 0 (at node 15)
	maximum = 0.207533 (at node 3)
Injected packet length average = 1.06214
Accepted packet length average = 1.06214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.7037 (27 samples)
	minimum = 5 (27 samples)
	maximum = 290.074 (27 samples)
Network latency average = 24.0644 (27 samples)
	minimum = 5 (27 samples)
	maximum = 289.963 (27 samples)
Flit latency average = 22.966 (27 samples)
	minimum = 5 (27 samples)
	maximum = 289.63 (27 samples)
Fragmentation average = 0.00184528 (27 samples)
	minimum = 0 (27 samples)
	maximum = 26.0741 (27 samples)
Injected packet rate average = 0.0564428 (27 samples)
	minimum = 0.00926104 (27 samples)
	maximum = 0.157662 (27 samples)
Accepted packet rate average = 0.0564428 (27 samples)
	minimum = 0.0124653 (27 samples)
	maximum = 0.0997062 (27 samples)
Injected flit rate average = 0.0599514 (27 samples)
	minimum = 0.0118645 (27 samples)
	maximum = 0.157845 (27 samples)
Accepted flit rate average = 0.0599514 (27 samples)
	minimum = 0.0157311 (27 samples)
	maximum = 0.0997062 (27 samples)
Injected packet size average = 1.06216 (27 samples)
Accepted packet size average = 1.06216 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 37 sec (337 sec)
gpgpu_simulation_rate = 87502 (inst/sec)
gpgpu_simulation_rate = 1614 (cycle/sec)
gpgpu_silicon_slowdown = 433705x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 28: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 571121
gpu_tot_sim_insn = 29508762
gpu_tot_ipc =      51.6681
gpu_tot_issued_cta = 1258
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.7576% 
max_total_param_size = 0
gpu_stall_dramfull = 40909
gpu_stall_icnt2sh    = 52640
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1415
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5985
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      10.9832 GB/Sec
gpu_total_sim_rate=86031

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 509314
	L1I_total_cache_misses = 21739
	L1I_total_cache_miss_rate = 0.0427
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5384, Miss = 3345, Miss_rate = 0.621, Pending_hits = 317, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5336, Miss = 3260, Miss_rate = 0.611, Pending_hits = 323, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 5624, Miss = 3525, Miss_rate = 0.627, Pending_hits = 332, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5624, Miss = 3566, Miss_rate = 0.634, Pending_hits = 370, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5241, Miss = 3317, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5256, Miss = 3297, Miss_rate = 0.627, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5338, Miss = 3388, Miss_rate = 0.635, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5707, Miss = 3584, Miss_rate = 0.628, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5114, Miss = 3196, Miss_rate = 0.625, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5658, Miss = 3580, Miss_rate = 0.633, Pending_hits = 346, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5625, Miss = 3589, Miss_rate = 0.638, Pending_hits = 364, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5256, Miss = 3233, Miss_rate = 0.615, Pending_hits = 318, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5560, Miss = 3632, Miss_rate = 0.653, Pending_hits = 300, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5576, Miss = 3556, Miss_rate = 0.638, Pending_hits = 312, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5368, Miss = 3395, Miss_rate = 0.632, Pending_hits = 346, Reservation_fails = 5233
	L1D_total_cache_accesses = 81667
	L1D_total_cache_misses = 51463
	L1D_total_cache_miss_rate = 0.6302
	L1D_total_cache_pending_hits = 4875
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 28497
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28452
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 487575
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21739
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21603
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 509314

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1258, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12903, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 32127360
gpgpu_n_tot_w_icount = 1003980
gpgpu_n_stall_shd_mem = 65975
# of global memory access: 83658
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50776
gpgpu_n_mem_write_global = 21603
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 961024
gpgpu_n_store_insn = 345648
gpgpu_n_shmem_insn = 10678288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 901920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 27216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:205926	W0_Idle:4231718	W0_Scoreboard:2085616	W1:3140	W2:2940	W3:2740	W4:2540	W5:2340	W6:2140	W7:1940	W8:1740	W9:1540	W10:1340	W11:1140	W12:940	W13:740	W14:540	W15:310	W16:120381	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:857529
single_issue_nums: WS0:576552	WS1:427428	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 406208 {8:50776,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1555416 {72:21603,}
traffic_breakdown_coretomem[INST_ACC_R] = 67384 {8:8423,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8124160 {40:203104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 345648 {8:43206,}
traffic_breakdown_memtocore[INST_ACC_R] = 1347680 {40:33692,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 313 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	142359 	67104 	29617 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8144 	222 	28 	62396 	3564 	2892 	1048 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38823 	22469 	23074 	30034 	104649 	27291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	436 	49 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753859 n_nop=753790 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001751
n_activity=414 dram_eff=0.3188
bk0: 2a 753846i bk1: 0a 753860i bk2: 32a 753802i bk3: 32a 753800i bk4: 0a 753858i bk5: 0a 753858i bk6: 0a 753858i bk7: 0a 753858i bk8: 0a 753858i bk9: 0a 753858i bk10: 0a 753858i bk11: 0a 753859i bk12: 0a 753859i bk13: 0a 753860i bk14: 0a 753860i bk15: 0a 753860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 753859 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 753642 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753859 
n_nop = 753790 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000202956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753859 n_nop=753793 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001698
n_activity=374 dram_eff=0.3422
bk0: 0a 753860i bk1: 0a 753861i bk2: 32a 753801i bk3: 32a 753800i bk4: 0a 753857i bk5: 0a 753858i bk6: 0a 753858i bk7: 0a 753858i bk8: 0a 753858i bk9: 0a 753858i bk10: 0a 753858i bk11: 0a 753859i bk12: 0a 753859i bk13: 0a 753860i bk14: 0a 753860i bk15: 0a 753860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 753859 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 753659 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753859 
n_nop = 753793 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000192344
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753859 n_nop=753793 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001698
n_activity=374 dram_eff=0.3422
bk0: 0a 753860i bk1: 0a 753861i bk2: 32a 753802i bk3: 32a 753803i bk4: 0a 753857i bk5: 0a 753858i bk6: 0a 753858i bk7: 0a 753858i bk8: 0a 753858i bk9: 0a 753858i bk10: 0a 753858i bk11: 0a 753859i bk12: 0a 753859i bk13: 0a 753860i bk14: 0a 753860i bk15: 0a 753860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 753859 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 753659 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753859 
n_nop = 753793 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000184385
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753859 n_nop=753793 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001698
n_activity=374 dram_eff=0.3422
bk0: 0a 753860i bk1: 0a 753861i bk2: 32a 753802i bk3: 32a 753802i bk4: 0a 753857i bk5: 0a 753858i bk6: 0a 753858i bk7: 0a 753858i bk8: 0a 753858i bk9: 0a 753858i bk10: 0a 753858i bk11: 0a 753859i bk12: 0a 753859i bk13: 0a 753860i bk14: 0a 753860i bk15: 0a 753860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 753859 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 753659 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753859 
n_nop = 753793 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000189691
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753859 n_nop=753788 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001804
n_activity=414 dram_eff=0.3285
bk0: 0a 753861i bk1: 4a 753843i bk2: 32a 753802i bk3: 32a 753798i bk4: 0a 753857i bk5: 0a 753857i bk6: 0a 753858i bk7: 0a 753858i bk8: 0a 753858i bk9: 0a 753858i bk10: 0a 753858i bk11: 0a 753859i bk12: 0a 753859i bk13: 0a 753860i bk14: 0a 753860i bk15: 0a 753860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 753859 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 753636 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753859 
n_nop = 753788 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000237445
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753859 n_nop=753792 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001698
n_activity=393 dram_eff=0.3257
bk0: 0a 753861i bk1: 8a 753838i bk2: 32a 753803i bk3: 24a 753811i bk4: 0a 753857i bk5: 0a 753857i bk6: 0a 753857i bk7: 0a 753857i bk8: 0a 753857i bk9: 0a 753857i bk10: 0a 753858i bk11: 0a 753859i bk12: 0a 753860i bk13: 0a 753861i bk14: 0a 753861i bk15: 0a 753861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 753859 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 753647 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753859 
n_nop = 753792 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000230812

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22524, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 23538, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25074, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 22776, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 23010, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22726, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 22204, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25676, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21884, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 23698, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 24878, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 22044, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 280032
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0014
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 203104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32552
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 203104
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33692
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=280032
icnt_total_pkts_simt_to_mem=102420
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 360789
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 382237
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 5)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 5)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 5)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 5)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.967 (28 samples)
	minimum = 5 (28 samples)
	maximum = 279.929 (28 samples)
Network latency average = 23.3862 (28 samples)
	minimum = 5 (28 samples)
	maximum = 279.821 (28 samples)
Flit latency average = 22.3244 (28 samples)
	minimum = 5 (28 samples)
	maximum = 279.464 (28 samples)
Fragmentation average = 0.00177938 (28 samples)
	minimum = 0 (28 samples)
	maximum = 25.1429 (28 samples)
Injected packet rate average = 0.0544367 (28 samples)
	minimum = 0.00893029 (28 samples)
	maximum = 0.152092 (28 samples)
Accepted packet rate average = 0.0544367 (28 samples)
	minimum = 0.0120201 (28 samples)
	maximum = 0.096348 (28 samples)
Injected flit rate average = 0.0578208 (28 samples)
	minimum = 0.0114408 (28 samples)
	maximum = 0.152288 (28 samples)
Accepted flit rate average = 0.0578208 (28 samples)
	minimum = 0.0151693 (28 samples)
	maximum = 0.096348 (28 samples)
Injected packet size average = 1.06217 (28 samples)
Accepted packet size average = 1.06217 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 43 sec (343 sec)
gpgpu_simulation_rate = 86031 (inst/sec)
gpgpu_simulation_rate = 1665 (cycle/sec)
gpgpu_silicon_slowdown = 420420x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
Destroy streams for kernel 29: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 25120
gpu_sim_insn = 118080
gpu_ipc =       4.7006
gpu_tot_sim_cycle = 596241
gpu_tot_sim_insn = 29626842
gpu_tot_ipc =      49.6894
gpu_tot_issued_cta = 1264
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.1159% 
max_total_param_size = 0
gpu_stall_dramfull = 40909
gpu_stall_icnt2sh    = 52640
partiton_level_parallism =       0.0373
partiton_level_parallism_total  =       0.1371
partiton_level_parallism_util =       1.0097
partiton_level_parallism_util_total  =       1.5879
L2_BW  =       3.0069 GB/Sec
L2_BW_total  =      10.6471 GB/Sec
gpu_total_sim_rate=84167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 512974
	L1I_total_cache_misses = 22201
	L1I_total_cache_miss_rate = 0.0433
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5384, Miss = 3345, Miss_rate = 0.621, Pending_hits = 317, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5336, Miss = 3260, Miss_rate = 0.611, Pending_hits = 323, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 5624, Miss = 3525, Miss_rate = 0.627, Pending_hits = 332, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5624, Miss = 3566, Miss_rate = 0.634, Pending_hits = 370, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5241, Miss = 3317, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5256, Miss = 3297, Miss_rate = 0.627, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5417, Miss = 3436, Miss_rate = 0.634, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5786, Miss = 3632, Miss_rate = 0.628, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5193, Miss = 3244, Miss_rate = 0.625, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5737, Miss = 3628, Miss_rate = 0.632, Pending_hits = 346, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5704, Miss = 3637, Miss_rate = 0.638, Pending_hits = 364, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5335, Miss = 3281, Miss_rate = 0.615, Pending_hits = 318, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5560, Miss = 3632, Miss_rate = 0.653, Pending_hits = 300, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5576, Miss = 3556, Miss_rate = 0.638, Pending_hits = 312, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5368, Miss = 3395, Miss_rate = 0.632, Pending_hits = 346, Reservation_fails = 5233
	L1D_total_cache_accesses = 82141
	L1D_total_cache_misses = 51751
	L1D_total_cache_miss_rate = 0.6300
	L1D_total_cache_pending_hits = 4875
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 28551
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28506
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 490773
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22201
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60352
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21789
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 512974

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12903, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 32358912
gpgpu_n_tot_w_icount = 1011216
gpgpu_n_stall_shd_mem = 67319
# of global memory access: 84132
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51064
gpgpu_n_mem_write_global = 21789
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 965632
gpgpu_n_store_insn = 348624
gpgpu_n_shmem_insn = 10716496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 903072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:206208	W0_Idle:4451432	W0_Scoreboard:2159692	W1:3140	W2:2940	W3:2740	W4:2540	W5:2340	W6:2140	W7:1940	W8:1740	W9:1540	W10:1340	W11:1140	W12:940	W13:740	W14:540	W15:310	W16:127455	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:857691
single_issue_nums: WS0:583788	WS1:427428	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 408512 {8:51064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1568808 {72:21789,}
traffic_breakdown_coretomem[INST_ACC_R] = 71080 {8:8885,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8170240 {40:204256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 348624 {8:43578,}
traffic_breakdown_memtocore[INST_ACC_R] = 1421600 {40:35540,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 312 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	143883 	67104 	29617 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8601 	227 	28 	62870 	3564 	2892 	1048 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	40347 	22469 	23074 	30034 	104649 	27291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	463 	49 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=787017 n_nop=786948 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001677
n_activity=414 dram_eff=0.3188
bk0: 2a 787004i bk1: 0a 787018i bk2: 32a 786960i bk3: 32a 786958i bk4: 0a 787016i bk5: 0a 787016i bk6: 0a 787016i bk7: 0a 787016i bk8: 0a 787016i bk9: 0a 787016i bk10: 0a 787016i bk11: 0a 787017i bk12: 0a 787017i bk13: 0a 787018i bk14: 0a 787018i bk15: 0a 787018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 787017 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 786800 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 787017 
n_nop = 786948 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000194405
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=787017 n_nop=786951 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001626
n_activity=374 dram_eff=0.3422
bk0: 0a 787018i bk1: 0a 787019i bk2: 32a 786959i bk3: 32a 786958i bk4: 0a 787015i bk5: 0a 787016i bk6: 0a 787016i bk7: 0a 787016i bk8: 0a 787016i bk9: 0a 787016i bk10: 0a 787016i bk11: 0a 787017i bk12: 0a 787017i bk13: 0a 787018i bk14: 0a 787018i bk15: 0a 787018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 787017 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 786817 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 787017 
n_nop = 786951 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00018424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=787017 n_nop=786951 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001626
n_activity=374 dram_eff=0.3422
bk0: 0a 787018i bk1: 0a 787019i bk2: 32a 786960i bk3: 32a 786961i bk4: 0a 787015i bk5: 0a 787016i bk6: 0a 787016i bk7: 0a 787016i bk8: 0a 787016i bk9: 0a 787016i bk10: 0a 787016i bk11: 0a 787017i bk12: 0a 787017i bk13: 0a 787018i bk14: 0a 787018i bk15: 0a 787018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 787017 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 786817 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 787017 
n_nop = 786951 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000176616
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=787017 n_nop=786951 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001626
n_activity=374 dram_eff=0.3422
bk0: 0a 787018i bk1: 0a 787019i bk2: 32a 786960i bk3: 32a 786960i bk4: 0a 787015i bk5: 0a 787016i bk6: 0a 787016i bk7: 0a 787016i bk8: 0a 787016i bk9: 0a 787016i bk10: 0a 787016i bk11: 0a 787017i bk12: 0a 787017i bk13: 0a 787018i bk14: 0a 787018i bk15: 0a 787018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 787017 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 786817 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 787017 
n_nop = 786951 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000181699
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=787017 n_nop=786946 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001728
n_activity=414 dram_eff=0.3285
bk0: 0a 787019i bk1: 4a 787001i bk2: 32a 786960i bk3: 32a 786956i bk4: 0a 787015i bk5: 0a 787015i bk6: 0a 787016i bk7: 0a 787016i bk8: 0a 787016i bk9: 0a 787016i bk10: 0a 787016i bk11: 0a 787017i bk12: 0a 787017i bk13: 0a 787018i bk14: 0a 787018i bk15: 0a 787018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 787017 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 786794 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 787017 
n_nop = 786946 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000227441
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=787017 n_nop=786950 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001626
n_activity=393 dram_eff=0.3257
bk0: 0a 787019i bk1: 8a 786996i bk2: 32a 786961i bk3: 24a 786969i bk4: 0a 787015i bk5: 0a 787015i bk6: 0a 787015i bk7: 0a 787015i bk8: 0a 787015i bk9: 0a 787015i bk10: 0a 787016i bk11: 0a 787017i bk12: 0a 787018i bk13: 0a 787019i bk14: 0a 787019i bk15: 0a 787019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 787017 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 786805 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 787017 
n_nop = 786950 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000221088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22692, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 24102, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25218, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 23088, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 23558, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22870, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 22484, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25820, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22028, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 24214, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25022, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 22308, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 283404
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0014
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 204256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34400
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43578
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35540
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=283404
icnt_total_pkts_simt_to_mem=103542
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04666
	minimum = 5
	maximum = 10
Network latency average = 5.04666
	minimum = 5
	maximum = 10
Slowest packet = 360854
Flit latency average = 5.00334
	minimum = 5
	maximum = 10
Slowest flit = 382457
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00635173
	minimum = 0 (at node 0)
	maximum = 0.0224522 (at node 16)
Accepted packet rate average = 0.00635173
	minimum = 0 (at node 0)
	maximum = 0.0223726 (at node 6)
Injected flit rate average = 0.00662597
	minimum = 0 (at node 0)
	maximum = 0.0224522 (at node 16)
Accepted flit rate average= 0.00662597
	minimum = 0 (at node 0)
	maximum = 0.0223726 (at node 6)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.2801 (29 samples)
	minimum = 5 (29 samples)
	maximum = 270.621 (29 samples)
Network latency average = 22.7538 (29 samples)
	minimum = 5 (29 samples)
	maximum = 270.517 (29 samples)
Flit latency average = 21.7271 (29 samples)
	minimum = 5 (29 samples)
	maximum = 270.172 (29 samples)
Fragmentation average = 0.00171802 (29 samples)
	minimum = 0 (29 samples)
	maximum = 24.2759 (29 samples)
Injected packet rate average = 0.0527786 (29 samples)
	minimum = 0.00862235 (29 samples)
	maximum = 0.147622 (29 samples)
Accepted packet rate average = 0.0527786 (29 samples)
	minimum = 0.0116056 (29 samples)
	maximum = 0.0937971 (29 samples)
Injected flit rate average = 0.0560555 (29 samples)
	minimum = 0.0110463 (29 samples)
	maximum = 0.147811 (29 samples)
Accepted flit rate average = 0.0560555 (29 samples)
	minimum = 0.0146462 (29 samples)
	maximum = 0.0937971 (29 samples)
Injected packet size average = 1.06209 (29 samples)
Accepted packet size average = 1.06209 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 52 sec (352 sec)
gpgpu_simulation_rate = 84167 (inst/sec)
gpgpu_simulation_rate = 1693 (cycle/sec)
gpgpu_silicon_slowdown = 413467x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
Destroy streams for kernel 30: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 3472
gpu_sim_insn = 857088
gpu_ipc =     246.8571
gpu_tot_sim_cycle = 599713
gpu_tot_sim_insn = 30483930
gpu_tot_ipc =      50.8309
gpu_tot_issued_cta = 1300
gpu_occupancy = 36.2559% 
gpu_tot_occupancy = 18.3208% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54162
partiton_level_parallism =       0.6483
partiton_level_parallism_total  =       0.1401
partiton_level_parallism_util =       1.4761
partiton_level_parallism_util_total  =       1.5847
L2_BW  =      50.6581 GB/Sec
L2_BW_total  =      10.8788 GB/Sec
gpu_total_sim_rate=85150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 526510
	L1I_total_cache_misses = 22822
	L1I_total_cache_miss_rate = 0.0433
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5576, Miss = 3473, Miss_rate = 0.623, Pending_hits = 330, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5528, Miss = 3388, Miss_rate = 0.613, Pending_hits = 336, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 5816, Miss = 3653, Miss_rate = 0.628, Pending_hits = 345, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5752, Miss = 3662, Miss_rate = 0.637, Pending_hits = 370, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5369, Miss = 3413, Miss_rate = 0.636, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5384, Miss = 3393, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5545, Miss = 3532, Miss_rate = 0.637, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5914, Miss = 3728, Miss_rate = 0.630, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5321, Miss = 3340, Miss_rate = 0.628, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5865, Miss = 3724, Miss_rate = 0.635, Pending_hits = 346, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5832, Miss = 3733, Miss_rate = 0.640, Pending_hits = 364, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5463, Miss = 3377, Miss_rate = 0.618, Pending_hits = 318, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5752, Miss = 3760, Miss_rate = 0.654, Pending_hits = 316, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5768, Miss = 3684, Miss_rate = 0.639, Pending_hits = 328, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5560, Miss = 3523, Miss_rate = 0.634, Pending_hits = 358, Reservation_fails = 5233
	L1D_total_cache_accesses = 84445
	L1D_total_cache_misses = 53383
	L1D_total_cache_miss_rate = 0.6322
	L1D_total_cache_pending_hits = 4958
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 29415
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29370
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 503688
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22822
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62080
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 29415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22365
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 526510

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12996, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 33216000
gpgpu_n_tot_w_icount = 1038000
gpgpu_n_stall_shd_mem = 68471
# of global memory access: 86436
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52696
gpgpu_n_mem_write_global = 22365
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993280
gpgpu_n_store_insn = 357840
gpgpu_n_shmem_insn = 11029840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 930720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:211965	W0_Idle:4466646	W0_Scoreboard:2201403	W1:3140	W2:2940	W3:2740	W4:2540	W5:2340	W6:2140	W7:1940	W8:1740	W9:1540	W10:1340	W11:1140	W12:940	W13:740	W14:540	W15:310	W16:127455	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:884475
single_issue_nums: WS0:597180	WS1:440820	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 421568 {8:52696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1610280 {72:22365,}
traffic_breakdown_coretomem[INST_ACC_R] = 71424 {8:8928,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8431360 {40:210784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 357840 {8:44730,}
traffic_breakdown_memtocore[INST_ACC_R] = 1428480 {40:35712,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 311 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	147843 	70037 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8637 	234 	28 	65031 	3564 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	40748 	23015 	23982 	31341 	108355 	28103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	467 	52 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791599 n_nop=791530 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001668
n_activity=414 dram_eff=0.3188
bk0: 2a 791586i bk1: 0a 791600i bk2: 32a 791542i bk3: 32a 791540i bk4: 0a 791598i bk5: 0a 791598i bk6: 0a 791598i bk7: 0a 791598i bk8: 0a 791598i bk9: 0a 791598i bk10: 0a 791598i bk11: 0a 791599i bk12: 0a 791599i bk13: 0a 791600i bk14: 0a 791600i bk15: 0a 791600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000167 
total_CMD = 791599 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 791382 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791599 
n_nop = 791530 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00019328
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791599 n_nop=791533 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=374 dram_eff=0.3422
bk0: 0a 791600i bk1: 0a 791601i bk2: 32a 791541i bk3: 32a 791540i bk4: 0a 791597i bk5: 0a 791598i bk6: 0a 791598i bk7: 0a 791598i bk8: 0a 791598i bk9: 0a 791598i bk10: 0a 791598i bk11: 0a 791599i bk12: 0a 791599i bk13: 0a 791600i bk14: 0a 791600i bk15: 0a 791600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 791599 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 791399 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791599 
n_nop = 791533 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000183174
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791599 n_nop=791533 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=374 dram_eff=0.3422
bk0: 0a 791600i bk1: 0a 791601i bk2: 32a 791542i bk3: 32a 791543i bk4: 0a 791597i bk5: 0a 791598i bk6: 0a 791598i bk7: 0a 791598i bk8: 0a 791598i bk9: 0a 791598i bk10: 0a 791598i bk11: 0a 791599i bk12: 0a 791599i bk13: 0a 791600i bk14: 0a 791600i bk15: 0a 791600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 791599 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 791399 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791599 
n_nop = 791533 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000175594
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791599 n_nop=791533 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=374 dram_eff=0.3422
bk0: 0a 791600i bk1: 0a 791601i bk2: 32a 791542i bk3: 32a 791542i bk4: 0a 791597i bk5: 0a 791598i bk6: 0a 791598i bk7: 0a 791598i bk8: 0a 791598i bk9: 0a 791598i bk10: 0a 791598i bk11: 0a 791599i bk12: 0a 791599i bk13: 0a 791600i bk14: 0a 791600i bk15: 0a 791600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 791599 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 791399 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791599 
n_nop = 791533 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000180647
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791599 n_nop=791528 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001718
n_activity=414 dram_eff=0.3285
bk0: 0a 791601i bk1: 4a 791583i bk2: 32a 791542i bk3: 32a 791538i bk4: 0a 791597i bk5: 0a 791597i bk6: 0a 791598i bk7: 0a 791598i bk8: 0a 791598i bk9: 0a 791598i bk10: 0a 791598i bk11: 0a 791599i bk12: 0a 791599i bk13: 0a 791600i bk14: 0a 791600i bk15: 0a 791600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 791599 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 791376 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791599 
n_nop = 791528 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000226125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791599 n_nop=791532 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=393 dram_eff=0.3257
bk0: 0a 791601i bk1: 8a 791578i bk2: 32a 791543i bk3: 24a 791551i bk4: 0a 791597i bk5: 0a 791597i bk6: 0a 791597i bk7: 0a 791597i bk8: 0a 791597i bk9: 0a 791597i bk10: 0a 791598i bk11: 0a 791599i bk12: 0a 791600i bk13: 0a 791601i bk14: 0a 791601i bk15: 0a 791601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 791599 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 791387 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791599 
n_nop = 791532 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000219808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22692, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 25454, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25218, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 24260, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 24950, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22926, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 23732, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25876, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22028, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 25622, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25022, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 23476, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 291256
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34572
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210784
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44730
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35712
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=291256
icnt_total_pkts_simt_to_mem=106369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.8036
	minimum = 5
	maximum = 266
Network latency average = 52.7526
	minimum = 5
	maximum = 266
Slowest packet = 369257
Flit latency average = 50.1274
	minimum = 5
	maximum = 266
Slowest flit = 391046
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.107772
	minimum = 0 (at node 15)
	maximum = 0.40553 (at node 24)
Accepted packet rate average = 0.107772
	minimum = 0 (at node 15)
	maximum = 0.175115 (at node 0)
Injected flit rate average = 0.113917
	minimum = 0 (at node 15)
	maximum = 0.40553 (at node 24)
Accepted flit rate average= 0.113917
	minimum = 0 (at node 15)
	maximum = 0.175115 (at node 0)
Injected packet length average = 1.05701
Accepted packet length average = 1.05701
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.3642 (30 samples)
	minimum = 5 (30 samples)
	maximum = 270.467 (30 samples)
Network latency average = 23.7538 (30 samples)
	minimum = 5 (30 samples)
	maximum = 270.367 (30 samples)
Flit latency average = 22.6738 (30 samples)
	minimum = 5 (30 samples)
	maximum = 270.033 (30 samples)
Fragmentation average = 0.00166075 (30 samples)
	minimum = 0 (30 samples)
	maximum = 23.4667 (30 samples)
Injected packet rate average = 0.0546117 (30 samples)
	minimum = 0.00833494 (30 samples)
	maximum = 0.156219 (30 samples)
Accepted packet rate average = 0.0546117 (30 samples)
	minimum = 0.0112187 (30 samples)
	maximum = 0.0965077 (30 samples)
Injected flit rate average = 0.0579842 (30 samples)
	minimum = 0.0106781 (30 samples)
	maximum = 0.156402 (30 samples)
Accepted flit rate average = 0.0579842 (30 samples)
	minimum = 0.014158 (30 samples)
	maximum = 0.0965077 (30 samples)
Injected packet size average = 1.06175 (30 samples)
Accepted packet size average = 1.06175 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 58 sec (358 sec)
gpgpu_simulation_rate = 85150 (inst/sec)
gpgpu_simulation_rate = 1675 (cycle/sec)
gpgpu_silicon_slowdown = 417910x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 31: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 626843
gpu_tot_sim_insn = 30504435
gpu_tot_ipc =      48.6636
gpu_tot_issued_cta = 1301
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.2103% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54162
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1341
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5841
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      10.4134 GB/Sec
gpu_total_sim_rate=83573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 528200
	L1I_total_cache_misses = 22837
	L1I_total_cache_miss_rate = 0.0432
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5576, Miss = 3473, Miss_rate = 0.623, Pending_hits = 330, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5528, Miss = 3388, Miss_rate = 0.613, Pending_hits = 336, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 5816, Miss = 3653, Miss_rate = 0.628, Pending_hits = 345, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5783, Miss = 3678, Miss_rate = 0.636, Pending_hits = 370, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5369, Miss = 3413, Miss_rate = 0.636, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5384, Miss = 3393, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5545, Miss = 3532, Miss_rate = 0.637, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5914, Miss = 3728, Miss_rate = 0.630, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5321, Miss = 3340, Miss_rate = 0.628, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5865, Miss = 3724, Miss_rate = 0.635, Pending_hits = 346, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5832, Miss = 3733, Miss_rate = 0.640, Pending_hits = 364, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5463, Miss = 3377, Miss_rate = 0.618, Pending_hits = 318, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5752, Miss = 3760, Miss_rate = 0.654, Pending_hits = 316, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5768, Miss = 3684, Miss_rate = 0.639, Pending_hits = 328, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5560, Miss = 3523, Miss_rate = 0.634, Pending_hits = 358, Reservation_fails = 5233
	L1D_total_cache_accesses = 84476
	L1D_total_cache_misses = 53399
	L1D_total_cache_miss_rate = 0.6321
	L1D_total_cache_pending_hits = 4958
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 29418
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29373
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 505363
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22837
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 29418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22380
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 528200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1301, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12996, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 33311136
gpgpu_n_tot_w_icount = 1040973
gpgpu_n_stall_shd_mem = 68975
# of global memory access: 86467
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52712
gpgpu_n_mem_write_global = 22380
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993536
gpgpu_n_store_insn = 358080
gpgpu_n_shmem_insn = 11034536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 930768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 29064
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:211965	W0_Idle:4497939	W0_Scoreboard:2221395	W1:3454	W2:3234	W3:3014	W4:2794	W5:2574	W6:2354	W7:2134	W8:1914	W9:1694	W10:1474	W11:1254	W12:1034	W13:814	W14:594	W15:341	W16:127821	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:884475
single_issue_nums: WS0:600153	WS1:440820	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 421696 {8:52712,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1611360 {72:22380,}
traffic_breakdown_coretomem[INST_ACC_R] = 71544 {8:8943,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8433920 {40:210848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 358080 {8:44760,}
traffic_breakdown_memtocore[INST_ACC_R] = 1430880 {40:35772,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 311 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	147937 	70037 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8652 	234 	28 	65062 	3564 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	40842 	23015 	23982 	31341 	108355 	28103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	478 	52 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827410 n_nop=827341 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001595
n_activity=414 dram_eff=0.3188
bk0: 2a 827397i bk1: 0a 827411i bk2: 32a 827353i bk3: 32a 827351i bk4: 0a 827409i bk5: 0a 827409i bk6: 0a 827409i bk7: 0a 827409i bk8: 0a 827409i bk9: 0a 827409i bk10: 0a 827409i bk11: 0a 827410i bk12: 0a 827410i bk13: 0a 827411i bk14: 0a 827411i bk15: 0a 827411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 827410 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 827193 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827410 
n_nop = 827341 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000184914
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827410 n_nop=827344 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=374 dram_eff=0.3422
bk0: 0a 827411i bk1: 0a 827412i bk2: 32a 827352i bk3: 32a 827351i bk4: 0a 827408i bk5: 0a 827409i bk6: 0a 827409i bk7: 0a 827409i bk8: 0a 827409i bk9: 0a 827409i bk10: 0a 827409i bk11: 0a 827410i bk12: 0a 827410i bk13: 0a 827411i bk14: 0a 827411i bk15: 0a 827411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 827410 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 827210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827410 
n_nop = 827344 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000175246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827410 n_nop=827344 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=374 dram_eff=0.3422
bk0: 0a 827411i bk1: 0a 827412i bk2: 32a 827353i bk3: 32a 827354i bk4: 0a 827408i bk5: 0a 827409i bk6: 0a 827409i bk7: 0a 827409i bk8: 0a 827409i bk9: 0a 827409i bk10: 0a 827409i bk11: 0a 827410i bk12: 0a 827410i bk13: 0a 827411i bk14: 0a 827411i bk15: 0a 827411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 827410 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 827210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827410 
n_nop = 827344 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000167994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827410 n_nop=827344 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=374 dram_eff=0.3422
bk0: 0a 827411i bk1: 0a 827412i bk2: 32a 827353i bk3: 32a 827353i bk4: 0a 827408i bk5: 0a 827409i bk6: 0a 827409i bk7: 0a 827409i bk8: 0a 827409i bk9: 0a 827409i bk10: 0a 827409i bk11: 0a 827410i bk12: 0a 827410i bk13: 0a 827411i bk14: 0a 827411i bk15: 0a 827411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 827410 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 827210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827410 
n_nop = 827344 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000172828
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827410 n_nop=827339 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001644
n_activity=414 dram_eff=0.3285
bk0: 0a 827412i bk1: 4a 827394i bk2: 32a 827353i bk3: 32a 827349i bk4: 0a 827408i bk5: 0a 827408i bk6: 0a 827409i bk7: 0a 827409i bk8: 0a 827409i bk9: 0a 827409i bk10: 0a 827409i bk11: 0a 827410i bk12: 0a 827410i bk13: 0a 827411i bk14: 0a 827411i bk15: 0a 827411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 827410 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 827187 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827410 
n_nop = 827339 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000216338
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827410 n_nop=827343 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=393 dram_eff=0.3257
bk0: 0a 827412i bk1: 8a 827389i bk2: 32a 827354i bk3: 24a 827362i bk4: 0a 827408i bk5: 0a 827408i bk6: 0a 827408i bk7: 0a 827408i bk8: 0a 827408i bk9: 0a 827408i bk10: 0a 827409i bk11: 0a 827410i bk12: 0a 827411i bk13: 0a 827412i bk14: 0a 827412i bk15: 0a 827412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 827410 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 827198 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827410 
n_nop = 827343 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000210295

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22700, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 25488, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25226, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 24260, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 24988, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22926, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 23740, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25876, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22036, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 25656, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25030, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 23484, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 291410
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34632
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210848
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=291410
icnt_total_pkts_simt_to_mem=106430
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 375400
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 397625
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 3)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 3)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 3)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 3)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.7097 (31 samples)
	minimum = 5 (31 samples)
	maximum = 261.935 (31 samples)
Network latency average = 23.1513 (31 samples)
	minimum = 5 (31 samples)
	maximum = 261.839 (31 samples)
Flit latency average = 22.1037 (31 samples)
	minimum = 5 (31 samples)
	maximum = 261.484 (31 samples)
Fragmentation average = 0.00160718 (31 samples)
	minimum = 0 (31 samples)
	maximum = 22.7097 (31 samples)
Injected packet rate average = 0.0528589 (31 samples)
	minimum = 0.00806607 (31 samples)
	maximum = 0.151234 (31 samples)
Accepted packet rate average = 0.0528589 (31 samples)
	minimum = 0.0108568 (31 samples)
	maximum = 0.0935777 (31 samples)
Injected flit rate average = 0.0561232 (31 samples)
	minimum = 0.0103336 (31 samples)
	maximum = 0.151429 (31 samples)
Accepted flit rate average = 0.0561232 (31 samples)
	minimum = 0.0137013 (31 samples)
	maximum = 0.0935777 (31 samples)
Injected packet size average = 1.06176 (31 samples)
Accepted packet size average = 1.06176 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 5 sec (365 sec)
gpgpu_simulation_rate = 83573 (inst/sec)
gpgpu_simulation_rate = 1717 (cycle/sec)
gpgpu_silicon_slowdown = 407687x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
Destroy streams for kernel 32: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 25120
gpu_sim_insn = 98400
gpu_ipc =       3.9172
gpu_tot_sim_cycle = 651963
gpu_tot_sim_insn = 30602835
gpu_tot_ipc =      46.9395
gpu_tot_issued_cta = 1306
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.7261% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54162
partiton_level_parallism =       0.0304
partiton_level_parallism_total  =       0.1301
partiton_level_parallism_util =       1.0053
partiton_level_parallism_util_total  =       1.5760
L2_BW  =       2.4487 GB/Sec
L2_BW_total  =      10.1065 GB/Sec
gpu_total_sim_rate=82265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 531250
	L1I_total_cache_misses = 23222
	L1I_total_cache_miss_rate = 0.0437
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5576, Miss = 3473, Miss_rate = 0.623, Pending_hits = 330, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5528, Miss = 3388, Miss_rate = 0.613, Pending_hits = 336, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 5816, Miss = 3653, Miss_rate = 0.628, Pending_hits = 345, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5783, Miss = 3678, Miss_rate = 0.636, Pending_hits = 370, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5448, Miss = 3445, Miss_rate = 0.632, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5463, Miss = 3441, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5624, Miss = 3580, Miss_rate = 0.637, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 5993, Miss = 3776, Miss_rate = 0.630, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5400, Miss = 3388, Miss_rate = 0.627, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5865, Miss = 3724, Miss_rate = 0.635, Pending_hits = 346, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5832, Miss = 3733, Miss_rate = 0.640, Pending_hits = 364, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5463, Miss = 3377, Miss_rate = 0.618, Pending_hits = 318, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5752, Miss = 3760, Miss_rate = 0.654, Pending_hits = 316, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5768, Miss = 3684, Miss_rate = 0.639, Pending_hits = 328, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5560, Miss = 3523, Miss_rate = 0.634, Pending_hits = 358, Reservation_fails = 5233
	L1D_total_cache_accesses = 84871
	L1D_total_cache_misses = 53623
	L1D_total_cache_miss_rate = 0.6318
	L1D_total_cache_pending_hits = 4958
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 29463
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29418
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 508028
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23222
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62336
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 29463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22535
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 531250

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1306, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12996, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 33504096
gpgpu_n_tot_w_icount = 1047003
gpgpu_n_stall_shd_mem = 70095
# of global memory access: 86862
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52936
gpgpu_n_mem_write_global = 22535
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 997376
gpgpu_n_store_insn = 360560
gpgpu_n_shmem_insn = 11066376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 931728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30184
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:212200	W0_Idle:4678862	W0_Scoreboard:2280957	W1:3454	W2:3234	W3:3014	W4:2794	W5:2574	W6:2354	W7:2134	W8:1914	W9:1694	W10:1474	W11:1254	W12:1034	W13:814	W14:594	W15:341	W16:133716	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:884610
single_issue_nums: WS0:606183	WS1:440820	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 423488 {8:52936,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1622520 {72:22535,}
traffic_breakdown_coretomem[INST_ACC_R] = 74624 {8:9328,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8469760 {40:211744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360560 {8:45070,}
traffic_breakdown_memtocore[INST_ACC_R] = 1492480 {40:37312,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 310 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	149143 	70037 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9033 	238 	28 	65441 	3564 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	42048 	23015 	23982 	31341 	108355 	28103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	509 	52 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860568 n_nop=860499 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001534
n_activity=414 dram_eff=0.3188
bk0: 2a 860555i bk1: 0a 860569i bk2: 32a 860511i bk3: 32a 860509i bk4: 0a 860567i bk5: 0a 860567i bk6: 0a 860567i bk7: 0a 860567i bk8: 0a 860567i bk9: 0a 860567i bk10: 0a 860567i bk11: 0a 860568i bk12: 0a 860568i bk13: 0a 860569i bk14: 0a 860569i bk15: 0a 860569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 860568 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 860351 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860568 
n_nop = 860499 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00017779
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860568 n_nop=860502 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001487
n_activity=374 dram_eff=0.3422
bk0: 0a 860569i bk1: 0a 860570i bk2: 32a 860510i bk3: 32a 860509i bk4: 0a 860566i bk5: 0a 860567i bk6: 0a 860567i bk7: 0a 860567i bk8: 0a 860567i bk9: 0a 860567i bk10: 0a 860567i bk11: 0a 860568i bk12: 0a 860568i bk13: 0a 860569i bk14: 0a 860569i bk15: 0a 860569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 860568 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 860368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860568 
n_nop = 860502 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000168493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860568 n_nop=860502 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001487
n_activity=374 dram_eff=0.3422
bk0: 0a 860569i bk1: 0a 860570i bk2: 32a 860511i bk3: 32a 860512i bk4: 0a 860566i bk5: 0a 860567i bk6: 0a 860567i bk7: 0a 860567i bk8: 0a 860567i bk9: 0a 860567i bk10: 0a 860567i bk11: 0a 860568i bk12: 0a 860568i bk13: 0a 860569i bk14: 0a 860569i bk15: 0a 860569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 860568 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 860368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860568 
n_nop = 860502 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860568 n_nop=860502 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001487
n_activity=374 dram_eff=0.3422
bk0: 0a 860569i bk1: 0a 860570i bk2: 32a 860511i bk3: 32a 860511i bk4: 0a 860566i bk5: 0a 860567i bk6: 0a 860567i bk7: 0a 860567i bk8: 0a 860567i bk9: 0a 860567i bk10: 0a 860567i bk11: 0a 860568i bk12: 0a 860568i bk13: 0a 860569i bk14: 0a 860569i bk15: 0a 860569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 860568 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 860368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860568 
n_nop = 860502 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000166169
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860568 n_nop=860497 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000158
n_activity=414 dram_eff=0.3285
bk0: 0a 860570i bk1: 4a 860552i bk2: 32a 860511i bk3: 32a 860507i bk4: 0a 860566i bk5: 0a 860566i bk6: 0a 860567i bk7: 0a 860567i bk8: 0a 860567i bk9: 0a 860567i bk10: 0a 860567i bk11: 0a 860568i bk12: 0a 860568i bk13: 0a 860569i bk14: 0a 860569i bk15: 0a 860569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000158 
total_CMD = 860568 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 860345 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860568 
n_nop = 860497 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000208002
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860568 n_nop=860501 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001487
n_activity=393 dram_eff=0.3257
bk0: 0a 860570i bk1: 8a 860547i bk2: 32a 860512i bk3: 24a 860520i bk4: 0a 860566i bk5: 0a 860566i bk6: 0a 860566i bk7: 0a 860566i bk8: 0a 860566i bk9: 0a 860566i bk10: 0a 860567i bk11: 0a 860568i bk12: 0a 860569i bk13: 0a 860570i bk14: 0a 860570i bk15: 0a 860570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 860568 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 860356 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860568 
n_nop = 860501 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000202192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22840, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 25934, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25346, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 24556, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 25380, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23046, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 23980, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25996, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22156, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 26048, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25150, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 23724, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 294156
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 211744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36172
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 211744
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=294156
icnt_total_pkts_simt_to_mem=107349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04701
	minimum = 5
	maximum = 9
Network latency average = 5.04701
	minimum = 5
	maximum = 9
Slowest packet = 375464
Flit latency average = 5.00273
	minimum = 5
	maximum = 9
Slowest flit = 397844
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00517516
	minimum = 0 (at node 0)
	maximum = 0.0177548 (at node 16)
Accepted packet rate average = 0.00517516
	minimum = 0 (at node 0)
	maximum = 0.0223726 (at node 5)
Injected flit rate average = 0.00540369
	minimum = 0 (at node 0)
	maximum = 0.0177548 (at node 16)
Accepted flit rate average= 0.00540369
	minimum = 0 (at node 0)
	maximum = 0.0223726 (at node 5)
Injected packet length average = 1.04416
Accepted packet length average = 1.04416
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0953 (32 samples)
	minimum = 5 (32 samples)
	maximum = 254.031 (32 samples)
Network latency average = 22.5855 (32 samples)
	minimum = 5 (32 samples)
	maximum = 253.938 (32 samples)
Flit latency average = 21.5692 (32 samples)
	minimum = 5 (32 samples)
	maximum = 253.594 (32 samples)
Fragmentation average = 0.00155696 (32 samples)
	minimum = 0 (32 samples)
	maximum = 22 (32 samples)
Injected packet rate average = 0.0513688 (32 samples)
	minimum = 0.00781401 (32 samples)
	maximum = 0.147063 (32 samples)
Accepted packet rate average = 0.0513688 (32 samples)
	minimum = 0.0105176 (32 samples)
	maximum = 0.0913525 (32 samples)
Injected flit rate average = 0.0545382 (32 samples)
	minimum = 0.0100107 (32 samples)
	maximum = 0.147252 (32 samples)
Accepted flit rate average = 0.0545382 (32 samples)
	minimum = 0.0132731 (32 samples)
	maximum = 0.0913525 (32 samples)
Injected packet size average = 1.0617 (32 samples)
Accepted packet size average = 1.0617 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 12 sec (372 sec)
gpgpu_simulation_rate = 82265 (inst/sec)
gpgpu_simulation_rate = 1752 (cycle/sec)
gpgpu_silicon_slowdown = 399543x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
Destroy streams for kernel 33: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 2853
gpu_sim_insn = 595200
gpu_ipc =     208.6225
gpu_tot_sim_cycle = 654816
gpu_tot_sim_insn = 31198035
gpu_tot_ipc =      47.6440
gpu_tot_issued_cta = 1331
gpu_occupancy = 26.0833% 
gpu_tot_occupancy = 17.8023% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54713
partiton_level_parallism =       0.4897
partiton_level_parallism_total  =       0.1317
partiton_level_parallism_util =       1.4752
partiton_level_parallism_util_total  =       1.5742
L2_BW  =      37.5924 GB/Sec
L2_BW_total  =      10.2263 GB/Sec
gpu_total_sim_rate=82753

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 540650
	L1I_total_cache_misses = 23574
	L1I_total_cache_miss_rate = 0.0436
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5704, Miss = 3553, Miss_rate = 0.623, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5656, Miss = 3468, Miss_rate = 0.613, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 5944, Miss = 3733, Miss_rate = 0.628, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5911, Miss = 3758, Miss_rate = 0.636, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5512, Miss = 3477, Miss_rate = 0.631, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5527, Miss = 3489, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5688, Miss = 3628, Miss_rate = 0.638, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6057, Miss = 3824, Miss_rate = 0.631, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5464, Miss = 3436, Miss_rate = 0.629, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5993, Miss = 3772, Miss_rate = 0.629, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5960, Miss = 3813, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5591, Miss = 3457, Miss_rate = 0.618, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5880, Miss = 3840, Miss_rate = 0.653, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5896, Miss = 3764, Miss_rate = 0.638, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5688, Miss = 3571, Miss_rate = 0.628, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 86471
	L1D_total_cache_misses = 54583
	L1D_total_cache_miss_rate = 0.6312
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30063
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30018
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 517076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23574
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63536
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22935
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 540650

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1331, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13089, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34099296
gpgpu_n_tot_w_icount = 1065603
gpgpu_n_stall_shd_mem = 70895
# of global memory access: 88462
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53896
gpgpu_n_mem_write_global = 22935
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016576
gpgpu_n_store_insn = 366960
gpgpu_n_shmem_insn = 11283976
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 950928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30184
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:215648	W0_Idle:4696017	W0_Scoreboard:2317396	W1:3454	W2:3234	W3:3014	W4:2794	W5:2574	W6:2354	W7:2134	W8:1914	W9:1694	W10:1474	W11:1254	W12:1034	W13:814	W14:594	W15:341	W16:133716	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:903210
single_issue_nums: WS0:615483	WS1:450120	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 431168 {8:53896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1651320 {72:22935,}
traffic_breakdown_coretomem[INST_ACC_R] = 74920 {8:9365,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8623360 {40:215584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 366960 {8:45870,}
traffic_breakdown_memtocore[INST_ACC_R] = 1498400 {40:37460,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 309 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151473 	72347 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9067 	241 	28 	66801 	3564 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	42323 	23193 	24262 	32555 	111048 	28103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	512 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864333 n_nop=864264 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=414 dram_eff=0.3188
bk0: 2a 864320i bk1: 0a 864334i bk2: 32a 864276i bk3: 32a 864274i bk4: 0a 864332i bk5: 0a 864332i bk6: 0a 864332i bk7: 0a 864332i bk8: 0a 864332i bk9: 0a 864332i bk10: 0a 864332i bk11: 0a 864333i bk12: 0a 864333i bk13: 0a 864334i bk14: 0a 864334i bk15: 0a 864334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 864333 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 864116 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864333 
n_nop = 864264 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000177015
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864333 n_nop=864267 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001481
n_activity=374 dram_eff=0.3422
bk0: 0a 864334i bk1: 0a 864335i bk2: 32a 864275i bk3: 32a 864274i bk4: 0a 864331i bk5: 0a 864332i bk6: 0a 864332i bk7: 0a 864332i bk8: 0a 864332i bk9: 0a 864332i bk10: 0a 864332i bk11: 0a 864333i bk12: 0a 864333i bk13: 0a 864334i bk14: 0a 864334i bk15: 0a 864334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 864333 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 864133 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864333 
n_nop = 864267 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000167759
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864333 n_nop=864267 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001481
n_activity=374 dram_eff=0.3422
bk0: 0a 864334i bk1: 0a 864335i bk2: 32a 864276i bk3: 32a 864277i bk4: 0a 864331i bk5: 0a 864332i bk6: 0a 864332i bk7: 0a 864332i bk8: 0a 864332i bk9: 0a 864332i bk10: 0a 864332i bk11: 0a 864333i bk12: 0a 864333i bk13: 0a 864334i bk14: 0a 864334i bk15: 0a 864334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 864333 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 864133 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864333 
n_nop = 864267 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000160818
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864333 n_nop=864267 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001481
n_activity=374 dram_eff=0.3422
bk0: 0a 864334i bk1: 0a 864335i bk2: 32a 864276i bk3: 32a 864276i bk4: 0a 864331i bk5: 0a 864332i bk6: 0a 864332i bk7: 0a 864332i bk8: 0a 864332i bk9: 0a 864332i bk10: 0a 864332i bk11: 0a 864333i bk12: 0a 864333i bk13: 0a 864334i bk14: 0a 864334i bk15: 0a 864334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 864333 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 864133 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864333 
n_nop = 864267 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000165445
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864333 n_nop=864262 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001573
n_activity=414 dram_eff=0.3285
bk0: 0a 864335i bk1: 4a 864317i bk2: 32a 864276i bk3: 32a 864272i bk4: 0a 864331i bk5: 0a 864331i bk6: 0a 864332i bk7: 0a 864332i bk8: 0a 864332i bk9: 0a 864332i bk10: 0a 864332i bk11: 0a 864333i bk12: 0a 864333i bk13: 0a 864334i bk14: 0a 864334i bk15: 0a 864334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 864333 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 864110 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864333 
n_nop = 864262 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000207096
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864333 n_nop=864266 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001481
n_activity=393 dram_eff=0.3257
bk0: 0a 864335i bk1: 8a 864312i bk2: 32a 864277i bk3: 24a 864285i bk4: 0a 864331i bk5: 0a 864331i bk6: 0a 864331i bk7: 0a 864331i bk8: 0a 864331i bk9: 0a 864331i bk10: 0a 864332i bk11: 0a 864333i bk12: 0a 864334i bk13: 0a 864335i bk14: 0a 864335i bk15: 0a 864335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 864333 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 864121 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864333 
n_nop = 864266 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000201311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22840, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 26578, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25346, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 25472, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26034, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23094, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 24868, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26044, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22156, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 26750, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25150, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 24612, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 298944
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 215584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36320
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 215584
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45870
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37460
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=298944
icnt_total_pkts_simt_to_mem=109146
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.1874
	minimum = 5
	maximum = 120
Network latency average = 47.8021
	minimum = 5
	maximum = 110
Slowest packet = 379816
Flit latency average = 45.1522
	minimum = 5
	maximum = 110
Slowest flit = 402405
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0802923
	minimum = 0 (at node 15)
	maximum = 0.321066 (at node 18)
Accepted packet rate average = 0.0802923
	minimum = 0 (at node 15)
	maximum = 0.144409 (at node 3)
Injected flit rate average = 0.0854851
	minimum = 0 (at node 15)
	maximum = 0.321066 (at node 18)
Accepted flit rate average= 0.0854851
	minimum = 0 (at node 15)
	maximum = 0.144409 (at node 3)
Injected packet length average = 1.06467
Accepted packet length average = 1.06467
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.9162 (33 samples)
	minimum = 5 (33 samples)
	maximum = 249.97 (33 samples)
Network latency average = 23.3496 (33 samples)
	minimum = 5 (33 samples)
	maximum = 249.576 (33 samples)
Flit latency average = 22.2839 (33 samples)
	minimum = 5 (33 samples)
	maximum = 249.242 (33 samples)
Fragmentation average = 0.00150977 (33 samples)
	minimum = 0 (33 samples)
	maximum = 21.3333 (33 samples)
Injected packet rate average = 0.0522452 (33 samples)
	minimum = 0.00757722 (33 samples)
	maximum = 0.152336 (33 samples)
Accepted packet rate average = 0.0522452 (33 samples)
	minimum = 0.0101989 (33 samples)
	maximum = 0.0929603 (33 samples)
Injected flit rate average = 0.055476 (33 samples)
	minimum = 0.00970735 (33 samples)
	maximum = 0.152519 (33 samples)
Accepted flit rate average = 0.055476 (33 samples)
	minimum = 0.0128709 (33 samples)
	maximum = 0.0929603 (33 samples)
Injected packet size average = 1.06184 (33 samples)
Accepted packet size average = 1.06184 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 17 sec (377 sec)
gpgpu_simulation_rate = 82753 (inst/sec)
gpgpu_simulation_rate = 1736 (cycle/sec)
gpgpu_silicon_slowdown = 403225x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 34: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 681946
gpu_tot_sim_insn = 31218540
gpu_tot_ipc =      45.7786
gpu_tot_issued_cta = 1332
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.7001% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54713
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1265
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5737
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =       9.8245 GB/Sec
gpu_total_sim_rate=81510

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 542340
	L1I_total_cache_misses = 23589
	L1I_total_cache_miss_rate = 0.0435
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5704, Miss = 3553, Miss_rate = 0.623, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5656, Miss = 3468, Miss_rate = 0.613, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 5944, Miss = 3733, Miss_rate = 0.628, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5911, Miss = 3758, Miss_rate = 0.636, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5543, Miss = 3493, Miss_rate = 0.630, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5527, Miss = 3489, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5688, Miss = 3628, Miss_rate = 0.638, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6057, Miss = 3824, Miss_rate = 0.631, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5464, Miss = 3436, Miss_rate = 0.629, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5993, Miss = 3772, Miss_rate = 0.629, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5960, Miss = 3813, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5591, Miss = 3457, Miss_rate = 0.618, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5880, Miss = 3840, Miss_rate = 0.653, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5896, Miss = 3764, Miss_rate = 0.638, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5688, Miss = 3571, Miss_rate = 0.628, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 86502
	L1D_total_cache_misses = 54599
	L1D_total_cache_miss_rate = 0.6312
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30066
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30021
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 518751
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23589
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63552
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22950
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 542340

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1332, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13089, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34194432
gpgpu_n_tot_w_icount = 1068576
gpgpu_n_stall_shd_mem = 71399
# of global memory access: 88493
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53912
gpgpu_n_mem_write_global = 22950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016832
gpgpu_n_store_insn = 367200
gpgpu_n_shmem_insn = 11288672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 950976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30688
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:215648	W0_Idle:4727310	W0_Scoreboard:2337388	W1:3768	W2:3528	W3:3288	W4:3048	W5:2808	W6:2568	W7:2328	W8:2088	W9:1848	W10:1608	W11:1368	W12:1128	W13:888	W14:648	W15:372	W16:134082	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:903210
single_issue_nums: WS0:618456	WS1:450120	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 431296 {8:53912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1652400 {72:22950,}
traffic_breakdown_coretomem[INST_ACC_R] = 75040 {8:9380,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8625920 {40:215648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 367200 {8:45900,}
traffic_breakdown_memtocore[INST_ACC_R] = 1500800 {40:37520,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 309 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151567 	72347 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9082 	241 	28 	66832 	3564 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	42417 	23193 	24262 	32555 	111048 	28103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	523 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=900144 n_nop=900075 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001466
n_activity=414 dram_eff=0.3188
bk0: 2a 900131i bk1: 0a 900145i bk2: 32a 900087i bk3: 32a 900085i bk4: 0a 900143i bk5: 0a 900143i bk6: 0a 900143i bk7: 0a 900143i bk8: 0a 900143i bk9: 0a 900143i bk10: 0a 900143i bk11: 0a 900144i bk12: 0a 900144i bk13: 0a 900145i bk14: 0a 900145i bk15: 0a 900145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 900144 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 899927 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 900144 
n_nop = 900075 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000169973
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=900144 n_nop=900078 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001422
n_activity=374 dram_eff=0.3422
bk0: 0a 900145i bk1: 0a 900146i bk2: 32a 900086i bk3: 32a 900085i bk4: 0a 900142i bk5: 0a 900143i bk6: 0a 900143i bk7: 0a 900143i bk8: 0a 900143i bk9: 0a 900143i bk10: 0a 900143i bk11: 0a 900144i bk12: 0a 900144i bk13: 0a 900145i bk14: 0a 900145i bk15: 0a 900145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 900144 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 899944 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 900144 
n_nop = 900078 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=900144 n_nop=900078 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001422
n_activity=374 dram_eff=0.3422
bk0: 0a 900145i bk1: 0a 900146i bk2: 32a 900087i bk3: 32a 900088i bk4: 0a 900142i bk5: 0a 900143i bk6: 0a 900143i bk7: 0a 900143i bk8: 0a 900143i bk9: 0a 900143i bk10: 0a 900143i bk11: 0a 900144i bk12: 0a 900144i bk13: 0a 900145i bk14: 0a 900145i bk15: 0a 900145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 900144 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 899944 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 900144 
n_nop = 900078 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00015442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=900144 n_nop=900078 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001422
n_activity=374 dram_eff=0.3422
bk0: 0a 900145i bk1: 0a 900146i bk2: 32a 900087i bk3: 32a 900087i bk4: 0a 900142i bk5: 0a 900143i bk6: 0a 900143i bk7: 0a 900143i bk8: 0a 900143i bk9: 0a 900143i bk10: 0a 900143i bk11: 0a 900144i bk12: 0a 900144i bk13: 0a 900145i bk14: 0a 900145i bk15: 0a 900145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 900144 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 899944 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 900144 
n_nop = 900078 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000158863
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=900144 n_nop=900073 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001511
n_activity=414 dram_eff=0.3285
bk0: 0a 900146i bk1: 4a 900128i bk2: 32a 900087i bk3: 32a 900083i bk4: 0a 900142i bk5: 0a 900142i bk6: 0a 900143i bk7: 0a 900143i bk8: 0a 900143i bk9: 0a 900143i bk10: 0a 900143i bk11: 0a 900144i bk12: 0a 900144i bk13: 0a 900145i bk14: 0a 900145i bk15: 0a 900145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 900144 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 899921 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 900144 
n_nop = 900073 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000198857
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=900144 n_nop=900077 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001422
n_activity=393 dram_eff=0.3257
bk0: 0a 900146i bk1: 8a 900123i bk2: 32a 900088i bk3: 24a 900096i bk4: 0a 900142i bk5: 0a 900142i bk6: 0a 900142i bk7: 0a 900142i bk8: 0a 900142i bk9: 0a 900142i bk10: 0a 900143i bk11: 0a 900144i bk12: 0a 900145i bk13: 0a 900146i bk14: 0a 900146i bk15: 0a 900146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 900144 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 899932 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 900144 
n_nop = 900077 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000193302

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22848, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 26608, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25354, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 25472, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26072, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23094, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 24876, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26044, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22164, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 26788, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25158, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 24620, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 299098
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 215648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36380
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 215648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37520
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=299098
icnt_total_pkts_simt_to_mem=109207
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 385295
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 408090
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 4)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 4)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.3327 (34 samples)
	minimum = 5 (34 samples)
	maximum = 242.794 (34 samples)
Network latency average = 22.8121 (34 samples)
	minimum = 5 (34 samples)
	maximum = 242.412 (34 samples)
Flit latency average = 21.7755 (34 samples)
	minimum = 5 (34 samples)
	maximum = 242.059 (34 samples)
Fragmentation average = 0.00146537 (34 samples)
	minimum = 0 (34 samples)
	maximum = 20.7059 (34 samples)
Injected packet rate average = 0.0507166 (34 samples)
	minimum = 0.00735436 (34 samples)
	maximum = 0.147905 (34 samples)
Accepted packet rate average = 0.0507166 (34 samples)
	minimum = 0.00989889 (34 samples)
	maximum = 0.0903931 (34 samples)
Injected flit rate average = 0.053853 (34 samples)
	minimum = 0.00942184 (34 samples)
	maximum = 0.148099 (34 samples)
Accepted flit rate average = 0.053853 (34 samples)
	minimum = 0.0124923 (34 samples)
	maximum = 0.0903931 (34 samples)
Injected packet size average = 1.06184 (34 samples)
Accepted packet size average = 1.06184 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 23 sec (383 sec)
gpgpu_simulation_rate = 81510 (inst/sec)
gpgpu_simulation_rate = 1780 (cycle/sec)
gpgpu_silicon_slowdown = 393258x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
Destroy streams for kernel 35: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 25112
gpu_sim_insn = 78720
gpu_ipc =       3.1348
gpu_tot_sim_cycle = 707058
gpu_tot_sim_insn = 31297260
gpu_tot_ipc =      44.2641
gpu_tot_issued_cta = 1336
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.3333% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54713
partiton_level_parallism =       0.0248
partiton_level_parallism_total  =       0.1229
partiton_level_parallism_util =       1.0081
partiton_level_parallism_util_total  =       1.5674
L2_BW  =       2.0052 GB/Sec
L2_BW_total  =       9.5468 GB/Sec
gpu_total_sim_rate=80249

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 544780
	L1I_total_cache_misses = 23897
	L1I_total_cache_miss_rate = 0.0439
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5704, Miss = 3553, Miss_rate = 0.623, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5656, Miss = 3468, Miss_rate = 0.613, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 5944, Miss = 3733, Miss_rate = 0.628, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5911, Miss = 3758, Miss_rate = 0.636, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5543, Miss = 3493, Miss_rate = 0.630, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5606, Miss = 3537, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5767, Miss = 3676, Miss_rate = 0.637, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6136, Miss = 3872, Miss_rate = 0.631, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5543, Miss = 3484, Miss_rate = 0.629, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 5993, Miss = 3772, Miss_rate = 0.629, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 5960, Miss = 3813, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5591, Miss = 3457, Miss_rate = 0.618, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5880, Miss = 3840, Miss_rate = 0.653, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5896, Miss = 3764, Miss_rate = 0.638, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5688, Miss = 3571, Miss_rate = 0.628, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 86818
	L1D_total_cache_misses = 54791
	L1D_total_cache_miss_rate = 0.6311
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30102
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30057
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 520883
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23897
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63744
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23074
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 544780

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1336, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13089, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34348800
gpgpu_n_tot_w_icount = 1073400
gpgpu_n_stall_shd_mem = 72295
# of global memory access: 88809
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54104
gpgpu_n_mem_write_global = 23074
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1019904
gpgpu_n_store_insn = 369184
gpgpu_n_shmem_insn = 11314144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 951744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 31584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:215836	W0_Idle:4873754	W0_Scoreboard:2386772	W1:3768	W2:3528	W3:3288	W4:3048	W5:2808	W6:2568	W7:2328	W8:2088	W9:1848	W10:1608	W11:1368	W12:1128	W13:888	W14:648	W15:372	W16:138798	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:903318
single_issue_nums: WS0:623280	WS1:450120	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 432832 {8:54104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1661328 {72:23074,}
traffic_breakdown_coretomem[INST_ACC_R] = 77504 {8:9688,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8656640 {40:216416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 369184 {8:46148,}
traffic_breakdown_memtocore[INST_ACC_R] = 1550080 {40:38752,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 308 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	152583 	72347 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9387 	244 	28 	67148 	3564 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	43433 	23193 	24262 	32555 	111048 	28103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	549 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933291 n_nop=933222 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001414
n_activity=414 dram_eff=0.3188
bk0: 2a 933278i bk1: 0a 933292i bk2: 32a 933234i bk3: 32a 933232i bk4: 0a 933290i bk5: 0a 933290i bk6: 0a 933290i bk7: 0a 933290i bk8: 0a 933290i bk9: 0a 933290i bk10: 0a 933290i bk11: 0a 933291i bk12: 0a 933291i bk13: 0a 933292i bk14: 0a 933292i bk15: 0a 933292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 933291 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 933074 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933291 
n_nop = 933222 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000163936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933291 n_nop=933225 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001371
n_activity=374 dram_eff=0.3422
bk0: 0a 933292i bk1: 0a 933293i bk2: 32a 933233i bk3: 32a 933232i bk4: 0a 933289i bk5: 0a 933290i bk6: 0a 933290i bk7: 0a 933290i bk8: 0a 933290i bk9: 0a 933290i bk10: 0a 933290i bk11: 0a 933291i bk12: 0a 933291i bk13: 0a 933292i bk14: 0a 933292i bk15: 0a 933292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 933291 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 933091 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933291 
n_nop = 933225 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000155364
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933291 n_nop=933225 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001371
n_activity=374 dram_eff=0.3422
bk0: 0a 933292i bk1: 0a 933293i bk2: 32a 933234i bk3: 32a 933235i bk4: 0a 933289i bk5: 0a 933290i bk6: 0a 933290i bk7: 0a 933290i bk8: 0a 933290i bk9: 0a 933290i bk10: 0a 933290i bk11: 0a 933291i bk12: 0a 933291i bk13: 0a 933292i bk14: 0a 933292i bk15: 0a 933292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 933291 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 933091 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933291 
n_nop = 933225 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000148935
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933291 n_nop=933225 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001371
n_activity=374 dram_eff=0.3422
bk0: 0a 933292i bk1: 0a 933293i bk2: 32a 933234i bk3: 32a 933234i bk4: 0a 933289i bk5: 0a 933290i bk6: 0a 933290i bk7: 0a 933290i bk8: 0a 933290i bk9: 0a 933290i bk10: 0a 933290i bk11: 0a 933291i bk12: 0a 933291i bk13: 0a 933292i bk14: 0a 933292i bk15: 0a 933292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 933291 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 933091 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933291 
n_nop = 933225 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000153221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933291 n_nop=933220 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001457
n_activity=414 dram_eff=0.3285
bk0: 0a 933293i bk1: 4a 933275i bk2: 32a 933234i bk3: 32a 933230i bk4: 0a 933289i bk5: 0a 933289i bk6: 0a 933290i bk7: 0a 933290i bk8: 0a 933290i bk9: 0a 933290i bk10: 0a 933290i bk11: 0a 933291i bk12: 0a 933291i bk13: 0a 933292i bk14: 0a 933292i bk15: 0a 933292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 933291 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 933068 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933291 
n_nop = 933220 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000191794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933291 n_nop=933224 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001371
n_activity=393 dram_eff=0.3257
bk0: 0a 933293i bk1: 8a 933270i bk2: 32a 933235i bk3: 24a 933243i bk4: 0a 933289i bk5: 0a 933289i bk6: 0a 933289i bk7: 0a 933289i bk8: 0a 933289i bk9: 0a 933289i bk10: 0a 933290i bk11: 0a 933291i bk12: 0a 933292i bk13: 0a 933293i bk14: 0a 933293i bk15: 0a 933293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 933291 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 933079 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933291 
n_nop = 933224 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000186437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22960, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 26942, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25450, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 25720, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26380, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23190, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 25092, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26140, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22260, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27106, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25254, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 24852, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 301346
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 216416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37612
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 216416
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46148
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38752
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=301346
icnt_total_pkts_simt_to_mem=109955
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04526
	minimum = 5
	maximum = 8
Network latency average = 5.04526
	minimum = 5
	maximum = 8
Slowest packet = 385358
Flit latency average = 5.002
	minimum = 5
	maximum = 8
Slowest flit = 408308
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00423584
	minimum = 0 (at node 0)
	maximum = 0.0133004 (at node 16)
Accepted packet rate average = 0.00423584
	minimum = 0 (at node 0)
	maximum = 0.0223797 (at node 5)
Injected flit rate average = 0.00441872
	minimum = 0 (at node 0)
	maximum = 0.0133004 (at node 16)
Accepted flit rate average= 0.00441872
	minimum = 0 (at node 0)
	maximum = 0.0223797 (at node 5)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7816 (35 samples)
	minimum = 5 (35 samples)
	maximum = 236.086 (35 samples)
Network latency average = 22.3045 (35 samples)
	minimum = 5 (35 samples)
	maximum = 235.714 (35 samples)
Flit latency average = 21.2963 (35 samples)
	minimum = 5 (35 samples)
	maximum = 235.371 (35 samples)
Fragmentation average = 0.0014235 (35 samples)
	minimum = 0 (35 samples)
	maximum = 20.1143 (35 samples)
Injected packet rate average = 0.0493886 (35 samples)
	minimum = 0.00714423 (35 samples)
	maximum = 0.144059 (35 samples)
Accepted packet rate average = 0.0493886 (35 samples)
	minimum = 0.00961607 (35 samples)
	maximum = 0.0884499 (35 samples)
Injected flit rate average = 0.0524406 (35 samples)
	minimum = 0.00915265 (35 samples)
	maximum = 0.144248 (35 samples)
Accepted flit rate average = 0.0524406 (35 samples)
	minimum = 0.0121354 (35 samples)
	maximum = 0.0884499 (35 samples)
Injected packet size average = 1.06179 (35 samples)
Accepted packet size average = 1.06179 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 30 sec (390 sec)
gpgpu_simulation_rate = 80249 (inst/sec)
gpgpu_simulation_rate = 1812 (cycle/sec)
gpgpu_silicon_slowdown = 386313x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
Destroy streams for kernel 36: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 2677
gpu_sim_insn = 380928
gpu_ipc =     142.2966
gpu_tot_sim_cycle = 709735
gpu_tot_sim_insn = 31678188
gpu_tot_ipc =      44.6338
gpu_tot_issued_cta = 1352
gpu_occupancy = 17.5446% 
gpu_tot_occupancy = 17.3349% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.3941
partiton_level_parallism_total  =       0.1239
partiton_level_parallism_util =       1.3171
partiton_level_parallism_util_total  =       1.5639
L2_BW  =      31.0270 GB/Sec
L2_BW_total  =       9.6278 GB/Sec
gpu_total_sim_rate=80606

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 550796
	L1I_total_cache_misses = 24145
	L1I_total_cache_miss_rate = 0.0438
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5768, Miss = 3601, Miss_rate = 0.624, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5720, Miss = 3516, Miss_rate = 0.615, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6008, Miss = 3781, Miss_rate = 0.629, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5975, Miss = 3806, Miss_rate = 0.637, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5607, Miss = 3541, Miss_rate = 0.632, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5670, Miss = 3585, Miss_rate = 0.632, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5831, Miss = 3724, Miss_rate = 0.639, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6200, Miss = 3920, Miss_rate = 0.632, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5607, Miss = 3532, Miss_rate = 0.630, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6121, Miss = 3868, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6024, Miss = 3861, Miss_rate = 0.641, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5655, Miss = 3505, Miss_rate = 0.620, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5944, Miss = 3888, Miss_rate = 0.654, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5960, Miss = 3812, Miss_rate = 0.640, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5752, Miss = 3619, Miss_rate = 0.629, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 87842
	L1D_total_cache_misses = 55559
	L1D_total_cache_miss_rate = 0.6325
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30486
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30441
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 526651
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24145
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23330
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 550796

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1352, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13182, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34729728
gpgpu_n_tot_w_icount = 1085304
gpgpu_n_stall_shd_mem = 72807
# of global memory access: 89833
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54872
gpgpu_n_mem_write_global = 23330
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032192
gpgpu_n_store_insn = 373280
gpgpu_n_shmem_insn = 11453408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 964032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 31584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39232
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216998	W0_Idle:4887816	W0_Scoreboard:2425880	W1:3768	W2:3528	W3:3288	W4:3048	W5:2808	W6:2568	W7:2328	W8:2088	W9:1848	W10:1608	W11:1368	W12:1128	W13:888	W14:648	W15:372	W16:138798	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:915222
single_issue_nums: WS0:629232	WS1:456072	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 438976 {8:54872,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1679760 {72:23330,}
traffic_breakdown_coretomem[INST_ACC_R] = 77752 {8:9719,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8779520 {40:219488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 373280 {8:46660,}
traffic_breakdown_memtocore[INST_ACC_R] = 1555040 {40:38876,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 307 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	155232 	73282 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9416 	246 	28 	68112 	3624 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	43686 	23494 	24902 	33884 	112050 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	555 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936824 n_nop=936755 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=414 dram_eff=0.3188
bk0: 2a 936811i bk1: 0a 936825i bk2: 32a 936767i bk3: 32a 936765i bk4: 0a 936823i bk5: 0a 936823i bk6: 0a 936823i bk7: 0a 936823i bk8: 0a 936823i bk9: 0a 936823i bk10: 0a 936823i bk11: 0a 936824i bk12: 0a 936824i bk13: 0a 936825i bk14: 0a 936825i bk15: 0a 936825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 936824 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 936607 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936824 
n_nop = 936755 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000163318
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936824 n_nop=936758 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001366
n_activity=374 dram_eff=0.3422
bk0: 0a 936825i bk1: 0a 936826i bk2: 32a 936766i bk3: 32a 936765i bk4: 0a 936822i bk5: 0a 936823i bk6: 0a 936823i bk7: 0a 936823i bk8: 0a 936823i bk9: 0a 936823i bk10: 0a 936823i bk11: 0a 936824i bk12: 0a 936824i bk13: 0a 936825i bk14: 0a 936825i bk15: 0a 936825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 936824 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 936624 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936824 
n_nop = 936758 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000154778
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936824 n_nop=936758 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001366
n_activity=374 dram_eff=0.3422
bk0: 0a 936825i bk1: 0a 936826i bk2: 32a 936767i bk3: 32a 936768i bk4: 0a 936822i bk5: 0a 936823i bk6: 0a 936823i bk7: 0a 936823i bk8: 0a 936823i bk9: 0a 936823i bk10: 0a 936823i bk11: 0a 936824i bk12: 0a 936824i bk13: 0a 936825i bk14: 0a 936825i bk15: 0a 936825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 936824 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 936624 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936824 
n_nop = 936758 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000148374
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936824 n_nop=936758 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001366
n_activity=374 dram_eff=0.3422
bk0: 0a 936825i bk1: 0a 936826i bk2: 32a 936767i bk3: 32a 936767i bk4: 0a 936822i bk5: 0a 936823i bk6: 0a 936823i bk7: 0a 936823i bk8: 0a 936823i bk9: 0a 936823i bk10: 0a 936823i bk11: 0a 936824i bk12: 0a 936824i bk13: 0a 936825i bk14: 0a 936825i bk15: 0a 936825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 936824 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 936624 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936824 
n_nop = 936758 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936824 n_nop=936753 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001452
n_activity=414 dram_eff=0.3285
bk0: 0a 936826i bk1: 4a 936808i bk2: 32a 936767i bk3: 32a 936763i bk4: 0a 936822i bk5: 0a 936822i bk6: 0a 936823i bk7: 0a 936823i bk8: 0a 936823i bk9: 0a 936823i bk10: 0a 936823i bk11: 0a 936824i bk12: 0a 936824i bk13: 0a 936825i bk14: 0a 936825i bk15: 0a 936825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 936824 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 936601 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936824 
n_nop = 936753 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000191071
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936824 n_nop=936757 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001366
n_activity=393 dram_eff=0.3257
bk0: 0a 936826i bk1: 8a 936803i bk2: 32a 936768i bk3: 24a 936776i bk4: 0a 936822i bk5: 0a 936822i bk6: 0a 936822i bk7: 0a 936822i bk8: 0a 936822i bk9: 0a 936822i bk10: 0a 936823i bk11: 0a 936824i bk12: 0a 936825i bk13: 0a 936826i bk14: 0a 936826i bk15: 0a 936826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 936824 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 936612 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936824 
n_nop = 936757 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22960, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27278, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25450, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 26548, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26732, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23230, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 25940, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26180, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22260, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27482, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25254, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 25740, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 305054
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37736
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219488
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46660
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38876
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=305054
icnt_total_pkts_simt_to_mem=111266
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.9057
	minimum = 5
	maximum = 135
Network latency average = 38.2532
	minimum = 5
	maximum = 135
Slowest packet = 390834
Flit latency average = 36.5099
	minimum = 5
	maximum = 135
Slowest flit = 413908
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0658974
	minimum = 0 (at node 15)
	maximum = 0.331715 (at node 26)
Accepted packet rate average = 0.0658974
	minimum = 0 (at node 15)
	maximum = 0.167352 (at node 9)
Injected flit rate average = 0.0694393
	minimum = 0 (at node 15)
	maximum = 0.331715 (at node 26)
Accepted flit rate average= 0.0694393
	minimum = 0 (at node 15)
	maximum = 0.167352 (at node 9)
Injected packet length average = 1.05375
Accepted packet length average = 1.05375
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.2017 (36 samples)
	minimum = 5 (36 samples)
	maximum = 233.278 (36 samples)
Network latency average = 22.7475 (36 samples)
	minimum = 5 (36 samples)
	maximum = 232.917 (36 samples)
Flit latency average = 21.7189 (36 samples)
	minimum = 5 (36 samples)
	maximum = 232.583 (36 samples)
Fragmentation average = 0.00138396 (36 samples)
	minimum = 0 (36 samples)
	maximum = 19.5556 (36 samples)
Injected packet rate average = 0.0498472 (36 samples)
	minimum = 0.00694578 (36 samples)
	maximum = 0.149272 (36 samples)
Accepted packet rate average = 0.0498472 (36 samples)
	minimum = 0.00934895 (36 samples)
	maximum = 0.0906416 (36 samples)
Injected flit rate average = 0.0529127 (36 samples)
	minimum = 0.00889841 (36 samples)
	maximum = 0.149455 (36 samples)
Accepted flit rate average = 0.0529127 (36 samples)
	minimum = 0.0117983 (36 samples)
	maximum = 0.0906416 (36 samples)
Injected packet size average = 1.0615 (36 samples)
Accepted packet size average = 1.0615 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 33 sec (393 sec)
gpgpu_simulation_rate = 80606 (inst/sec)
gpgpu_simulation_rate = 1805 (cycle/sec)
gpgpu_silicon_slowdown = 387811x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 37: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 736865
gpu_tot_sim_insn = 31698693
gpu_tot_ipc =      43.0183
gpu_tot_issued_cta = 1353
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.2394% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1194
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5634
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =       9.2780 GB/Sec
gpu_total_sim_rate=79445

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 552486
	L1I_total_cache_misses = 24160
	L1I_total_cache_miss_rate = 0.0437
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5768, Miss = 3601, Miss_rate = 0.624, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5720, Miss = 3516, Miss_rate = 0.615, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6008, Miss = 3781, Miss_rate = 0.629, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5975, Miss = 3806, Miss_rate = 0.637, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5607, Miss = 3541, Miss_rate = 0.632, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5670, Miss = 3585, Miss_rate = 0.632, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5831, Miss = 3724, Miss_rate = 0.639, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6200, Miss = 3920, Miss_rate = 0.632, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5607, Miss = 3532, Miss_rate = 0.630, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6121, Miss = 3868, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6055, Miss = 3877, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5655, Miss = 3505, Miss_rate = 0.620, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 5944, Miss = 3888, Miss_rate = 0.654, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 5960, Miss = 3812, Miss_rate = 0.640, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5752, Miss = 3619, Miss_rate = 0.629, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 87873
	L1D_total_cache_misses = 55575
	L1D_total_cache_miss_rate = 0.6324
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30489
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30444
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 528326
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24160
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64528
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23345
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 552486

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1353, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13182, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34824864
gpgpu_n_tot_w_icount = 1088277
gpgpu_n_stall_shd_mem = 73311
# of global memory access: 89864
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54888
gpgpu_n_mem_write_global = 23345
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032448
gpgpu_n_store_insn = 373520
gpgpu_n_shmem_insn = 11458104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 964080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32088
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39232
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216998	W0_Idle:4919109	W0_Scoreboard:2445872	W1:4082	W2:3822	W3:3562	W4:3302	W5:3042	W6:2782	W7:2522	W8:2262	W9:2002	W10:1742	W11:1482	W12:1222	W13:962	W14:702	W15:403	W16:139164	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:915222
single_issue_nums: WS0:632205	WS1:456072	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 439104 {8:54888,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1680840 {72:23345,}
traffic_breakdown_coretomem[INST_ACC_R] = 77872 {8:9734,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8782080 {40:219552,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 373520 {8:46690,}
traffic_breakdown_memtocore[INST_ACC_R] = 1557440 {40:38936,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 307 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	155326 	73282 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9431 	246 	28 	68143 	3624 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	43780 	23494 	24902 	33884 	112050 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	566 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972635 n_nop=972566 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001357
n_activity=414 dram_eff=0.3188
bk0: 2a 972622i bk1: 0a 972636i bk2: 32a 972578i bk3: 32a 972576i bk4: 0a 972634i bk5: 0a 972634i bk6: 0a 972634i bk7: 0a 972634i bk8: 0a 972634i bk9: 0a 972634i bk10: 0a 972634i bk11: 0a 972635i bk12: 0a 972635i bk13: 0a 972636i bk14: 0a 972636i bk15: 0a 972636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 972635 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 972418 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972635 
n_nop = 972566 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000157305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972635 n_nop=972569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=374 dram_eff=0.3422
bk0: 0a 972636i bk1: 0a 972637i bk2: 32a 972577i bk3: 32a 972576i bk4: 0a 972633i bk5: 0a 972634i bk6: 0a 972634i bk7: 0a 972634i bk8: 0a 972634i bk9: 0a 972634i bk10: 0a 972634i bk11: 0a 972635i bk12: 0a 972635i bk13: 0a 972636i bk14: 0a 972636i bk15: 0a 972636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 972635 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 972435 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972635 
n_nop = 972569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00014908
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972635 n_nop=972569 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=374 dram_eff=0.3422
bk0: 0a 972636i bk1: 0a 972637i bk2: 32a 972578i bk3: 32a 972579i bk4: 0a 972633i bk5: 0a 972634i bk6: 0a 972634i bk7: 0a 972634i bk8: 0a 972634i bk9: 0a 972634i bk10: 0a 972634i bk11: 0a 972635i bk12: 0a 972635i bk13: 0a 972636i bk14: 0a 972636i bk15: 0a 972636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 972635 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 972435 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972635 
n_nop = 972569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000142911
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972635 n_nop=972569 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=374 dram_eff=0.3422
bk0: 0a 972636i bk1: 0a 972637i bk2: 32a 972578i bk3: 32a 972578i bk4: 0a 972633i bk5: 0a 972634i bk6: 0a 972634i bk7: 0a 972634i bk8: 0a 972634i bk9: 0a 972634i bk10: 0a 972634i bk11: 0a 972635i bk12: 0a 972635i bk13: 0a 972636i bk14: 0a 972636i bk15: 0a 972636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 972635 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 972435 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972635 
n_nop = 972569 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000147023
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972635 n_nop=972564 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001398
n_activity=414 dram_eff=0.3285
bk0: 0a 972637i bk1: 4a 972619i bk2: 32a 972578i bk3: 32a 972574i bk4: 0a 972633i bk5: 0a 972633i bk6: 0a 972634i bk7: 0a 972634i bk8: 0a 972634i bk9: 0a 972634i bk10: 0a 972634i bk11: 0a 972635i bk12: 0a 972635i bk13: 0a 972636i bk14: 0a 972636i bk15: 0a 972636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 972635 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 972412 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972635 
n_nop = 972564 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000184036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972635 n_nop=972568 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=393 dram_eff=0.3257
bk0: 0a 972637i bk1: 8a 972614i bk2: 32a 972579i bk3: 24a 972587i bk4: 0a 972633i bk5: 0a 972633i bk6: 0a 972633i bk7: 0a 972633i bk8: 0a 972633i bk9: 0a 972633i bk10: 0a 972634i bk11: 0a 972635i bk12: 0a 972636i bk13: 0a 972637i bk14: 0a 972637i bk15: 0a 972637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 972635 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 972423 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972635 
n_nop = 972568 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000178895

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22968, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27278, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25458, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 26578, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26740, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23230, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 25982, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26180, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22268, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27486, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25262, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 25778, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 305208
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46690
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37796
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219552
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46690
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=305208
icnt_total_pkts_simt_to_mem=111327
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 393130
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 416320
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 10)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 10)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 10)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 10)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6848 (37 samples)
	minimum = 5 (37 samples)
	maximum = 227.135 (37 samples)
Network latency average = 22.2699 (37 samples)
	minimum = 5 (37 samples)
	maximum = 226.784 (37 samples)
Flit latency average = 21.267 (37 samples)
	minimum = 5 (37 samples)
	maximum = 226.432 (37 samples)
Fragmentation average = 0.00134656 (37 samples)
	minimum = 0 (37 samples)
	maximum = 19.027 (37 samples)
Injected packet rate average = 0.0485073 (37 samples)
	minimum = 0.00675806 (37 samples)
	maximum = 0.145283 (37 samples)
Accepted packet rate average = 0.0485073 (37 samples)
	minimum = 0.00909628 (37 samples)
	maximum = 0.0883453 (37 samples)
Injected flit rate average = 0.0514906 (37 samples)
	minimum = 0.00865791 (37 samples)
	maximum = 0.145477 (37 samples)
Accepted flit rate average = 0.0514906 (37 samples)
	minimum = 0.0114795 (37 samples)
	maximum = 0.0883453 (37 samples)
Injected packet size average = 1.0615 (37 samples)
Accepted packet size average = 1.0615 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 39 sec (399 sec)
gpgpu_simulation_rate = 79445 (inst/sec)
gpgpu_simulation_rate = 1846 (cycle/sec)
gpgpu_silicon_slowdown = 379198x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z13lud_perimeterPfii'
Destroy streams for kernel 38: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 25108
gpu_sim_insn = 59040
gpu_ipc =       2.3514
gpu_tot_sim_cycle = 761973
gpu_tot_sim_insn = 31757733
gpu_tot_ipc =      41.6783
gpu_tot_issued_cta = 1356
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.9880% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.0180
partiton_level_parallism_total  =       0.1161
partiton_level_parallism_util =       1.0044
partiton_level_parallism_util_total  =       1.5590
L2_BW  =       1.4471 GB/Sec
L2_BW_total  =       9.0200 GB/Sec
gpu_total_sim_rate=78221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 554316
	L1I_total_cache_misses = 24391
	L1I_total_cache_miss_rate = 0.0440
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5768, Miss = 3601, Miss_rate = 0.624, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5720, Miss = 3516, Miss_rate = 0.615, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6008, Miss = 3781, Miss_rate = 0.629, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 5975, Miss = 3806, Miss_rate = 0.637, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5607, Miss = 3541, Miss_rate = 0.632, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5670, Miss = 3585, Miss_rate = 0.632, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5831, Miss = 3724, Miss_rate = 0.639, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6200, Miss = 3920, Miss_rate = 0.632, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5607, Miss = 3532, Miss_rate = 0.630, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6121, Miss = 3868, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6055, Miss = 3877, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5734, Miss = 3537, Miss_rate = 0.617, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 6023, Miss = 3936, Miss_rate = 0.653, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 6039, Miss = 3860, Miss_rate = 0.639, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5752, Miss = 3619, Miss_rate = 0.629, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 88110
	L1D_total_cache_misses = 55703
	L1D_total_cache_miss_rate = 0.6322
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30516
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30471
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 529925
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24391
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23438
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 554316

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1356, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13182, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34940640
gpgpu_n_tot_w_icount = 1091895
gpgpu_n_stall_shd_mem = 73983
# of global memory access: 90101
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55016
gpgpu_n_mem_write_global = 23438
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1034752
gpgpu_n_store_insn = 375008
gpgpu_n_shmem_insn = 11477208
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 964656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39232
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:217139	W0_Idle:5026760	W0_Scoreboard:2480740	W1:4082	W2:3822	W3:3562	W4:3302	W5:3042	W6:2782	W7:2522	W8:2262	W9:2002	W10:1742	W11:1482	W12:1222	W13:962	W14:702	W15:403	W16:142701	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:915303
single_issue_nums: WS0:635823	WS1:456072	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 440128 {8:55016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1687536 {72:23438,}
traffic_breakdown_coretomem[INST_ACC_R] = 79720 {8:9965,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8802560 {40:220064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 375008 {8:46876,}
traffic_breakdown_memtocore[INST_ACC_R] = 1594400 {40:39860,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 306 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	156024 	73282 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9660 	248 	28 	68364 	3624 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	44478 	23494 	24902 	33884 	112050 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	596 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005777 n_nop=1005708 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001312
n_activity=414 dram_eff=0.3188
bk0: 2a 1005764i bk1: 0a 1005778i bk2: 32a 1005720i bk3: 32a 1005718i bk4: 0a 1005776i bk5: 0a 1005776i bk6: 0a 1005776i bk7: 0a 1005776i bk8: 0a 1005776i bk9: 0a 1005776i bk10: 0a 1005776i bk11: 0a 1005777i bk12: 0a 1005777i bk13: 0a 1005778i bk14: 0a 1005778i bk15: 0a 1005778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 1005777 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1005560 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005777 
n_nop = 1005708 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152121
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005777 n_nop=1005711 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001273
n_activity=374 dram_eff=0.3422
bk0: 0a 1005778i bk1: 0a 1005779i bk2: 32a 1005719i bk3: 32a 1005718i bk4: 0a 1005775i bk5: 0a 1005776i bk6: 0a 1005776i bk7: 0a 1005776i bk8: 0a 1005776i bk9: 0a 1005776i bk10: 0a 1005776i bk11: 0a 1005777i bk12: 0a 1005777i bk13: 0a 1005778i bk14: 0a 1005778i bk15: 0a 1005778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1005777 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1005577 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005777 
n_nop = 1005711 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000144167
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005777 n_nop=1005711 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001273
n_activity=374 dram_eff=0.3422
bk0: 0a 1005778i bk1: 0a 1005779i bk2: 32a 1005720i bk3: 32a 1005721i bk4: 0a 1005775i bk5: 0a 1005776i bk6: 0a 1005776i bk7: 0a 1005776i bk8: 0a 1005776i bk9: 0a 1005776i bk10: 0a 1005776i bk11: 0a 1005777i bk12: 0a 1005777i bk13: 0a 1005778i bk14: 0a 1005778i bk15: 0a 1005778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1005777 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1005577 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005777 
n_nop = 1005711 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000138202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005777 n_nop=1005711 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001273
n_activity=374 dram_eff=0.3422
bk0: 0a 1005778i bk1: 0a 1005779i bk2: 32a 1005720i bk3: 32a 1005720i bk4: 0a 1005775i bk5: 0a 1005776i bk6: 0a 1005776i bk7: 0a 1005776i bk8: 0a 1005776i bk9: 0a 1005776i bk10: 0a 1005776i bk11: 0a 1005777i bk12: 0a 1005777i bk13: 0a 1005778i bk14: 0a 1005778i bk15: 0a 1005778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1005777 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1005577 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005777 
n_nop = 1005711 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000142179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005777 n_nop=1005706 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001352
n_activity=414 dram_eff=0.3285
bk0: 0a 1005779i bk1: 4a 1005761i bk2: 32a 1005720i bk3: 32a 1005716i bk4: 0a 1005775i bk5: 0a 1005775i bk6: 0a 1005776i bk7: 0a 1005776i bk8: 0a 1005776i bk9: 0a 1005776i bk10: 0a 1005776i bk11: 0a 1005777i bk12: 0a 1005777i bk13: 0a 1005778i bk14: 0a 1005778i bk15: 0a 1005778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 1005777 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1005554 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005777 
n_nop = 1005706 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000177972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005777 n_nop=1005710 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001273
n_activity=393 dram_eff=0.3257
bk0: 0a 1005779i bk1: 8a 1005756i bk2: 32a 1005721i bk3: 24a 1005729i bk4: 0a 1005775i bk5: 0a 1005775i bk6: 0a 1005775i bk7: 0a 1005775i bk8: 0a 1005775i bk9: 0a 1005775i bk10: 0a 1005776i bk11: 0a 1005777i bk12: 0a 1005778i bk13: 0a 1005779i bk14: 0a 1005779i bk15: 0a 1005779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1005777 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1005565 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005777 
n_nop = 1005710 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000173001

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23052, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27374, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25530, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 26900, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26812, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23302, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 26300, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26252, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22340, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27558, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25334, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 26076, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 306830
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38720
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 220064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46876
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39860
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=306830
icnt_total_pkts_simt_to_mem=111872
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04629
	minimum = 5
	maximum = 7
Network latency average = 5.04629
	minimum = 5
	maximum = 7
Slowest packet = 393192
Flit latency average = 5.00138
	minimum = 5
	maximum = 7
Slowest flit = 416537
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00305938
	minimum = 0 (at node 0)
	maximum = 0.0128246 (at node 18)
Accepted packet rate average = 0.00305938
	minimum = 0 (at node 0)
	maximum = 0.0223833 (at node 12)
Injected flit rate average = 0.00319656
	minimum = 0 (at node 0)
	maximum = 0.0128246 (at node 18)
Accepted flit rate average= 0.00319656
	minimum = 0 (at node 0)
	maximum = 0.0223833 (at node 12)
Injected packet length average = 1.04484
Accepted packet length average = 1.04484
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1943 (38 samples)
	minimum = 5 (38 samples)
	maximum = 221.342 (38 samples)
Network latency average = 21.8166 (38 samples)
	minimum = 5 (38 samples)
	maximum = 221 (38 samples)
Flit latency average = 20.839 (38 samples)
	minimum = 5 (38 samples)
	maximum = 220.658 (38 samples)
Fragmentation average = 0.00131112 (38 samples)
	minimum = 0 (38 samples)
	maximum = 18.5263 (38 samples)
Injected packet rate average = 0.0473113 (38 samples)
	minimum = 0.00658022 (38 samples)
	maximum = 0.141798 (38 samples)
Accepted packet rate average = 0.0473113 (38 samples)
	minimum = 0.0088569 (38 samples)
	maximum = 0.0866094 (38 samples)
Injected flit rate average = 0.0502197 (38 samples)
	minimum = 0.00843007 (38 samples)
	maximum = 0.141986 (38 samples)
Accepted flit rate average = 0.0502197 (38 samples)
	minimum = 0.0111774 (38 samples)
	maximum = 0.0866094 (38 samples)
Injected packet size average = 1.06147 (38 samples)
Accepted packet size average = 1.06147 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 46 sec (406 sec)
gpgpu_simulation_rate = 78221 (inst/sec)
gpgpu_simulation_rate = 1876 (cycle/sec)
gpgpu_silicon_slowdown = 373134x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
Destroy streams for kernel 39: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 1914
gpu_sim_insn = 214272
gpu_ipc =     111.9498
gpu_tot_sim_cycle = 763887
gpu_tot_sim_insn = 31972005
gpu_tot_ipc =      41.8544
gpu_tot_issued_cta = 1365
gpu_occupancy = 16.4171% 
gpu_tot_occupancy = 16.9858% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.2759
partiton_level_parallism_total  =       0.1165
partiton_level_parallism_util =       1.4667
partiton_level_parallism_util_total  =       1.5584
L2_BW  =      21.3467 GB/Sec
L2_BW_total  =       9.0509 GB/Sec
gpu_total_sim_rate=78362

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 557700
	L1I_total_cache_misses = 24391
	L1I_total_cache_miss_rate = 0.0437
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5832, Miss = 3649, Miss_rate = 0.626, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5784, Miss = 3564, Miss_rate = 0.616, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6072, Miss = 3813, Miss_rate = 0.628, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 6039, Miss = 3854, Miss_rate = 0.638, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5671, Miss = 3589, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5734, Miss = 3617, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5895, Miss = 3772, Miss_rate = 0.640, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6264, Miss = 3968, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5607, Miss = 3532, Miss_rate = 0.630, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6121, Miss = 3868, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6055, Miss = 3877, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5734, Miss = 3537, Miss_rate = 0.617, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 6023, Miss = 3936, Miss_rate = 0.653, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 6039, Miss = 3860, Miss_rate = 0.639, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5816, Miss = 3651, Miss_rate = 0.628, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 88686
	L1D_total_cache_misses = 56087
	L1D_total_cache_miss_rate = 0.6324
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30732
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 533309
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24391
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23582
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 557700

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13275, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35154912
gpgpu_n_tot_w_icount = 1098591
gpgpu_n_stall_shd_mem = 74271
# of global memory access: 90677
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55400
gpgpu_n_mem_write_global = 23582
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041664
gpgpu_n_store_insn = 377312
gpgpu_n_shmem_insn = 11555544
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 971568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:217490	W0_Idle:5031354	W0_Scoreboard:2501947	W1:4082	W2:3822	W3:3562	W4:3302	W5:3042	W6:2782	W7:2522	W8:2262	W9:2002	W10:1742	W11:1482	W12:1222	W13:962	W14:702	W15:403	W16:142701	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921999
single_issue_nums: WS0:639171	WS1:459420	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 443200 {8:55400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1697904 {72:23582,}
traffic_breakdown_coretomem[INST_ACC_R] = 79720 {8:9965,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8864000 {40:221600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 377312 {8:47164,}
traffic_breakdown_memtocore[INST_ACC_R] = 1594400 {40:39860,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 306 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	157662 	73468 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9660 	248 	28 	68866 	3650 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	44856 	24041 	25442 	34090 	112203 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	599 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008303 n_nop=1008234 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001309
n_activity=414 dram_eff=0.3188
bk0: 2a 1008290i bk1: 0a 1008304i bk2: 32a 1008246i bk3: 32a 1008244i bk4: 0a 1008302i bk5: 0a 1008302i bk6: 0a 1008302i bk7: 0a 1008302i bk8: 0a 1008302i bk9: 0a 1008302i bk10: 0a 1008302i bk11: 0a 1008303i bk12: 0a 1008303i bk13: 0a 1008304i bk14: 0a 1008304i bk15: 0a 1008304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 1008303 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1008086 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008303 
n_nop = 1008234 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00015174
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008303 n_nop=1008237 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001269
n_activity=374 dram_eff=0.3422
bk0: 0a 1008304i bk1: 0a 1008305i bk2: 32a 1008245i bk3: 32a 1008244i bk4: 0a 1008301i bk5: 0a 1008302i bk6: 0a 1008302i bk7: 0a 1008302i bk8: 0a 1008302i bk9: 0a 1008302i bk10: 0a 1008302i bk11: 0a 1008303i bk12: 0a 1008303i bk13: 0a 1008304i bk14: 0a 1008304i bk15: 0a 1008304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1008303 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1008103 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008303 
n_nop = 1008237 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000143806
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008303 n_nop=1008237 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001269
n_activity=374 dram_eff=0.3422
bk0: 0a 1008304i bk1: 0a 1008305i bk2: 32a 1008246i bk3: 32a 1008247i bk4: 0a 1008301i bk5: 0a 1008302i bk6: 0a 1008302i bk7: 0a 1008302i bk8: 0a 1008302i bk9: 0a 1008302i bk10: 0a 1008302i bk11: 0a 1008303i bk12: 0a 1008303i bk13: 0a 1008304i bk14: 0a 1008304i bk15: 0a 1008304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1008303 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1008103 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008303 
n_nop = 1008237 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000137855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008303 n_nop=1008237 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001269
n_activity=374 dram_eff=0.3422
bk0: 0a 1008304i bk1: 0a 1008305i bk2: 32a 1008246i bk3: 32a 1008246i bk4: 0a 1008301i bk5: 0a 1008302i bk6: 0a 1008302i bk7: 0a 1008302i bk8: 0a 1008302i bk9: 0a 1008302i bk10: 0a 1008302i bk11: 0a 1008303i bk12: 0a 1008303i bk13: 0a 1008304i bk14: 0a 1008304i bk15: 0a 1008304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1008303 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1008103 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008303 
n_nop = 1008237 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000141822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008303 n_nop=1008232 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001349
n_activity=414 dram_eff=0.3285
bk0: 0a 1008305i bk1: 4a 1008287i bk2: 32a 1008246i bk3: 32a 1008242i bk4: 0a 1008301i bk5: 0a 1008301i bk6: 0a 1008302i bk7: 0a 1008302i bk8: 0a 1008302i bk9: 0a 1008302i bk10: 0a 1008302i bk11: 0a 1008303i bk12: 0a 1008303i bk13: 0a 1008304i bk14: 0a 1008304i bk15: 0a 1008304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 1008303 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1008080 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008303 
n_nop = 1008232 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000177526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008303 n_nop=1008236 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001269
n_activity=393 dram_eff=0.3257
bk0: 0a 1008305i bk1: 8a 1008282i bk2: 32a 1008247i bk3: 24a 1008255i bk4: 0a 1008301i bk5: 0a 1008301i bk6: 0a 1008301i bk7: 0a 1008301i bk8: 0a 1008301i bk9: 0a 1008301i bk10: 0a 1008302i bk11: 0a 1008303i bk12: 0a 1008304i bk13: 0a 1008305i bk14: 0a 1008305i bk15: 0a 1008305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1008303 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1008091 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008303 
n_nop = 1008236 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000172567

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23052, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27374, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25530, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 27496, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26812, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23302, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 26932, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26252, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22340, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27558, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25334, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 26672, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 308654
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38720
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 221600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47164
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39860
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=308654
icnt_total_pkts_simt_to_mem=112544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.2283
	minimum = 5
	maximum = 94
Network latency average = 18.159
	minimum = 5
	maximum = 93
Slowest packet = 397358
Flit latency average = 17.3522
	minimum = 5
	maximum = 93
Slowest flit = 420885
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0455126
	minimum = 0 (at node 8)
	maximum = 0.330199 (at node 21)
Accepted packet rate average = 0.0455126
	minimum = 0 (at node 8)
	maximum = 0.117032 (at node 0)
Injected flit rate average = 0.0482991
	minimum = 0 (at node 8)
	maximum = 0.330199 (at node 21)
Accepted flit rate average= 0.0482991
	minimum = 0 (at node 8)
	maximum = 0.120167 (at node 21)
Injected packet length average = 1.06122
Accepted packet length average = 1.06122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.067 (39 samples)
	minimum = 5 (39 samples)
	maximum = 218.077 (39 samples)
Network latency average = 21.7229 (39 samples)
	minimum = 5 (39 samples)
	maximum = 217.718 (39 samples)
Flit latency average = 20.7496 (39 samples)
	minimum = 5 (39 samples)
	maximum = 217.385 (39 samples)
Fragmentation average = 0.0012775 (39 samples)
	minimum = 0 (39 samples)
	maximum = 18.0513 (39 samples)
Injected packet rate average = 0.0472652 (39 samples)
	minimum = 0.00641149 (39 samples)
	maximum = 0.146628 (39 samples)
Accepted packet rate average = 0.0472652 (39 samples)
	minimum = 0.0086298 (39 samples)
	maximum = 0.0873895 (39 samples)
Injected flit rate average = 0.0501705 (39 samples)
	minimum = 0.00821392 (39 samples)
	maximum = 0.146812 (39 samples)
Accepted flit rate average = 0.0501705 (39 samples)
	minimum = 0.0108908 (39 samples)
	maximum = 0.0874699 (39 samples)
Injected packet size average = 1.06147 (39 samples)
Accepted packet size average = 1.06147 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 48 sec (408 sec)
gpgpu_simulation_rate = 78362 (inst/sec)
gpgpu_simulation_rate = 1872 (cycle/sec)
gpgpu_silicon_slowdown = 373931x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 40: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 791017
gpu_tot_sim_insn = 31992510
gpu_tot_ipc =      40.4448
gpu_tot_issued_cta = 1366
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.8950% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1125
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5579
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =       8.7448 GB/Sec
gpu_total_sim_rate=76905

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 559390
	L1I_total_cache_misses = 24406
	L1I_total_cache_miss_rate = 0.0436
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5832, Miss = 3649, Miss_rate = 0.626, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5784, Miss = 3564, Miss_rate = 0.616, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6072, Miss = 3813, Miss_rate = 0.628, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 6039, Miss = 3854, Miss_rate = 0.638, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5671, Miss = 3589, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5734, Miss = 3617, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5895, Miss = 3772, Miss_rate = 0.640, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6264, Miss = 3968, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5638, Miss = 3548, Miss_rate = 0.629, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6121, Miss = 3868, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6055, Miss = 3877, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5734, Miss = 3537, Miss_rate = 0.617, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 6023, Miss = 3936, Miss_rate = 0.653, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 6039, Miss = 3860, Miss_rate = 0.639, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5816, Miss = 3651, Miss_rate = 0.628, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 88717
	L1D_total_cache_misses = 56103
	L1D_total_cache_miss_rate = 0.6324
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30735
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30690
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 534984
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24406
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65120
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23597
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 559390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13275, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35250048
gpgpu_n_tot_w_icount = 1101564
gpgpu_n_stall_shd_mem = 74775
# of global memory access: 90708
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55416
gpgpu_n_mem_write_global = 23597
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041920
gpgpu_n_store_insn = 377552
gpgpu_n_shmem_insn = 11560240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 971616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 33264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:217490	W0_Idle:5062647	W0_Scoreboard:2521939	W1:4396	W2:4116	W3:3836	W4:3556	W5:3276	W6:2996	W7:2716	W8:2436	W9:2156	W10:1876	W11:1596	W12:1316	W13:1036	W14:756	W15:434	W16:143067	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921999
single_issue_nums: WS0:642144	WS1:459420	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 443328 {8:55416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1698984 {72:23597,}
traffic_breakdown_coretomem[INST_ACC_R] = 79840 {8:9980,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8866560 {40:221664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 377552 {8:47194,}
traffic_breakdown_memtocore[INST_ACC_R] = 1596800 {40:39920,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 305 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	157756 	73468 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9675 	248 	28 	68897 	3650 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	44950 	24041 	25442 	34090 	112203 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	610 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1044114 n_nop=1044045 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001264
n_activity=414 dram_eff=0.3188
bk0: 2a 1044101i bk1: 0a 1044115i bk2: 32a 1044057i bk3: 32a 1044055i bk4: 0a 1044113i bk5: 0a 1044113i bk6: 0a 1044113i bk7: 0a 1044113i bk8: 0a 1044113i bk9: 0a 1044113i bk10: 0a 1044113i bk11: 0a 1044114i bk12: 0a 1044114i bk13: 0a 1044115i bk14: 0a 1044115i bk15: 0a 1044115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1044114 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1043897 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1044114 
n_nop = 1044045 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000146536
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1044114 n_nop=1044048 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001226
n_activity=374 dram_eff=0.3422
bk0: 0a 1044115i bk1: 0a 1044116i bk2: 32a 1044056i bk3: 32a 1044055i bk4: 0a 1044112i bk5: 0a 1044113i bk6: 0a 1044113i bk7: 0a 1044113i bk8: 0a 1044113i bk9: 0a 1044113i bk10: 0a 1044113i bk11: 0a 1044114i bk12: 0a 1044114i bk13: 0a 1044115i bk14: 0a 1044115i bk15: 0a 1044115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 1044114 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1043914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1044114 
n_nop = 1044048 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000138874
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1044114 n_nop=1044048 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001226
n_activity=374 dram_eff=0.3422
bk0: 0a 1044115i bk1: 0a 1044116i bk2: 32a 1044057i bk3: 32a 1044058i bk4: 0a 1044112i bk5: 0a 1044113i bk6: 0a 1044113i bk7: 0a 1044113i bk8: 0a 1044113i bk9: 0a 1044113i bk10: 0a 1044113i bk11: 0a 1044114i bk12: 0a 1044114i bk13: 0a 1044115i bk14: 0a 1044115i bk15: 0a 1044115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 1044114 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1043914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1044114 
n_nop = 1044048 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000133127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1044114 n_nop=1044048 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001226
n_activity=374 dram_eff=0.3422
bk0: 0a 1044115i bk1: 0a 1044116i bk2: 32a 1044057i bk3: 32a 1044057i bk4: 0a 1044112i bk5: 0a 1044113i bk6: 0a 1044113i bk7: 0a 1044113i bk8: 0a 1044113i bk9: 0a 1044113i bk10: 0a 1044113i bk11: 0a 1044114i bk12: 0a 1044114i bk13: 0a 1044115i bk14: 0a 1044115i bk15: 0a 1044115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 1044114 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1043914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1044114 
n_nop = 1044048 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000136958
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1044114 n_nop=1044043 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001303
n_activity=414 dram_eff=0.3285
bk0: 0a 1044116i bk1: 4a 1044098i bk2: 32a 1044057i bk3: 32a 1044053i bk4: 0a 1044112i bk5: 0a 1044112i bk6: 0a 1044113i bk7: 0a 1044113i bk8: 0a 1044113i bk9: 0a 1044113i bk10: 0a 1044113i bk11: 0a 1044114i bk12: 0a 1044114i bk13: 0a 1044115i bk14: 0a 1044115i bk15: 0a 1044115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 1044114 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1043891 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1044114 
n_nop = 1044043 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000171437
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1044114 n_nop=1044047 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001226
n_activity=393 dram_eff=0.3257
bk0: 0a 1044116i bk1: 8a 1044093i bk2: 32a 1044058i bk3: 24a 1044066i bk4: 0a 1044112i bk5: 0a 1044112i bk6: 0a 1044112i bk7: 0a 1044112i bk8: 0a 1044112i bk9: 0a 1044112i bk10: 0a 1044113i bk11: 0a 1044114i bk12: 0a 1044115i bk13: 0a 1044116i bk14: 0a 1044116i bk15: 0a 1044116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 1044114 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1043902 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1044114 
n_nop = 1044047 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000166648

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23060, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27374, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25538, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 27530, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26820, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23302, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 26970, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26252, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22348, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27562, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25342, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 26710, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 308808
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47194
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38780
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 221664
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47194
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=308808
icnt_total_pkts_simt_to_mem=112605
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 397756
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 421198
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 8)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 8)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 8)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 8)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6172 (40 samples)
	minimum = 5 (40 samples)
	maximum = 212.775 (40 samples)
Network latency average = 21.3067 (40 samples)
	minimum = 5 (40 samples)
	maximum = 212.425 (40 samples)
Flit latency average = 20.3558 (40 samples)
	minimum = 5 (40 samples)
	maximum = 212.075 (40 samples)
Fragmentation average = 0.00124556 (40 samples)
	minimum = 0 (40 samples)
	maximum = 17.6 (40 samples)
Injected packet rate average = 0.0460904 (40 samples)
	minimum = 0.0062512 (40 samples)
	maximum = 0.143005 (40 samples)
Accepted packet rate average = 0.0460904 (40 samples)
	minimum = 0.00841406 (40 samples)
	maximum = 0.0853467 (40 samples)
Injected flit rate average = 0.0489235 (40 samples)
	minimum = 0.00800857 (40 samples)
	maximum = 0.143198 (40 samples)
Accepted flit rate average = 0.0489235 (40 samples)
	minimum = 0.0106185 (40 samples)
	maximum = 0.085425 (40 samples)
Injected packet size average = 1.06147 (40 samples)
Accepted packet size average = 1.06147 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 56 sec (416 sec)
gpgpu_simulation_rate = 76905 (inst/sec)
gpgpu_simulation_rate = 1901 (cycle/sec)
gpgpu_silicon_slowdown = 368227x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z13lud_perimeterPfii'
Destroy streams for kernel 41: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 25104
gpu_sim_insn = 39360
gpu_ipc =       1.5679
gpu_tot_sim_cycle = 816121
gpu_tot_sim_insn = 32031870
gpu_tot_ipc =      39.2489
gpu_tot_issued_cta = 1368
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.7299% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.0124
partiton_level_parallism_total  =       0.1094
partiton_level_parallism_util =       1.0032
partiton_level_parallism_util_total  =       1.5549
L2_BW  =       1.0029 GB/Sec
L2_BW_total  =       8.5067 GB/Sec
gpu_total_sim_rate=76085

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560610
	L1I_total_cache_misses = 24560
	L1I_total_cache_miss_rate = 0.0438
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5832, Miss = 3649, Miss_rate = 0.626, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5784, Miss = 3564, Miss_rate = 0.616, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6072, Miss = 3813, Miss_rate = 0.628, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 6039, Miss = 3854, Miss_rate = 0.638, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5671, Miss = 3589, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5734, Miss = 3617, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5895, Miss = 3772, Miss_rate = 0.640, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6264, Miss = 3968, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5638, Miss = 3548, Miss_rate = 0.629, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6200, Miss = 3916, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6134, Miss = 3925, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5734, Miss = 3537, Miss_rate = 0.617, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 6023, Miss = 3936, Miss_rate = 0.653, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 6039, Miss = 3860, Miss_rate = 0.639, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5816, Miss = 3651, Miss_rate = 0.628, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 88875
	L1D_total_cache_misses = 56199
	L1D_total_cache_miss_rate = 0.6323
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30753
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30708
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 536050
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24560
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65216
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23659
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 560610

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1368, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13275, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35327232
gpgpu_n_tot_w_icount = 1103976
gpgpu_n_stall_shd_mem = 75223
# of global memory access: 90866
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55512
gpgpu_n_mem_write_global = 23659
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1043456
gpgpu_n_store_insn = 378544
gpgpu_n_shmem_insn = 11572976
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 972000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 33712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:217584	W0_Idle:5135853	W0_Scoreboard:2546631	W1:4396	W2:4116	W3:3836	W4:3556	W5:3276	W6:2996	W7:2716	W8:2436	W9:2156	W10:1876	W11:1596	W12:1316	W13:1036	W14:756	W15:434	W16:145425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:922053
single_issue_nums: WS0:644556	WS1:459420	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 444096 {8:55512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1703448 {72:23659,}
traffic_breakdown_coretomem[INST_ACC_R] = 81072 {8:10134,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8881920 {40:222048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 378544 {8:47318,}
traffic_breakdown_memtocore[INST_ACC_R] = 1621440 {40:40536,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 305 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158264 	73468 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9828 	249 	28 	69055 	3650 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45458 	24041 	25442 	34090 	112203 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	636 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077250 n_nop=1077181 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001225
n_activity=414 dram_eff=0.3188
bk0: 2a 1077237i bk1: 0a 1077251i bk2: 32a 1077193i bk3: 32a 1077191i bk4: 0a 1077249i bk5: 0a 1077249i bk6: 0a 1077249i bk7: 0a 1077249i bk8: 0a 1077249i bk9: 0a 1077249i bk10: 0a 1077249i bk11: 0a 1077250i bk12: 0a 1077250i bk13: 0a 1077251i bk14: 0a 1077251i bk15: 0a 1077251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 1077250 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1077033 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077250 
n_nop = 1077181 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000142028
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077250 n_nop=1077184 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=374 dram_eff=0.3422
bk0: 0a 1077251i bk1: 0a 1077252i bk2: 32a 1077192i bk3: 32a 1077191i bk4: 0a 1077248i bk5: 0a 1077249i bk6: 0a 1077249i bk7: 0a 1077249i bk8: 0a 1077249i bk9: 0a 1077249i bk10: 0a 1077249i bk11: 0a 1077250i bk12: 0a 1077250i bk13: 0a 1077251i bk14: 0a 1077251i bk15: 0a 1077251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 1077250 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1077050 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077250 
n_nop = 1077184 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000134602
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077250 n_nop=1077184 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=374 dram_eff=0.3422
bk0: 0a 1077251i bk1: 0a 1077252i bk2: 32a 1077193i bk3: 32a 1077194i bk4: 0a 1077248i bk5: 0a 1077249i bk6: 0a 1077249i bk7: 0a 1077249i bk8: 0a 1077249i bk9: 0a 1077249i bk10: 0a 1077249i bk11: 0a 1077250i bk12: 0a 1077250i bk13: 0a 1077251i bk14: 0a 1077251i bk15: 0a 1077251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 1077250 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1077050 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077250 
n_nop = 1077184 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000129032
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077250 n_nop=1077184 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=374 dram_eff=0.3422
bk0: 0a 1077251i bk1: 0a 1077252i bk2: 32a 1077193i bk3: 32a 1077193i bk4: 0a 1077248i bk5: 0a 1077249i bk6: 0a 1077249i bk7: 0a 1077249i bk8: 0a 1077249i bk9: 0a 1077249i bk10: 0a 1077249i bk11: 0a 1077250i bk12: 0a 1077250i bk13: 0a 1077251i bk14: 0a 1077251i bk15: 0a 1077251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 1077250 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1077050 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077250 
n_nop = 1077184 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000132745
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077250 n_nop=1077179 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001262
n_activity=414 dram_eff=0.3285
bk0: 0a 1077252i bk1: 4a 1077234i bk2: 32a 1077193i bk3: 32a 1077189i bk4: 0a 1077248i bk5: 0a 1077248i bk6: 0a 1077249i bk7: 0a 1077249i bk8: 0a 1077249i bk9: 0a 1077249i bk10: 0a 1077249i bk11: 0a 1077250i bk12: 0a 1077250i bk13: 0a 1077251i bk14: 0a 1077251i bk15: 0a 1077251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1077250 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1077027 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077250 
n_nop = 1077179 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000166164
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077250 n_nop=1077183 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=393 dram_eff=0.3257
bk0: 0a 1077252i bk1: 8a 1077229i bk2: 32a 1077194i bk3: 24a 1077202i bk4: 0a 1077248i bk5: 0a 1077248i bk6: 0a 1077248i bk7: 0a 1077248i bk8: 0a 1077248i bk9: 0a 1077248i bk10: 0a 1077249i bk11: 0a 1077250i bk12: 0a 1077251i bk13: 0a 1077252i bk14: 0a 1077252i bk15: 0a 1077252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 1077250 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1077038 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077250 
n_nop = 1077183 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161522

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23116, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27438, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25586, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 27770, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26868, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23350, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27184, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26300, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22396, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27610, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25390, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 26924, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 309932
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39396
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 222048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47318
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40536
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=309932
icnt_total_pkts_simt_to_mem=112979
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04387
	minimum = 5
	maximum = 6
Network latency average = 5.04387
	minimum = 5
	maximum = 6
Slowest packet = 397817
Flit latency average = 5.00067
	minimum = 5
	maximum = 6
Slowest flit = 421414
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00211859
	minimum = 0 (at node 0)
	maximum = 0.00956023 (at node 18)
Accepted packet rate average = 0.00211859
	minimum = 0 (at node 0)
	maximum = 0.0223869 (at node 9)
Injected flit rate average = 0.00221007
	minimum = 0 (at node 0)
	maximum = 0.00956023 (at node 18)
Accepted flit rate average= 0.00221007
	minimum = 0 (at node 0)
	maximum = 0.0223869 (at node 9)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1885 (41 samples)
	minimum = 5 (41 samples)
	maximum = 207.732 (41 samples)
Network latency average = 20.91 (41 samples)
	minimum = 5 (41 samples)
	maximum = 207.39 (41 samples)
Flit latency average = 19.9813 (41 samples)
	minimum = 5 (41 samples)
	maximum = 207.049 (41 samples)
Fragmentation average = 0.00121518 (41 samples)
	minimum = 0 (41 samples)
	maximum = 17.1707 (41 samples)
Injected packet rate average = 0.0450179 (41 samples)
	minimum = 0.00609874 (41 samples)
	maximum = 0.13975 (41 samples)
Accepted packet rate average = 0.0450179 (41 samples)
	minimum = 0.00820884 (41 samples)
	maximum = 0.0838111 (41 samples)
Injected flit rate average = 0.0477842 (41 samples)
	minimum = 0.00781324 (41 samples)
	maximum = 0.139938 (41 samples)
Accepted flit rate average = 0.0477842 (41 samples)
	minimum = 0.0103595 (41 samples)
	maximum = 0.0838875 (41 samples)
Injected packet size average = 1.06145 (41 samples)
Accepted packet size average = 1.06145 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 1 sec (421 sec)
gpgpu_simulation_rate = 76085 (inst/sec)
gpgpu_simulation_rate = 1938 (cycle/sec)
gpgpu_silicon_slowdown = 361197x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
Destroy streams for kernel 42: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 2414
gpu_sim_insn = 95232
gpu_ipc =      39.4499
gpu_tot_sim_cycle = 818535
gpu_tot_sim_insn = 32127102
gpu_tot_ipc =      39.2495
gpu_tot_issued_cta = 1372
gpu_occupancy = 16.4758% 
gpu_tot_occupancy = 16.7294% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.1135
partiton_level_parallism_total  =       0.1095
partiton_level_parallism_util =       1.0960
partiton_level_parallism_util_total  =       1.5529
L2_BW  =       8.9823 GB/Sec
L2_BW_total  =       8.5081 GB/Sec
gpu_total_sim_rate=75950

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 562114
	L1I_total_cache_misses = 24704
	L1I_total_cache_miss_rate = 0.0439
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5832, Miss = 3649, Miss_rate = 0.626, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5784, Miss = 3564, Miss_rate = 0.616, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6072, Miss = 3813, Miss_rate = 0.628, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 6039, Miss = 3854, Miss_rate = 0.638, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5671, Miss = 3589, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5734, Miss = 3617, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5895, Miss = 3772, Miss_rate = 0.640, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6264, Miss = 3968, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5638, Miss = 3548, Miss_rate = 0.629, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6200, Miss = 3916, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6134, Miss = 3925, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5798, Miss = 3585, Miss_rate = 0.618, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 6087, Miss = 3984, Miss_rate = 0.655, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 6103, Miss = 3908, Miss_rate = 0.640, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5880, Miss = 3699, Miss_rate = 0.629, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 89131
	L1D_total_cache_misses = 56391
	L1D_total_cache_miss_rate = 0.6327
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30849
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30804
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 537410
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24704
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65408
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23723
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 562114

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13275, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35422464
gpgpu_n_tot_w_icount = 1106952
gpgpu_n_stall_shd_mem = 75351
# of global memory access: 91122
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55704
gpgpu_n_mem_write_global = 23723
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046528
gpgpu_n_store_insn = 379568
gpgpu_n_shmem_insn = 11607792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 975072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 33712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:217928	W0_Idle:5141436	W0_Scoreboard:2555132	W1:4396	W2:4116	W3:3836	W4:3556	W5:3276	W6:2996	W7:2716	W8:2436	W9:2156	W10:1876	W11:1596	W12:1316	W13:1036	W14:756	W15:434	W16:145425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925029
single_issue_nums: WS0:646044	WS1:460908	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 445632 {8:55704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1708056 {72:23723,}
traffic_breakdown_coretomem[INST_ACC_R] = 81216 {8:10152,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912640 {40:222816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 379568 {8:47446,}
traffic_breakdown_memtocore[INST_ACC_R] = 1624320 {40:40608,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 305 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159160 	73468 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9845 	250 	28 	69311 	3650 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45611 	24146 	25682 	34339 	112352 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	641 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080436 n_nop=1080367 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001222
n_activity=414 dram_eff=0.3188
bk0: 2a 1080423i bk1: 0a 1080437i bk2: 32a 1080379i bk3: 32a 1080377i bk4: 0a 1080435i bk5: 0a 1080435i bk6: 0a 1080435i bk7: 0a 1080435i bk8: 0a 1080435i bk9: 0a 1080435i bk10: 0a 1080435i bk11: 0a 1080436i bk12: 0a 1080436i bk13: 0a 1080437i bk14: 0a 1080437i bk15: 0a 1080437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 1080436 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1080219 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080436 
n_nop = 1080367 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00014161
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080436 n_nop=1080370 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001185
n_activity=374 dram_eff=0.3422
bk0: 0a 1080437i bk1: 0a 1080438i bk2: 32a 1080378i bk3: 32a 1080377i bk4: 0a 1080434i bk5: 0a 1080435i bk6: 0a 1080435i bk7: 0a 1080435i bk8: 0a 1080435i bk9: 0a 1080435i bk10: 0a 1080435i bk11: 0a 1080436i bk12: 0a 1080436i bk13: 0a 1080437i bk14: 0a 1080437i bk15: 0a 1080437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1080436 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1080236 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080436 
n_nop = 1080370 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000134205
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080436 n_nop=1080370 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001185
n_activity=374 dram_eff=0.3422
bk0: 0a 1080437i bk1: 0a 1080438i bk2: 32a 1080379i bk3: 32a 1080380i bk4: 0a 1080434i bk5: 0a 1080435i bk6: 0a 1080435i bk7: 0a 1080435i bk8: 0a 1080435i bk9: 0a 1080435i bk10: 0a 1080435i bk11: 0a 1080436i bk12: 0a 1080436i bk13: 0a 1080437i bk14: 0a 1080437i bk15: 0a 1080437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1080436 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1080236 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080436 
n_nop = 1080370 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000128652
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080436 n_nop=1080370 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001185
n_activity=374 dram_eff=0.3422
bk0: 0a 1080437i bk1: 0a 1080438i bk2: 32a 1080379i bk3: 32a 1080379i bk4: 0a 1080434i bk5: 0a 1080435i bk6: 0a 1080435i bk7: 0a 1080435i bk8: 0a 1080435i bk9: 0a 1080435i bk10: 0a 1080435i bk11: 0a 1080436i bk12: 0a 1080436i bk13: 0a 1080437i bk14: 0a 1080437i bk15: 0a 1080437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1080436 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1080236 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080436 
n_nop = 1080370 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000132354
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080436 n_nop=1080365 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001259
n_activity=414 dram_eff=0.3285
bk0: 0a 1080438i bk1: 4a 1080420i bk2: 32a 1080379i bk3: 32a 1080375i bk4: 0a 1080434i bk5: 0a 1080434i bk6: 0a 1080435i bk7: 0a 1080435i bk8: 0a 1080435i bk9: 0a 1080435i bk10: 0a 1080435i bk11: 0a 1080436i bk12: 0a 1080436i bk13: 0a 1080437i bk14: 0a 1080437i bk15: 0a 1080437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1080436 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1080213 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080436 
n_nop = 1080365 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000165674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080436 n_nop=1080369 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001185
n_activity=393 dram_eff=0.3257
bk0: 0a 1080438i bk1: 8a 1080415i bk2: 32a 1080380i bk3: 24a 1080388i bk4: 0a 1080434i bk5: 0a 1080434i bk6: 0a 1080434i bk7: 0a 1080434i bk8: 0a 1080434i bk9: 0a 1080434i bk10: 0a 1080435i bk11: 0a 1080436i bk12: 0a 1080437i bk13: 0a 1080438i bk14: 0a 1080438i bk15: 0a 1080438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1080436 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1080224 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080436 
n_nop = 1080369 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161046

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23116, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27438, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25586, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 28066, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26868, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23374, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27484, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26324, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22396, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27634, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25390, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 27224, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 310900
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39468
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 222816
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40608
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=310900
icnt_total_pkts_simt_to_mem=113317
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.3945
	minimum = 5
	maximum = 118
Network latency average = 25.3559
	minimum = 5
	maximum = 118
Slowest packet = 399913
Flit latency average = 24.3093
	minimum = 5
	maximum = 118
Slowest flit = 423572
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0190555
	minimum = 0 (at node 0)
	maximum = 0.124275 (at node 21)
Accepted packet rate average = 0.0190555
	minimum = 0 (at node 0)
	maximum = 0.102734 (at node 11)
Injected flit rate average = 0.0200374
	minimum = 0 (at node 0)
	maximum = 0.124275 (at node 21)
Accepted flit rate average= 0.0200374
	minimum = 0 (at node 0)
	maximum = 0.102734 (at node 11)
Injected packet length average = 1.05153
Accepted packet length average = 1.05153
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2649 (42 samples)
	minimum = 5 (42 samples)
	maximum = 205.595 (42 samples)
Network latency average = 21.0159 (42 samples)
	minimum = 5 (42 samples)
	maximum = 205.262 (42 samples)
Flit latency average = 20.0844 (42 samples)
	minimum = 5 (42 samples)
	maximum = 204.929 (42 samples)
Fragmentation average = 0.00118625 (42 samples)
	minimum = 0 (42 samples)
	maximum = 16.7619 (42 samples)
Injected packet rate average = 0.0443998 (42 samples)
	minimum = 0.00595353 (42 samples)
	maximum = 0.139382 (42 samples)
Accepted packet rate average = 0.0443998 (42 samples)
	minimum = 0.00801339 (42 samples)
	maximum = 0.0842616 (42 samples)
Injected flit rate average = 0.0471235 (42 samples)
	minimum = 0.00762721 (42 samples)
	maximum = 0.139565 (42 samples)
Accepted flit rate average = 0.0471235 (42 samples)
	minimum = 0.0101129 (42 samples)
	maximum = 0.0843362 (42 samples)
Injected packet size average = 1.06135 (42 samples)
Accepted packet size average = 1.06135 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 3 sec (423 sec)
gpgpu_simulation_rate = 75950 (inst/sec)
gpgpu_simulation_rate = 1935 (cycle/sec)
gpgpu_silicon_slowdown = 361757x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e320..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e330..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 43: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 845665
gpu_tot_sim_insn = 32147607
gpu_tot_ipc =      38.0146
gpu_tot_issued_cta = 1373
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.6418% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1060
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5525
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =       8.2392 GB/Sec
gpu_total_sim_rate=75111

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 563804
	L1I_total_cache_misses = 24719
	L1I_total_cache_miss_rate = 0.0438
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5863, Miss = 3665, Miss_rate = 0.625, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5784, Miss = 3564, Miss_rate = 0.616, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6072, Miss = 3813, Miss_rate = 0.628, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 6039, Miss = 3854, Miss_rate = 0.638, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5671, Miss = 3589, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5734, Miss = 3617, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5895, Miss = 3772, Miss_rate = 0.640, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6264, Miss = 3968, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5638, Miss = 3548, Miss_rate = 0.629, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6200, Miss = 3916, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6134, Miss = 3925, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5798, Miss = 3585, Miss_rate = 0.618, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 6087, Miss = 3984, Miss_rate = 0.655, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 6103, Miss = 3908, Miss_rate = 0.640, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5880, Miss = 3699, Miss_rate = 0.629, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 89162
	L1D_total_cache_misses = 56407
	L1D_total_cache_miss_rate = 0.6326
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30852
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30807
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 539085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24719
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23738
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 563804

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1373, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16248, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35517600
gpgpu_n_tot_w_icount = 1109925
gpgpu_n_stall_shd_mem = 75855
# of global memory access: 91153
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55720
gpgpu_n_mem_write_global = 23738
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046784
gpgpu_n_store_insn = 379808
gpgpu_n_shmem_insn = 11612488
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 975120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:217928	W0_Idle:5172729	W0_Scoreboard:2575124	W1:4710	W2:4410	W3:4110	W4:3810	W5:3510	W6:3210	W7:2910	W8:2610	W9:2310	W10:2010	W11:1710	W12:1410	W13:1110	W14:810	W15:465	W16:145791	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925029
single_issue_nums: WS0:649017	WS1:460908	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 445760 {8:55720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1709136 {72:23738,}
traffic_breakdown_coretomem[INST_ACC_R] = 81336 {8:10167,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8915200 {40:222880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 379808 {8:47476,}
traffic_breakdown_memtocore[INST_ACC_R] = 1626720 {40:40668,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 304 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159254 	73468 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9860 	250 	28 	69342 	3650 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45705 	24146 	25682 	34339 	112352 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	652 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116247 n_nop=1116178 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001183
n_activity=414 dram_eff=0.3188
bk0: 2a 1116234i bk1: 0a 1116248i bk2: 32a 1116190i bk3: 32a 1116188i bk4: 0a 1116246i bk5: 0a 1116246i bk6: 0a 1116246i bk7: 0a 1116246i bk8: 0a 1116246i bk9: 0a 1116246i bk10: 0a 1116246i bk11: 0a 1116247i bk12: 0a 1116247i bk13: 0a 1116248i bk14: 0a 1116248i bk15: 0a 1116248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1116247 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1116030 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116247 
n_nop = 1116178 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000137066
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116247 n_nop=1116181 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001147
n_activity=374 dram_eff=0.3422
bk0: 0a 1116248i bk1: 0a 1116249i bk2: 32a 1116189i bk3: 32a 1116188i bk4: 0a 1116245i bk5: 0a 1116246i bk6: 0a 1116246i bk7: 0a 1116246i bk8: 0a 1116246i bk9: 0a 1116246i bk10: 0a 1116246i bk11: 0a 1116247i bk12: 0a 1116247i bk13: 0a 1116248i bk14: 0a 1116248i bk15: 0a 1116248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1116247 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1116047 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116247 
n_nop = 1116181 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0001299
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116247 n_nop=1116181 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001147
n_activity=374 dram_eff=0.3422
bk0: 0a 1116248i bk1: 0a 1116249i bk2: 32a 1116190i bk3: 32a 1116191i bk4: 0a 1116245i bk5: 0a 1116246i bk6: 0a 1116246i bk7: 0a 1116246i bk8: 0a 1116246i bk9: 0a 1116246i bk10: 0a 1116246i bk11: 0a 1116247i bk12: 0a 1116247i bk13: 0a 1116248i bk14: 0a 1116248i bk15: 0a 1116248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1116247 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1116047 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116247 
n_nop = 1116181 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000124524
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116247 n_nop=1116181 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001147
n_activity=374 dram_eff=0.3422
bk0: 0a 1116248i bk1: 0a 1116249i bk2: 32a 1116190i bk3: 32a 1116190i bk4: 0a 1116245i bk5: 0a 1116246i bk6: 0a 1116246i bk7: 0a 1116246i bk8: 0a 1116246i bk9: 0a 1116246i bk10: 0a 1116246i bk11: 0a 1116247i bk12: 0a 1116247i bk13: 0a 1116248i bk14: 0a 1116248i bk15: 0a 1116248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1116247 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1116047 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116247 
n_nop = 1116181 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000128108
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116247 n_nop=1116176 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001218
n_activity=414 dram_eff=0.3285
bk0: 0a 1116249i bk1: 4a 1116231i bk2: 32a 1116190i bk3: 32a 1116186i bk4: 0a 1116245i bk5: 0a 1116245i bk6: 0a 1116246i bk7: 0a 1116246i bk8: 0a 1116246i bk9: 0a 1116246i bk10: 0a 1116246i bk11: 0a 1116247i bk12: 0a 1116247i bk13: 0a 1116248i bk14: 0a 1116248i bk15: 0a 1116248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 1116247 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1116024 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116247 
n_nop = 1116176 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000160359
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116247 n_nop=1116180 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001147
n_activity=393 dram_eff=0.3257
bk0: 0a 1116249i bk1: 8a 1116226i bk2: 32a 1116191i bk3: 24a 1116199i bk4: 0a 1116245i bk5: 0a 1116245i bk6: 0a 1116245i bk7: 0a 1116245i bk8: 0a 1116245i bk9: 0a 1116245i bk10: 0a 1116246i bk11: 0a 1116247i bk12: 0a 1116248i bk13: 0a 1116249i bk14: 0a 1116249i bk15: 0a 1116249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1116247 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1116035 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116247 
n_nop = 1116180 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000155879

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23124, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27438, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25594, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 28096, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26876, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23374, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27522, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26324, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22404, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27638, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25398, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 27266, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 311054
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39528
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 222880
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47476
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40668
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=311054
icnt_total_pkts_simt_to_mem=113378
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 400634
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 424217
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 1)
	maximum = 0.00169554 (at node 0)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 1)
	maximum = 0.00567637 (at node 0)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 1)
	maximum = 0.00224843 (at node 0)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 1)
	maximum = 0.00567637 (at node 0)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8651 (43 samples)
	minimum = 5 (43 samples)
	maximum = 200.953 (43 samples)
Network latency average = 20.6452 (43 samples)
	minimum = 5 (43 samples)
	maximum = 200.628 (43 samples)
Flit latency average = 19.7336 (43 samples)
	minimum = 5 (43 samples)
	maximum = 200.279 (43 samples)
Fragmentation average = 0.00115866 (43 samples)
	minimum = 0 (43 samples)
	maximum = 16.3721 (43 samples)
Injected packet rate average = 0.0433736 (43 samples)
	minimum = 0.00581507 (43 samples)
	maximum = 0.13618 (43 samples)
Accepted packet rate average = 0.0433736 (43 samples)
	minimum = 0.00782703 (43 samples)
	maximum = 0.082434 (43 samples)
Injected flit rate average = 0.0460345 (43 samples)
	minimum = 0.00744983 (43 samples)
	maximum = 0.136372 (43 samples)
Accepted flit rate average = 0.0460345 (43 samples)
	minimum = 0.00987767 (43 samples)
	maximum = 0.0825069 (43 samples)
Injected packet size average = 1.06135 (43 samples)
Accepted packet size average = 1.06135 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 8 sec (428 sec)
gpgpu_simulation_rate = 75111 (inst/sec)
gpgpu_simulation_rate = 1975 (cycle/sec)
gpgpu_silicon_slowdown = 354430x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 44: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e360..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e370..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 22930
gpu_sim_insn = 19680
gpu_ipc =       0.8583
gpu_tot_sim_cycle = 868595
gpu_tot_sim_insn = 32167287
gpu_tot_ipc =      37.0337
gpu_tot_issued_cta = 1374
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.5686% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.0061
partiton_level_parallism_total  =       0.1034
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5512
L2_BW  =       0.4865 GB/Sec
L2_BW_total  =       8.0345 GB/Sec
gpu_total_sim_rate=74289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 564414
	L1I_total_cache_misses = 24796
	L1I_total_cache_miss_rate = 0.0439
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5863, Miss = 3665, Miss_rate = 0.625, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5863, Miss = 3596, Miss_rate = 0.613, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6072, Miss = 3813, Miss_rate = 0.628, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 6039, Miss = 3854, Miss_rate = 0.638, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5671, Miss = 3589, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5734, Miss = 3617, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5895, Miss = 3772, Miss_rate = 0.640, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6264, Miss = 3968, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5638, Miss = 3548, Miss_rate = 0.629, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6200, Miss = 3916, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6134, Miss = 3925, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5798, Miss = 3585, Miss_rate = 0.618, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 6087, Miss = 3984, Miss_rate = 0.655, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 6103, Miss = 3908, Miss_rate = 0.640, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5880, Miss = 3699, Miss_rate = 0.629, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 89241
	L1D_total_cache_misses = 56439
	L1D_total_cache_miss_rate = 0.6324
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30861
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 539618
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65472
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23769
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 564414

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1374, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16248, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35556192
gpgpu_n_tot_w_icount = 1111131
gpgpu_n_stall_shd_mem = 76079
# of global memory access: 91232
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55752
gpgpu_n_mem_write_global = 23769
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1047552
gpgpu_n_store_insn = 380304
gpgpu_n_shmem_insn = 11618856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 975312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34440
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:217975	W0_Idle:5207158	W0_Scoreboard:2585300	W1:4710	W2:4410	W3:4110	W4:3810	W5:3510	W6:3210	W7:2910	W8:2610	W9:2310	W10:2010	W11:1710	W12:1410	W13:1110	W14:810	W15:465	W16:146970	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925056
single_issue_nums: WS0:650223	WS1:460908	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 446016 {8:55752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1711368 {72:23769,}
traffic_breakdown_coretomem[INST_ACC_R] = 81952 {8:10244,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8920320 {40:223008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 380304 {8:47538,}
traffic_breakdown_memtocore[INST_ACC_R] = 1639040 {40:40976,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 304 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159444 	73468 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9937 	250 	28 	69405 	3650 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45895 	24146 	25682 	34339 	112352 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	670 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146514 n_nop=1146445 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001151
n_activity=414 dram_eff=0.3188
bk0: 2a 1146501i bk1: 0a 1146515i bk2: 32a 1146457i bk3: 32a 1146455i bk4: 0a 1146513i bk5: 0a 1146513i bk6: 0a 1146513i bk7: 0a 1146513i bk8: 0a 1146513i bk9: 0a 1146513i bk10: 0a 1146513i bk11: 0a 1146514i bk12: 0a 1146514i bk13: 0a 1146515i bk14: 0a 1146515i bk15: 0a 1146515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1146514 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1146297 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146514 
n_nop = 1146445 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000133448
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146514 n_nop=1146448 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001116
n_activity=374 dram_eff=0.3422
bk0: 0a 1146515i bk1: 0a 1146516i bk2: 32a 1146456i bk3: 32a 1146455i bk4: 0a 1146512i bk5: 0a 1146513i bk6: 0a 1146513i bk7: 0a 1146513i bk8: 0a 1146513i bk9: 0a 1146513i bk10: 0a 1146513i bk11: 0a 1146514i bk12: 0a 1146514i bk13: 0a 1146515i bk14: 0a 1146515i bk15: 0a 1146515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 1146514 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1146314 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146514 
n_nop = 1146448 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00012647
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146514 n_nop=1146448 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001116
n_activity=374 dram_eff=0.3422
bk0: 0a 1146515i bk1: 0a 1146516i bk2: 32a 1146457i bk3: 32a 1146458i bk4: 0a 1146512i bk5: 0a 1146513i bk6: 0a 1146513i bk7: 0a 1146513i bk8: 0a 1146513i bk9: 0a 1146513i bk10: 0a 1146513i bk11: 0a 1146514i bk12: 0a 1146514i bk13: 0a 1146515i bk14: 0a 1146515i bk15: 0a 1146515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 1146514 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1146314 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146514 
n_nop = 1146448 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000121237
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146514 n_nop=1146448 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001116
n_activity=374 dram_eff=0.3422
bk0: 0a 1146515i bk1: 0a 1146516i bk2: 32a 1146457i bk3: 32a 1146457i bk4: 0a 1146512i bk5: 0a 1146513i bk6: 0a 1146513i bk7: 0a 1146513i bk8: 0a 1146513i bk9: 0a 1146513i bk10: 0a 1146513i bk11: 0a 1146514i bk12: 0a 1146514i bk13: 0a 1146515i bk14: 0a 1146515i bk15: 0a 1146515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 1146514 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1146314 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146514 
n_nop = 1146448 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000124726
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146514 n_nop=1146443 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001186
n_activity=414 dram_eff=0.3285
bk0: 0a 1146516i bk1: 4a 1146498i bk2: 32a 1146457i bk3: 32a 1146453i bk4: 0a 1146512i bk5: 0a 1146512i bk6: 0a 1146513i bk7: 0a 1146513i bk8: 0a 1146513i bk9: 0a 1146513i bk10: 0a 1146513i bk11: 0a 1146514i bk12: 0a 1146514i bk13: 0a 1146515i bk14: 0a 1146515i bk15: 0a 1146515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 1146514 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1146291 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146514 
n_nop = 1146443 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000156125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146514 n_nop=1146447 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001116
n_activity=393 dram_eff=0.3257
bk0: 0a 1146516i bk1: 8a 1146493i bk2: 32a 1146458i bk3: 24a 1146466i bk4: 0a 1146512i bk5: 0a 1146512i bk6: 0a 1146512i bk7: 0a 1146512i bk8: 0a 1146512i bk9: 0a 1146512i bk10: 0a 1146513i bk11: 0a 1146514i bk12: 0a 1146515i bk13: 0a 1146516i bk14: 0a 1146516i bk15: 0a 1146516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 1146514 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1146302 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146514 
n_nop = 1146447 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000151764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23152, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27470, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25618, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 28188, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26900, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23398, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27612, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26348, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22428, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27662, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25422, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 27354, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 311552
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 223008
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47538
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=311552
icnt_total_pkts_simt_to_mem=113549
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04859
	minimum = 5
	maximum = 6
Network latency average = 5.04859
	minimum = 5
	maximum = 6
Slowest packet = 401200
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 424432
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00103051
	minimum = 0 (at node 0)
	maximum = 0.00610554 (at node 1)
Accepted packet rate average = 0.00103051
	minimum = 0 (at node 0)
	maximum = 0.0217183 (at node 1)
Injected flit rate average = 0.00108058
	minimum = 0 (at node 0)
	maximum = 0.00745748 (at node 1)
Accepted flit rate average= 0.00108058
	minimum = 0 (at node 0)
	maximum = 0.0217183 (at node 1)
Injected packet length average = 1.04859
Accepted packet length average = 1.04859
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4829 (44 samples)
	minimum = 5 (44 samples)
	maximum = 196.523 (44 samples)
Network latency average = 20.2907 (44 samples)
	minimum = 5 (44 samples)
	maximum = 196.205 (44 samples)
Flit latency average = 19.3987 (44 samples)
	minimum = 5 (44 samples)
	maximum = 195.841 (44 samples)
Fragmentation average = 0.00113233 (44 samples)
	minimum = 0 (44 samples)
	maximum = 16 (44 samples)
Injected packet rate average = 0.0424112 (44 samples)
	minimum = 0.00568291 (44 samples)
	maximum = 0.133224 (44 samples)
Accepted packet rate average = 0.0424112 (44 samples)
	minimum = 0.00764914 (44 samples)
	maximum = 0.0810541 (44 samples)
Injected flit rate average = 0.0450128 (44 samples)
	minimum = 0.00728052 (44 samples)
	maximum = 0.133442 (44 samples)
Accepted flit rate average = 0.0450128 (44 samples)
	minimum = 0.00965318 (44 samples)
	maximum = 0.0811254 (44 samples)
Injected packet size average = 1.06134 (44 samples)
Accepted packet size average = 1.06134 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 13 sec (433 sec)
gpgpu_simulation_rate = 74289 (inst/sec)
gpgpu_simulation_rate = 2005 (cycle/sec)
gpgpu_silicon_slowdown = 349127x
GPGPU-Sim uArch: Shader 2 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
Destroy streams for kernel 45: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 1464
gpu_sim_insn = 23808
gpu_ipc =      16.2623
gpu_tot_sim_cycle = 870059
gpu_tot_sim_insn = 32191095
gpu_tot_ipc =      36.9987
gpu_tot_issued_cta = 1375
gpu_occupancy = 16.4871% 
gpu_tot_occupancy = 16.5686% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.0328
partiton_level_parallism_total  =       0.1032
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5507
L2_BW  =       2.4481 GB/Sec
L2_BW_total  =       8.0251 GB/Sec
gpu_total_sim_rate=74173

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 564790
	L1I_total_cache_misses = 24796
	L1I_total_cache_miss_rate = 0.0439
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5863, Miss = 3665, Miss_rate = 0.625, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5863, Miss = 3596, Miss_rate = 0.613, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6136, Miss = 3845, Miss_rate = 0.627, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 6039, Miss = 3854, Miss_rate = 0.638, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5671, Miss = 3589, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5734, Miss = 3617, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5895, Miss = 3772, Miss_rate = 0.640, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6264, Miss = 3968, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5638, Miss = 3548, Miss_rate = 0.629, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6200, Miss = 3916, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6134, Miss = 3925, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5798, Miss = 3585, Miss_rate = 0.618, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 6087, Miss = 3984, Miss_rate = 0.655, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 6103, Miss = 3908, Miss_rate = 0.640, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5880, Miss = 3699, Miss_rate = 0.629, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 89305
	L1D_total_cache_misses = 56471
	L1D_total_cache_miss_rate = 0.6323
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30885
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 539994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65520
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23785
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 564790

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1375, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16248, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35580000
gpgpu_n_tot_w_icount = 1111875
gpgpu_n_stall_shd_mem = 76111
# of global memory access: 91296
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55784
gpgpu_n_mem_write_global = 23785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048320
gpgpu_n_store_insn = 380560
gpgpu_n_shmem_insn = 11627560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 976080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34440
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218025	W0_Idle:5207539	W0_Scoreboard:2587051	W1:4710	W2:4410	W3:4110	W4:3810	W5:3510	W6:3210	W7:2910	W8:2610	W9:2310	W10:2010	W11:1710	W12:1410	W13:1110	W14:810	W15:465	W16:146970	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925800
single_issue_nums: WS0:650595	WS1:461280	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 446272 {8:55784,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1712520 {72:23785,}
traffic_breakdown_coretomem[INST_ACC_R] = 81952 {8:10244,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8925440 {40:223136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 380560 {8:47570,}
traffic_breakdown_memtocore[INST_ACC_R] = 1639040 {40:40976,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 304 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159604 	73468 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9937 	250 	28 	69453 	3650 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45937 	24214 	25719 	34352 	112352 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	673 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148446 n_nop=1148377 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001149
n_activity=414 dram_eff=0.3188
bk0: 2a 1148433i bk1: 0a 1148447i bk2: 32a 1148389i bk3: 32a 1148387i bk4: 0a 1148445i bk5: 0a 1148445i bk6: 0a 1148445i bk7: 0a 1148445i bk8: 0a 1148445i bk9: 0a 1148445i bk10: 0a 1148445i bk11: 0a 1148446i bk12: 0a 1148446i bk13: 0a 1148447i bk14: 0a 1148447i bk15: 0a 1148447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1148446 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1148229 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148446 
n_nop = 1148377 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000133223
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148446 n_nop=1148380 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001115
n_activity=374 dram_eff=0.3422
bk0: 0a 1148447i bk1: 0a 1148448i bk2: 32a 1148388i bk3: 32a 1148387i bk4: 0a 1148444i bk5: 0a 1148445i bk6: 0a 1148445i bk7: 0a 1148445i bk8: 0a 1148445i bk9: 0a 1148445i bk10: 0a 1148445i bk11: 0a 1148446i bk12: 0a 1148446i bk13: 0a 1148447i bk14: 0a 1148447i bk15: 0a 1148447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 1148446 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1148246 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148446 
n_nop = 1148380 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000126258
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148446 n_nop=1148380 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001115
n_activity=374 dram_eff=0.3422
bk0: 0a 1148447i bk1: 0a 1148448i bk2: 32a 1148389i bk3: 32a 1148390i bk4: 0a 1148444i bk5: 0a 1148445i bk6: 0a 1148445i bk7: 0a 1148445i bk8: 0a 1148445i bk9: 0a 1148445i bk10: 0a 1148445i bk11: 0a 1148446i bk12: 0a 1148446i bk13: 0a 1148447i bk14: 0a 1148447i bk15: 0a 1148447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 1148446 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1148246 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148446 
n_nop = 1148380 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000121033
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148446 n_nop=1148380 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001115
n_activity=374 dram_eff=0.3422
bk0: 0a 1148447i bk1: 0a 1148448i bk2: 32a 1148389i bk3: 32a 1148389i bk4: 0a 1148444i bk5: 0a 1148445i bk6: 0a 1148445i bk7: 0a 1148445i bk8: 0a 1148445i bk9: 0a 1148445i bk10: 0a 1148445i bk11: 0a 1148446i bk12: 0a 1148446i bk13: 0a 1148447i bk14: 0a 1148447i bk15: 0a 1148447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 1148446 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1148246 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148446 
n_nop = 1148380 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000124516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148446 n_nop=1148375 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001184
n_activity=414 dram_eff=0.3285
bk0: 0a 1148448i bk1: 4a 1148430i bk2: 32a 1148389i bk3: 32a 1148385i bk4: 0a 1148444i bk5: 0a 1148444i bk6: 0a 1148445i bk7: 0a 1148445i bk8: 0a 1148445i bk9: 0a 1148445i bk10: 0a 1148445i bk11: 0a 1148446i bk12: 0a 1148446i bk13: 0a 1148447i bk14: 0a 1148447i bk15: 0a 1148447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1148446 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1148223 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148446 
n_nop = 1148375 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000155863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148446 n_nop=1148379 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001115
n_activity=393 dram_eff=0.3257
bk0: 0a 1148448i bk1: 8a 1148425i bk2: 32a 1148390i bk3: 24a 1148398i bk4: 0a 1148444i bk5: 0a 1148444i bk6: 0a 1148444i bk7: 0a 1148444i bk8: 0a 1148444i bk9: 0a 1148444i bk10: 0a 1148445i bk11: 0a 1148446i bk12: 0a 1148447i bk13: 0a 1148448i bk14: 0a 1148448i bk15: 0a 1148448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 1148446 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1148234 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148446 
n_nop = 1148379 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000151509

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23152, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27470, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25618, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 28238, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26900, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23398, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27668, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26348, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22428, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27662, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25422, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 27408, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 311712
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 223136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47570
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=311712
icnt_total_pkts_simt_to_mem=113613
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0481
	minimum = 5
	maximum = 37
Network latency average = 10.9615
	minimum = 5
	maximum = 37
Slowest packet = 401403
Flit latency average = 10.4643
	minimum = 5
	maximum = 37
Slowest flit = 425172
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00526209
	minimum = 0 (at node 0)
	maximum = 0.0382514 (at node 21)
Accepted packet rate average = 0.00526209
	minimum = 0 (at node 0)
	maximum = 0.10929 (at node 2)
Injected flit rate average = 0.00566687
	minimum = 0 (at node 0)
	maximum = 0.0437158 (at node 2)
Accepted flit rate average= 0.00566687
	minimum = 0 (at node 0)
	maximum = 0.10929 (at node 2)
Injected packet length average = 1.07692
Accepted packet length average = 1.07692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.251 (45 samples)
	minimum = 5 (45 samples)
	maximum = 192.978 (45 samples)
Network latency average = 20.0834 (45 samples)
	minimum = 5 (45 samples)
	maximum = 192.667 (45 samples)
Flit latency average = 19.2002 (45 samples)
	minimum = 5 (45 samples)
	maximum = 192.311 (45 samples)
Fragmentation average = 0.00110717 (45 samples)
	minimum = 0 (45 samples)
	maximum = 15.6444 (45 samples)
Injected packet rate average = 0.0415857 (45 samples)
	minimum = 0.00555663 (45 samples)
	maximum = 0.131113 (45 samples)
Accepted packet rate average = 0.0415857 (45 samples)
	minimum = 0.00747916 (45 samples)
	maximum = 0.0816816 (45 samples)
Injected flit rate average = 0.0441384 (45 samples)
	minimum = 0.00711873 (45 samples)
	maximum = 0.131448 (45 samples)
Accepted flit rate average = 0.0441384 (45 samples)
	minimum = 0.00943866 (45 samples)
	maximum = 0.0817513 (45 samples)
Injected packet size average = 1.06139 (45 samples)
Accepted packet size average = 1.06139 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 14 sec (434 sec)
gpgpu_simulation_rate = 74173 (inst/sec)
gpgpu_simulation_rate = 2004 (cycle/sec)
gpgpu_silicon_slowdown = 349301x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1059e3d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1059e390..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 46: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 897189
gpu_tot_sim_insn = 32211600
gpu_tot_ipc =      35.9028
gpu_tot_issued_cta = 1376
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.4830% 
max_total_param_size = 0
gpu_stall_dramfull = 41577
gpu_stall_icnt2sh    = 54760
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1002
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5503
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =       7.7863 GB/Sec
gpu_total_sim_rate=73374

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 566480
	L1I_total_cache_misses = 24811
	L1I_total_cache_miss_rate = 0.0438
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10573
L1D_cache:
	L1D_cache_core[0]: Access = 5863, Miss = 3665, Miss_rate = 0.625, Pending_hits = 346, Reservation_fails = 4899
	L1D_cache_core[1]: Access = 5863, Miss = 3596, Miss_rate = 0.613, Pending_hits = 352, Reservation_fails = 5620
	L1D_cache_core[2]: Access = 6136, Miss = 3845, Miss_rate = 0.627, Pending_hits = 361, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 6070, Miss = 3870, Miss_rate = 0.638, Pending_hits = 386, Reservation_fails = 5030
	L1D_cache_core[4]: Access = 5671, Miss = 3589, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 6079
	L1D_cache_core[5]: Access = 5734, Miss = 3617, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4693
	L1D_cache_core[6]: Access = 5895, Miss = 3772, Miss_rate = 0.640, Pending_hits = 329, Reservation_fails = 3962
	L1D_cache_core[7]: Access = 6264, Miss = 3968, Miss_rate = 0.633, Pending_hits = 337, Reservation_fails = 3489
	L1D_cache_core[8]: Access = 5638, Miss = 3548, Miss_rate = 0.629, Pending_hits = 225, Reservation_fails = 4793
	L1D_cache_core[9]: Access = 6200, Miss = 3916, Miss_rate = 0.632, Pending_hits = 362, Reservation_fails = 4418
	L1D_cache_core[10]: Access = 6134, Miss = 3925, Miss_rate = 0.640, Pending_hits = 380, Reservation_fails = 4375
	L1D_cache_core[11]: Access = 5798, Miss = 3585, Miss_rate = 0.618, Pending_hits = 334, Reservation_fails = 5382
	L1D_cache_core[12]: Access = 6087, Miss = 3984, Miss_rate = 0.655, Pending_hits = 332, Reservation_fails = 4023
	L1D_cache_core[13]: Access = 6103, Miss = 3908, Miss_rate = 0.640, Pending_hits = 344, Reservation_fails = 4638
	L1D_cache_core[14]: Access = 5880, Miss = 3699, Miss_rate = 0.629, Pending_hits = 374, Reservation_fails = 5233
	L1D_total_cache_accesses = 89336
	L1D_total_cache_misses = 56487
	L1D_total_cache_miss_rate = 0.6323
	L1D_total_cache_pending_hits = 5118
	L1D_total_cache_reservation_fails = 69495
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30888
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 69430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30843
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 541669
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24811
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10573
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 566480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 17188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52233
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10573
ctas_completed 1376, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16248, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35675136
gpgpu_n_tot_w_icount = 1114848
gpgpu_n_stall_shd_mem = 76615
# of global memory access: 91327
# of local memory access: 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55800
gpgpu_n_mem_write_global = 23800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048576
gpgpu_n_store_insn = 380800
gpgpu_n_shmem_insn = 11632256
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 976128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34944
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1991
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218025	W0_Idle:5238832	W0_Scoreboard:2607043	W1:5024	W2:4704	W3:4384	W4:4064	W5:3744	W6:3424	W7:3104	W8:2784	W9:2464	W10:2144	W11:1824	W12:1504	W13:1184	W14:864	W15:496	W16:147336	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925800
single_issue_nums: WS0:653568	WS1:461280	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 446400 {8:55800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1713600 {72:23800,}
traffic_breakdown_coretomem[INST_ACC_R] = 82072 {8:10259,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8928000 {40:223200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 380800 {8:47600,}
traffic_breakdown_memtocore[INST_ACC_R] = 1641440 {40:41036,}
maxmflatency = 1621 
max_icnt2mem_latency = 1583 
maxmrqlatency = 12 
max_icnt2sh_latency = 253 
averagemflatency = 304 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159698 	73468 	30404 	7260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9952 	250 	28 	69484 	3650 	2913 	1074 	1589 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	46031 	24214 	25719 	34352 	112352 	28162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	684 	55 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1188       679      1553       571      1580       639      1299       936       630       960       608       933         0         0         0         0
dram[1]:        544       538      1077       608      1242       543      1237       565      1228       565      1123       562         0         0         0         0
dram[2]:        632      1287       634      1617       598      1621       964      1332      1005       637      1014       639         0         0         0         0
dram[3]:        544       633       618       988       609      1152       612      1202       619      1192       611      1149         0         0         0         0
dram[4]:       1197       788      1578       606      1599       622      1380      1133       611      1160       555      1154         0         0         0         0
dram[5]:        563       592      1108       568      1249       577      1279       607      1284       614      1222       608         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184257 n_nop=1184188 n_act=3 n_pre=0 n_ref_event=23594448 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001115
n_activity=414 dram_eff=0.3188
bk0: 2a 1184244i bk1: 0a 1184258i bk2: 32a 1184200i bk3: 32a 1184198i bk4: 0a 1184256i bk5: 0a 1184256i bk6: 0a 1184256i bk7: 0a 1184256i bk8: 0a 1184256i bk9: 0a 1184256i bk10: 0a 1184256i bk11: 0a 1184257i bk12: 0a 1184257i bk13: 0a 1184258i bk14: 0a 1184258i bk15: 0a 1184258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 1184257 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1184040 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184257 
n_nop = 1184188 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 23594448 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000129195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184257 n_nop=1184191 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=374 dram_eff=0.3422
bk0: 0a 1184258i bk1: 0a 1184259i bk2: 32a 1184199i bk3: 32a 1184198i bk4: 0a 1184255i bk5: 0a 1184256i bk6: 0a 1184256i bk7: 0a 1184256i bk8: 0a 1184256i bk9: 0a 1184256i bk10: 0a 1184256i bk11: 0a 1184257i bk12: 0a 1184257i bk13: 0a 1184258i bk14: 0a 1184258i bk15: 0a 1184258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 1184257 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1184057 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184257 
n_nop = 1184191 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00012244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184257 n_nop=1184191 n_act=2 n_pre=0 n_ref_event=15200 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=374 dram_eff=0.3422
bk0: 0a 1184258i bk1: 0a 1184259i bk2: 32a 1184200i bk3: 32a 1184201i bk4: 0a 1184255i bk5: 0a 1184256i bk6: 0a 1184256i bk7: 0a 1184256i bk8: 0a 1184256i bk9: 0a 1184256i bk10: 0a 1184256i bk11: 0a 1184257i bk12: 0a 1184257i bk13: 0a 1184258i bk14: 0a 1184258i bk15: 0a 1184258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 1184257 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1184057 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184257 
n_nop = 1184191 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 15200 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000117373
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184257 n_nop=1184191 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=374 dram_eff=0.3422
bk0: 0a 1184258i bk1: 0a 1184259i bk2: 32a 1184200i bk3: 32a 1184200i bk4: 0a 1184255i bk5: 0a 1184256i bk6: 0a 1184256i bk7: 0a 1184256i bk8: 0a 1184256i bk9: 0a 1184256i bk10: 0a 1184256i bk11: 0a 1184257i bk12: 0a 1184257i bk13: 0a 1184258i bk14: 0a 1184258i bk15: 0a 1184258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 1184257 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1184057 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184257 
n_nop = 1184191 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000120751
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184257 n_nop=1184186 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001148
n_activity=414 dram_eff=0.3285
bk0: 0a 1184259i bk1: 4a 1184241i bk2: 32a 1184200i bk3: 32a 1184196i bk4: 0a 1184255i bk5: 0a 1184255i bk6: 0a 1184256i bk7: 0a 1184256i bk8: 0a 1184256i bk9: 0a 1184256i bk10: 0a 1184256i bk11: 0a 1184257i bk12: 0a 1184257i bk13: 0a 1184258i bk14: 0a 1184258i bk15: 0a 1184258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1184257 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1184034 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184257 
n_nop = 1184186 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00015115
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184257 n_nop=1184190 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=393 dram_eff=0.3257
bk0: 0a 1184259i bk1: 8a 1184236i bk2: 32a 1184201i bk3: 24a 1184209i bk4: 0a 1184255i bk5: 0a 1184255i bk6: 0a 1184255i bk7: 0a 1184255i bk8: 0a 1184255i bk9: 0a 1184255i bk10: 0a 1184256i bk11: 0a 1184257i bk12: 0a 1184258i bk13: 0a 1184259i bk14: 0a 1184259i bk15: 0a 1184259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 1184257 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1184045 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184257 
n_nop = 1184190 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000146928

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23160, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27470, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25626, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 28268, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26908, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23398, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27710, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26348, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22436, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27666, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25430, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 27446, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 311866
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39896
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 223200
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41036
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=311866
icnt_total_pkts_simt_to_mem=113674
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 401680
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 425325
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 3)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 3)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 3)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 3)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8994 (46 samples)
	minimum = 5 (46 samples)
	maximum = 188.913 (46 samples)
Network latency average = 19.7571 (46 samples)
	minimum = 5 (46 samples)
	maximum = 188.609 (46 samples)
Flit latency average = 18.8915 (46 samples)
	minimum = 5 (46 samples)
	maximum = 188.239 (46 samples)
Fragmentation average = 0.0010831 (46 samples)
	minimum = 0 (46 samples)
	maximum = 15.3043 (46 samples)
Injected packet rate average = 0.0406876 (46 samples)
	minimum = 0.00543583 (46 samples)
	maximum = 0.1283 (46 samples)
Accepted packet rate average = 0.0406876 (46 samples)
	minimum = 0.00731657 (46 samples)
	maximum = 0.0800293 (46 samples)
Injected flit rate average = 0.0431853 (46 samples)
	minimum = 0.00696397 (46 samples)
	maximum = 0.128639 (46 samples)
Accepted flit rate average = 0.0431853 (46 samples)
	minimum = 0.00923347 (46 samples)
	maximum = 0.0800975 (46 samples)
Injected packet size average = 1.06139 (46 samples)
Accepted packet size average = 1.06139 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 19 sec (439 sec)
gpgpu_simulation_rate = 73374 (inst/sec)
gpgpu_simulation_rate = 2043 (cycle/sec)
gpgpu_silicon_slowdown = 342633x
Time consumed(ms): 437799.170000
After LUD
>>>Verify<<<<
GPGPU-Sim: *** exit detected ***
