<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2025-03-17 01:59</h4><div class='centered'><table><div class='source-name-title'><pre>/src/lua-c-api-tests/build/luajit-v2.1/source/src/lj_asm.c</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L111'>jump to first uncovered line</a>)</pre></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** IR assembler (SSA IR -&gt; machine code).</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** Copyright (C) 2005-2025 Mike Pall. See Copyright Notice in luajit.h</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>*/</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define lj_asm_c</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LUA_CORE</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_obj.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_HASJIT</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_gc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_buf.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_str.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_tab.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_frame.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_HASFFI</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_ctype.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_ir.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_jit.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_ircall.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_iropt.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_mcode.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_trace.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_snap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_asm.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_dispatch.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_vm.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_target.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_prng.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef LUA_USE_ASSERT</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;stdio.h&gt;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Assembler state and common macros ----------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Assembler state. */</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>typedef struct ASMState {</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegCost cost[RID_MAX];  /* Reference and blended allocation cost for regs. */</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCode *mcp;   /* Current MCode pointer (grows down). */</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCode *mclim;   /* Lower limit for MCode memory + red zone. */</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef LUA_USE_ASSERT</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCode *mcp_prev;  /* Red zone overflow check. */</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRIns *ir;    /* Copy of pointer to IR instructions/constants. */</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  jit_State *J;   /* JIT compiler state. */</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_X86ORX64</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  x86ModRM mrm;   /* Fused x86 address operand. */</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegSet freeset; /* Set of free registers. */</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegSet modset;  /* Set of registers modified inside the loop. */</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegSet weakset; /* Set of weakly referenced registers. */</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegSet phiset;  /* Set of PHI registers. */</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint32_t flags; /* Copy of JIT compiler flags. */</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int loopinv;    /* Loop branch inversion (0:no, 1:yes, 2:yes+CC_P). */</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int32_t evenspill;  /* Next even spill slot. */</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int32_t oddspill; /* Next odd spill slot (or 0). */</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef curins;   /* Reference of current instruction. */</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef stopins;  /* Stop assembly before hitting this instruction. */</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef orignins; /* Original T-&gt;nins. */</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef snapref;  /* Current snapshot is active after this reference. */</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef snaprename; /* Rename highwater mark for snapshot check. */</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SnapNo snapno;  /* Current snapshot number. */</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SnapNo loopsnapno;  /* Loop snapshot number. */</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int snapalloc;  /* Current snapshot needs allocation. */</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  BloomFilter snapfilt1, snapfilt2; /* Filled with snapshot refs. */</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef fuseref;  /* Fusion limit (loopref, 0 or FUSE_DISABLED). */</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef sectref;  /* Section base reference (loopref or 0). */</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef loopref;  /* Reference of LOOP instruction (or 0). */</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  BCReg topslot;  /* Number of slots for stack check (unless 0). */</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int32_t gcsteps;  /* Accumulated number of GC steps (per section). */</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  GCtrace *T;   /* Trace to assemble. */</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  GCtrace *parent;  /* Parent trace (or NULL). */</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCode *mcbot;   /* Bottom of reserved MCode. */</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCode *mctop;   /* Top of generated MCode. */</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCode *mctoporig; /* Original top of generated MCode. */</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCode *mcloop;  /* Pointer to loop MCode (or NULL). */</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCode *invmcp;  /* Points to invertible loop branch (or NULL). */</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCode *flagmcp; /* Pending opportunity to merge flag setting ins. */</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCode *realign; /* Realign loop if not NULL. */</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef LUAJIT_RANDOM_RA</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Randomize register allocation. OK for fuzz testing, not for production. */</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint64_t prngbits;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PRNGState prngstate;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef RID_NUM_KREF</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  intptr_t krefk[RID_NUM_KREF];</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef1 phireg[RID_MAX];  /* PHI register references. */</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint16_t parentmap[LJ_MAX_JSLOTS];  /* Parent instruction to RegSP map. */</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} ASMState;</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef LUA_USE_ASSERT</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define lj_assertA(c, ...)  <span class='red'>lj_assertG_</span><span class='red'>(J2G(as-&gt;J), (c), __VA_ARGS__)</span></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define lj_assertA(c, ...)  ((void)as)</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define IR(ref)     <span class='red'>(&amp;as-&gt;ir[(ref)])</span></pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ASMREF_TMP1   <span class='red'>REF_TRUE</span>  /* Temp. register. */</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ASMREF_TMP2   <span class='red'>REF_FALSE</span>  /* Temp. register. */</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ASMREF_L    <span class='red'>REF_NIL</span>    /* Stores register for L. */</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Check for variant to invariant references. */</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define iscrossref(as, ref) <span class='red'>((ref) &lt; as-&gt;sectref)</span></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Inhibit memory op fusion from variant to invariant references. */</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define FUSE_DISABLED   <span class='red'>(~(IRRef)0)</span></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define mayfuse(as, ref)  <span class='red'>((ref) &gt; as-&gt;fuseref)</span></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define neverfuse(as)   <span class='red'>(as-&gt;fuseref == </span><span class='red'>FUSE_DISABLED</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define canfuse(as, ir)   <span class='red'>(</span><span class='red'>!</span><span class='red'>neverfuse</span><span class='red'>(as) &amp;&amp; </span><span class='red'>!</span><span class='red'>irt_isphi</span><span class='red'>((ir)-&gt;t))</span></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define opisfusableload(o) \</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>(</span><span class='red'>(o) == IR_ALOAD</span><span class='red'> || </span><span class='red'>(o) == IR_HLOAD</span><span class='red'> || </span><span class='red'>(o) == IR_ULOAD</span><span class='red'> || \</span></pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>   </span><span class='red'>(o) == IR_FLOAD</span><span class='red'> || </span><span class='red'>(o) == IR_XLOAD</span><span class='red'> || </span><span class='red'>(o) == IR_SLOAD</span><span class='red'> || </span><span class='red'>(o) == IR_VLOAD</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Sparse limit checks using a red zone before the actual limit. */</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define MCLIM_REDZONE <span class='red'>64</span></pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static LJ_NORET LJ_NOINLINE void asm_mclimit(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  lj_mcode_limiterr(as-&gt;J, (size_t)(as-&gt;mctop - as-&gt;mcp + 4*</span><span class='red'>MCLIM_REDZONE</span><span class='red'>));</span></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static LJ_AINLINE void checkmclim(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#ifdef LUA_USE_ASSERT</span></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;mcp + </span><span class='red'>MCLIM_REDZONE</span><span class='red'> &lt; as-&gt;mcp_prev) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns *ir = </span><span class='red'>IR</span><span class='red'>(as-&gt;curins+1);</span></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>(0, &quot;red zone overflow: %p IR %04d  %02d %04d %04d\n&quot;, as-&gt;mcp,</span></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      as-&gt;curins+1-REF_BIAS, ir-&gt;o, ir-&gt;op1-REF_BIAS, ir-&gt;op2-REF_BIAS);</span></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>LJ_UNLIKELY</span><span class='red'>(as-&gt;mcp &lt; as-&gt;mclim)) </span><span class='red'>asm_mclimit(as)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#ifdef LUA_USE_ASSERT</span></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>as-&gt;mcp_prev = as-&gt;mcp;</span></pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef RID_NUM_KREF</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define ra_iskref(ref)    ((ref) &lt; RID_NUM_KREF)</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define ra_krefreg(ref)   ((Reg)(RID_MIN_KREF + (Reg)(ref)))</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define ra_krefk(as, ref) (as-&gt;krefk[(ref)])</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static LJ_AINLINE void ra_setkref(ASMState *as, Reg r, intptr_t k)</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef ref = (IRRef)(r - RID_MIN_KREF);</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  as-&gt;krefk[ref] = k;</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  as-&gt;cost[r] = REGCOST(ref, ref);</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ra_iskref(ref)    <span class='red'>0</span></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ra_krefreg(ref)   <span class='red'>RID_MIN_GPR</span></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ra_krefk(as, ref) <span class='red'>0</span></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Arch-specific field offsets. */</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const uint8_t field_ofs[IRFL__MAX+1] = {</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define FLOFS(name, ofs)  (uint8_t)(ofs),</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>IRFLDEF(FLOFS)</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef FLOFS</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  0</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef LUAJIT_RANDOM_RA</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Return a fixed number of random bits from the local PRNG state. */</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static uint32_t ra_random_bits(ASMState *as, uint32_t nbits) {</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint64_t b = as-&gt;prngbits;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint32_t res = (1u &lt;&lt; nbits) - 1u;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (b &lt;= res) b = lj_prng_u64(&amp;as-&gt;prngstate) | (1ull &lt;&lt; 63);</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  res &amp;= (uint32_t)b;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  as-&gt;prngbits = b &gt;&gt; nbits;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  return res;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Pick a random register from a register set. */</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg rset_pickrandom(ASMState *as, RegSet rs)</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Reg r = rset_pickbot_(rs);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  rs &gt;&gt;= r;</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (rs &gt; 1) {  /* More than one bit set? */</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    while (1) {</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* We need to sample max. the GPR or FPR half of the set. */</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      uint32_t d = ra_random_bits(as, RSET_BITS-1);</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if ((rs &gt;&gt; d) &amp; 1) {</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  r += d;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  break;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  return r;</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define rset_picktop(rs)  rset_pickrandom(as, rs)</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define rset_pickbot(rs)  rset_pickrandom(as, rs)</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define rset_picktop(rs)  <span class='red'>rset_picktop_</span><span class='red'>(rs)</span></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define rset_pickbot(rs)  <span class='red'>rset_pickbot_</span><span class='red'>(rs)</span></pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Target-specific instruction emitter --------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_X86ORX64</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_emit_x86.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#elif LJ_TARGET_ARM</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_emit_arm.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#elif LJ_TARGET_ARM64</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_emit_arm64.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#elif LJ_TARGET_PPC</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_emit_ppc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#elif LJ_TARGET_MIPS</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_emit_mips.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#error &quot;Missing instruction emitter for target CPU&quot;</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Generic load/store of register from/to stack slot. */</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define emit_spload(as, ir, r, ofs) \</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>emit_loadofs(as, ir, (r), RID_SP, (ofs))</span></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define emit_spstore(as, ir, r, ofs) \</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>emit_storeofs(as, ir, (r), RID_SP, (ofs))</span></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Register allocator debugging ---------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* #define LUAJIT_DEBUG_RA */</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef LUAJIT_DEBUG_RA</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;stdio.h&gt;</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;stdarg.h&gt;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define RIDNAME(name) #name,</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const char *const ra_regname[] = {</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  GPRDEF(RIDNAME)</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  FPRDEF(RIDNAME)</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VRIDDEF(RIDNAME)</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NULL</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef RIDNAME</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static char ra_dbg_buf[65536];</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static char *ra_dbg_p;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static char *ra_dbg_merge;</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCode *ra_dbg_mcp;</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_dstart(void)</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_dbg_p = ra_dbg_buf;</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_dbg_merge = NULL;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_dbg_mcp = NULL;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_dflush(void)</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  fwrite(ra_dbg_buf, 1, (size_t)(ra_dbg_p-ra_dbg_buf), stdout);</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_dstart();</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_dprintf(ASMState *as, const char *fmt, ...)</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  char *p;</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  va_list argp;</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  va_start(argp, fmt);</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  p = ra_dbg_mcp == as-&gt;mcp ? ra_dbg_merge : ra_dbg_p;</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_dbg_mcp = NULL;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  p += sprintf(p, &quot;%08x  \e[36m%04d &quot;, (uintptr_t)as-&gt;mcp, as-&gt;curins-REF_BIAS);</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  for (;;) {</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const char *e = strchr(fmt, &apos;$&apos;);</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    if (e == NULL) break;</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    memcpy(p, fmt, (size_t)(e-fmt));</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    p += e-fmt;</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    if (e[1] == &apos;r&apos;) {</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      Reg r = va_arg(argp, Reg) &amp; RID_MASK;</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if (r &lt;= RID_MAX) {</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const char *q;</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  for (q = ra_regname[r]; *q; q++)</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    *p++ = *q &gt;= &apos;A&apos; &amp;&amp; *q &lt;= &apos;Z&apos; ? *q + 0x20 : *q;</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  *p++ = &apos;?&apos;;</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  lj_assertA(0, &quot;bad register %d for debug format \&quot;%s\&quot;&quot;, r, fmt);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    } else if (e[1] == &apos;f&apos; || e[1] == &apos;i&apos;) {</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      IRRef ref;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if (e[1] == &apos;f&apos;)</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ref = va_arg(argp, IRRef);</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ref = va_arg(argp, IRIns *) - as-&gt;ir;</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if (ref &gt;= REF_BIAS)</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  p += sprintf(p, &quot;%04d&quot;, ref - REF_BIAS);</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  p += sprintf(p, &quot;K%03d&quot;, REF_BIAS - ref);</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    } else if (e[1] == &apos;s&apos;) {</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      uint32_t slot = va_arg(argp, uint32_t);</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      p += sprintf(p, &quot;[sp+0x%x]&quot;, sps_scale(slot));</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    } else if (e[1] == &apos;x&apos;) {</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      p += sprintf(p, &quot;%08x&quot;, va_arg(argp, int32_t));</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      lj_assertA(0, &quot;bad debug format code&quot;);</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    fmt = e+2;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  va_end(argp);</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  while (*fmt)</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    *p++ = *fmt++;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  *p++ = &apos;\e&apos;; *p++ = &apos;[&apos;; *p++ = &apos;m&apos;; *p++ = &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (p &gt; ra_dbg_buf+sizeof(ra_dbg_buf)-256) {</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    fwrite(ra_dbg_buf, 1, (size_t)(p-ra_dbg_buf), stdout);</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    p = ra_dbg_buf;</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_dbg_p = p;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define RA_DBG_START()  ra_dstart()</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define RA_DBG_FLUSH()  ra_dflush()</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define RA_DBG_REF() \</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  do { char *_p = ra_dbg_p; ra_dprintf(as, &quot;&quot;); \</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>       ra_dbg_merge = _p; ra_dbg_mcp = as-&gt;mcp; } while (0)</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define RA_DBGX(x)  ra_dprintf x</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define RA_DBG_START()  <span class='red'>((void)0)</span></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define RA_DBG_FLUSH()  <span class='red'>((void)0)</span></pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define RA_DBG_REF()  <span class='red'>((void)0)</span></pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define RA_DBGX(x)  <span class='red'>((void)0)</span></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Register allocator -------------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ra_free(as, r)    <span class='red'>rset_set</span><span class='red'>(as-&gt;freeset, (r))</span></pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ra_modified(as, r)  <span class='red'>rset_set</span><span class='red'>(as-&gt;modset, (r))</span></pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ra_weak(as, r)    <span class='red'>rset_set</span><span class='red'>(as-&gt;weakset, (r))</span></pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ra_noweak(as, r)  <span class='red'>rset_clear</span><span class='red'>(as-&gt;weakset, (r))</span></pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ra_used(ir)   <span class='red'>(</span><span class='red'>ra_hasreg</span><span class='red'>((ir)-&gt;r) || </span><span class='red'>ra_hasspill</span><span class='red'>((ir)-&gt;s))</span></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Setup register allocator. */</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_setup(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r;</span></pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Initially all regs (except the stack pointer) are free for use. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;freeset = </span><span class='red'>RSET_INIT</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;modset = </span><span class='red'>RSET_EMPTY</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;weakset = </span><span class='red'>RSET_EMPTY</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;phiset = </span><span class='red'>RSET_EMPTY</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  memset(as-&gt;phireg, 0, sizeof(as-&gt;phireg));</span></pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (r = RID_MIN_GPR; </span><span class='red'>r &lt; RID_MAX</span><span class='red'>; </span><span class='red'>r++</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>as-&gt;cost[r] = </span><span class='red'>REGCOST</span><span class='red'>(~0u, 0u);</span></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Rematerialize constants. */</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg ra_rematk(ASMState *as, IRRef ref)</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *ir;</span></pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r;</span></pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_iskref</span><span class='red'>(ref)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    r = </span><span class='red'>ra_krefreg</span><span class='red'>(ref);</span></pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>(!rset_test(as-&gt;freeset, r), &quot;rematk of free reg %d&quot;, r);</span></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_free</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_modified</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_64</span></pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    emit_loadu64(as, r, </span><span class='red'>ra_krefk</span><span class='red'>(as, ref));</span></pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    emit_loadi(as, r, ra_krefk(as, ref));</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return r;</span></pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ir = </span><span class='red'>IR</span><span class='red'>(ref);</span></pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  r = ir-&gt;r;</span></pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(ra_hasreg(r), &quot;rematk of K%03d has no reg&quot;, REF_BIAS - ref);</span></pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(</span><span class='red'>!ra_hasspill(ir-&gt;s),</span></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>       &quot;rematk of K%03d has spill slot [%x]&quot;, REF_BIAS - ref, ir-&gt;s);</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>ra_free</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_modified</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir-&gt;r = </span><span class='red'>RID_INIT</span><span class='red'>;  /* Do not keep any hint. */</span></pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;remat     $i $r&quot;, ir, r));</span></pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if !LJ_SOFTFP32</span></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ir-&gt;o == IR_KNUM</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    emit_loadk64(as, r, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else</span></pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>emit_canremat</span><span class='red'>(REF_BASE) &amp;&amp; </span><span class='red'>ir-&gt;o == IR_BASE</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_sethint</span><span class='red'>(ir-&gt;r, RID_BASE);  /* Restore BASE register hint. */</span></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>emit_getgl</span><span class='red'>(as, r, jit_base);</span></pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>if (</span><span class='red'>emit_canremat</span><span class='red'>(ASMREF_L) &amp;&amp; </span><span class='red'>ir-&gt;o == IR_KPRI</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* REF_NIL stores ASMREF_L register. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>(irt_isnil(ir-&gt;t), &quot;rematk of bad ASMREF_L&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>emit_getgl</span><span class='red'>(as, r, cur_L);</span></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_64</span></pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>ir-&gt;o == IR_KINT64</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    emit_loadu64(as, r, </span><span class='red'>ir_kint64</span><span class='red'>(ir)-&gt;u64);</span></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_GC64</span></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>ir-&gt;o == IR_KGC</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    emit_loadu64(as, r, (uintptr_t)</span><span class='red'>ir_kgc</span><span class='red'>(ir));</span></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>ir-&gt;o == IR_KPTR</span><span class='red'> || </span><span class='red'>ir-&gt;o == IR_KKPTR</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    emit_loadu64(as, r, (uintptr_t)</span><span class='red'>ir_kptr</span><span class='red'>(ir));</span></pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>(ir-&gt;o == IR_KINT || ir-&gt;o == IR_KGC ||</span></pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         ir-&gt;o == IR_KPTR || ir-&gt;o == IR_KKPTR || ir-&gt;o == IR_KNULL,</span></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         &quot;rematk of bad IR op %d&quot;, ir-&gt;o);</span></pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>emit_loadi(as, r, ir-&gt;i);</span></pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Force a spill. Allocate a new spill slot if needed. */</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int32_t ra_spill(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int32_t slot = ir-&gt;s;</span></pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(ir &gt;= as-&gt;ir + REF_TRUE,</span></pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &quot;spill of K%03d&quot;, REF_BIAS - (int)(ir - as-&gt;ir));</span></pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>!</span><span class='red'>ra_hasspill</span><span class='red'>(slot)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>irt_is64</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      slot = as-&gt;evenspill;</span></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      as-&gt;evenspill += 2;</span></pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>as-&gt;oddspill</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      slot = as-&gt;oddspill;</span></pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      as-&gt;oddspill = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'> else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      slot = as-&gt;evenspill;</span></pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      as-&gt;oddspill = slot+1;</span></pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      as-&gt;evenspill += 2;</span></pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>as-&gt;evenspill &gt; 256</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>lj_trace_err(as-&gt;J, LJ_TRERR_SPILLOV)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ir-&gt;s = (uint8_t)slot;</span></pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return </span><span class='red'>sps_scale</span><span class='red'>(slot);</span></pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Release the temporarily allocated register in ASMREF_TMP1/ASMREF_TMP2. */</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg ra_releasetmp(ASMState *as, IRRef ref)</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *ir = </span><span class='red'>IR</span><span class='red'>(ref);</span></pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r = ir-&gt;r;</span></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(ra_hasreg(r), &quot;release of TMP%d has no reg&quot;, ref-ASMREF_TMP1+1);</span></pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(</span><span class='red'>!ra_hasspill(ir-&gt;s),</span></pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>       &quot;release of TMP%d has spill slot [%x]&quot;, ref-ASMREF_TMP1+1, ir-&gt;s);</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>ra_free</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_modified</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir-&gt;r = </span><span class='red'>RID_INIT</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return r;</span></pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Restore a register (marked as free). Rematerialize or force a spill. */</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg ra_restore(ASMState *as, IRRef ref)</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>emit_canremat</span><span class='red'>(ref)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ra_rematk(as, ref);</span></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns *ir = </span><span class='red'>IR</span><span class='red'>(ref);</span></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    int32_t ofs = ra_spill(as, ir);  /* Force a spill slot. */</span></pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = ir-&gt;r;</span></pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>(ra_hasreg(r), &quot;restore of IR %04d has no reg&quot;, ref - REF_BIAS);</span></pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_sethint</span><span class='red'>(ir-&gt;r, r);  /* Keep hint. */</span></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_free</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!</span><span class='red'>rset_test</span><span class='red'>(as-&gt;weakset, r)) </span><span class='red'>{  /* Only restore non-weak references. */</span></pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ra_modified</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;restore   $i $r&quot;, ir, r));</span></pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>emit_spload</span><span class='red'>(as, ir, r, ofs);</span></pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return r;</span></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Save a register to a spill slot. */</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_save(ASMState *as, IRIns *ir, Reg r)</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;save      $i $r&quot;, ir, r));</span></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>emit_spstore</span><span class='red'>(as, ir, r, sps_scale(ir-&gt;s));</span></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define MINCOST(name) \</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>rset_test</span><span class='red'>(RSET_ALL, RID_##name) &amp;&amp; \</span></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LJ_LIKELY</span><span class='red'>(allow&amp;RID2RSET(RID_##name)) &amp;&amp; </span><span class='red'>as-&gt;cost[RID_##name] &lt; cost</span><span class='red'>) \</span></pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>cost = as-&gt;cost[RID_##name]</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Evict the register with the lowest cost, forcing a restore. */</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg ra_evict(ASMState *as, RegSet allow)</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef ref;</span></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegCost cost = ~(RegCost)0;</span></pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(allow != RSET_EMPTY, &quot;evict from empty set&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>RID_NUM_FPR == 0</span><span class='red'> || </span><span class='red'>allow &lt; </span><span class='red'>RID2RSET</span><span class='red'>(RID_MAX_GPR)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>GPRDEF</span><span class='red'>(</span><span class='red'>MINCOST</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>FPRDEF</span><span class='red'>(</span><span class='red'>MINCOST</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ref = </span><span class='red'>regcost_ref</span><span class='red'>(cost);</span></pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(ra_iskref(ref) || (ref &gt;= as-&gt;T-&gt;nk &amp;&amp; ref &lt; as-&gt;T-&gt;nins),</span></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &quot;evict of out-of-range IR %04d&quot;, ref - REF_BIAS);</span></pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Preferably pick any weak ref instead of a non-weak, non-const ref. */</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>!</span><span class='red'>irref_isk</span><span class='red'>(ref) &amp;&amp; </span><span class='red'>(as-&gt;weakset &amp; allow)</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns *ir = </span><span class='red'>IR</span><span class='red'>(ref);</span></pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!</span><span class='red'>rset_test</span><span class='red'>(as-&gt;weakset, ir-&gt;r))</span></pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ref = </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[rset_pickbot((as-&gt;weakset &amp; allow))]);</span></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return ra_restore(as, ref);</span></pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Pick any register (marked as free). Evict on-demand. */</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg ra_pick(ASMState *as, RegSet allow)</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet pick = as-&gt;freeset &amp; allow;</span></pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!pick</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return ra_evict(as, allow)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else</span></pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return </span><span class='red'>rset_picktop</span><span class='red'>(pick);</span></pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Get a scratch register (marked as free). */</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg ra_scratch(ASMState *as, RegSet allow)</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r = ra_pick(as, allow);</span></pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_modified</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;scratch        $r&quot;, r));</span></pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return r;</span></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Evict all registers from a set (if not free). */</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_evictset(ASMState *as, RegSet drop)</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet work;</span></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;modset |= drop;</span></pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if !LJ_SOFTFP</span></pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  work = (drop &amp; ~as-&gt;freeset) &amp; </span><span class='red'>RSET_FPR</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  while (</span><span class='red'>work</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = </span><span class='red'>rset_pickbot</span><span class='red'>(work);</span></pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ra_restore(as, </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[r]));</span></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(work, r);</span></pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  work = (drop &amp; ~as-&gt;freeset);</span></pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  while (</span><span class='red'>work</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = </span><span class='red'>rset_pickbot</span><span class='red'>(work);</span></pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ra_restore(as, </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[r]));</span></pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(work, r);</span></pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Evict (rematerialize) all registers allocated to constants. */</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_evictk(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet work;</span></pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if !LJ_SOFTFP</span></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  work = ~as-&gt;freeset &amp; </span><span class='red'>RSET_FPR</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  while (</span><span class='red'>work</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = </span><span class='red'>rset_pickbot</span><span class='red'>(work);</span></pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRRef ref = </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[r]);</span></pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>emit_canremat</span><span class='red'>(ref) &amp;&amp; </span><span class='red'>irref_isk</span><span class='red'>(ref)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ra_rematk(as, ref);</span></pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(work, r);</span></pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  work = ~as-&gt;freeset &amp; </span><span class='red'>RSET_GPR</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  while (</span><span class='red'>work</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = </span><span class='red'>rset_pickbot</span><span class='red'>(work);</span></pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRRef ref = </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[r]);</span></pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>emit_canremat</span><span class='red'>(ref) &amp;&amp; </span><span class='red'>irref_isk</span><span class='red'>(ref)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ra_rematk(as, ref);</span></pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(work, r);</span></pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef RID_NUM_KREF</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Allocate a register for a constant. */</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg ra_allock(ASMState *as, intptr_t k, RegSet allow)</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* First try to find a register which already holds the same constant. */</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RegSet pick, work = ~as-&gt;freeset &amp; RSET_GPR;</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Reg r;</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  while (work) {</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    IRRef ref;</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    r = rset_pickbot(work);</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ref = regcost_ref(as-&gt;cost[r]);</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_64</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    if (ref &lt; ASMREF_L) {</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if (ra_iskref(ref)) {</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (k == ra_krefk(as, ref))</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    return r;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRIns *ir = IR(ref);</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if ((ir-&gt;o == IR_KINT64 &amp;&amp; k == (int64_t)ir_kint64(ir)-&gt;u64) ||</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_GC64</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_ARM64</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      (ir-&gt;o == IR_KINT &amp;&amp; (uint64_t)k == (uint32_t)ir-&gt;i) ||</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      (ir-&gt;o == IR_KINT &amp;&amp; k == ir-&gt;i) ||</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      (ir-&gt;o == IR_KGC &amp;&amp; k == (intptr_t)ir_kgc(ir)) ||</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      ((ir-&gt;o == IR_KPTR || ir-&gt;o == IR_KKPTR) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>       k == (intptr_t)ir_kptr(ir))</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      (ir-&gt;o != IR_KINT64 &amp;&amp; k == ir-&gt;i)</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>     )</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    return r;</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    if (ref &lt; ASMREF_L &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  k == (ra_iskref(ref) ? ra_krefk(as, ref) : IR(ref)-&gt;i))</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      return r;</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    rset_clear(work, r);</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  pick = as-&gt;freeset &amp; allow;</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (pick) {</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Constants should preferably get unmodified registers. */</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    if ((pick &amp; ~as-&gt;modset))</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      pick &amp;= ~as-&gt;modset;</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    r = rset_pickbot(pick);  /* Reduce conflicts with inverse allocation. */</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    r = ra_evict(as, allow);</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RA_DBGX((as, &quot;allock    $x $r&quot;, k, r));</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_setkref(as, r, k);</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  rset_clear(as-&gt;freeset, r);</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_noweak(as, r);</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  return r;</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Allocate a specific register for a constant. */</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_allockreg(ASMState *as, intptr_t k, Reg r)</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Reg kr = ra_allock(as, k, RID2RSET(r));</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (kr != r) {</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    IRIns irdummy;</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    irdummy.t.irt = IRT_INT;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ra_scratch(as, RID2RSET(r));</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    emit_movrr(as, &amp;irdummy, r, kr);</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define ra_allockreg(as, k, r)    <span class='red'>emit_loadi(as, (r), (k))</span></pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Allocate a register for ref from the allowed set of registers.</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** Note: this function assumes the ref does NOT have a register yet!</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** Picks an optimal register, sets the cost and marks the register as non-free.</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>*/</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg ra_allocref(ASMState *as, IRRef ref, RegSet allow)</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *ir = </span><span class='red'>IR</span><span class='red'>(ref);</span></pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet pick = as-&gt;freeset &amp; allow;</span></pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r;</span></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(ra_noreg(ir-&gt;r),</span></pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &quot;IR %04d already has reg %d&quot;, ref - REF_BIAS, ir-&gt;r);</span></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>pick</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* First check register hint from propagation or PHI. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ra_hashint</span><span class='red'>(ir-&gt;r)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      r = </span><span class='red'>ra_gethint</span><span class='red'>(ir-&gt;r);</span></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>rset_test</span><span class='red'>(pick, r))  /* Use hint register if possible. */</span></pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>goto found</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* Rematerialization is cheaper than missing a hint. */</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>if (</span><span class='red'>rset_test</span><span class='red'>(allow, r) &amp;&amp; </span><span class='red'>emit_canremat</span><span class='red'>(regcost_ref(as-&gt;cost[r]))) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ra_rematk(as, </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[r]));</span></pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  goto found;</span></pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;hintmiss  $f $r&quot;, ref, r));</span></pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Invariants should preferably get unmodified registers. */</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>if (</span><span class='red'>ref &lt; as-&gt;loopref</span><span class='red'> &amp;&amp; </span><span class='red'>!</span><span class='red'>irt_isphi</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>(pick &amp; ~as-&gt;modset)</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>pick &amp;= ~as-&gt;modset</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      r = </span><span class='red'>rset_pickbot</span><span class='red'>(pick);  /* Reduce conflicts with inverse allocation. */</span></pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* We&apos;ve got plenty of regs, so get callee-save regs if possible. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>RID_NUM_GPR &gt; 8</span><span class='red'> &amp;&amp; </span><span class='red'>(pick &amp; ~</span><span class='red'>RSET_SCRATCH</span><span class='red'>))</span></pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>pick &amp;= ~</span><span class='red'>RSET_SCRATCH</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      r = </span><span class='red'>rset_picktop</span><span class='red'>(pick);</span></pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    r = ra_evict(as, allow);</span></pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>found:</span></pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;alloc     $f $r&quot;, ref, r));</span></pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir-&gt;r = (uint8_t)r;</span></pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>rset_clear</span><span class='red'>(as-&gt;freeset, r);</span></pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_noweak</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;cost[r] = </span><span class='red'>REGCOST_REF_T</span><span class='red'>(ref, irt_t(ir-&gt;t));</span></pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return r;</span></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Allocate a register on-demand. */</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg ra_alloc1(ASMState *as, IRRef ref, RegSet allow)</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r = </span><span class='red'>IR</span><span class='red'>(ref)-&gt;r;</span></pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Note: allow is ignored if the register is already allocated. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_noreg</span><span class='red'>(r)) </span><span class='red'>r = ra_allocref(as, ref, allow)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_noweak</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return r;</span></pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Add a register rename to the IR. */</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_addrename(ASMState *as, Reg down, IRRef ref, SnapNo snapno)</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef ren;</span></pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_ir_set</span><span class='red'>(as-&gt;J, IRT(IR_RENAME, IRT_NIL), ref, snapno);</span></pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ren = </span><span class='red'>tref_ref</span><span class='red'>(lj_ir_emit(as-&gt;J));</span></pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;J-&gt;cur.ir[ren].r = (uint8_t)down;</span></pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;J-&gt;cur.ir[ren].s = </span><span class='red'>SPS_NONE</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Rename register allocation and emit move. */</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_rename(ASMState *as, Reg down, Reg up)</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef ref = </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[up] = as-&gt;cost[down]);</span></pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *ir = </span><span class='red'>IR</span><span class='red'>(ref);</span></pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir-&gt;r = (uint8_t)up;</span></pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;cost[down] = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>((down &lt; RID_MAX_GPR) == (up &lt; RID_MAX_GPR),</span></pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &quot;rename between GPR/FPR %d and %d&quot;, down, up);</span></pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(</span><span class='red'>!rset_test(as-&gt;freeset, down), &quot;rename from free reg %d&quot;, down);</span></pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>lj_assertA</span><span class='red'>(</span><span class='red'>rset_test(as-&gt;freeset, up), &quot;rename to non-free reg %d&quot;, up);</span></pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>ra_free</span><span class='red'>(as, down);  /* &apos;down&apos; is free ... */</span></pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_modified</span><span class='red'>(as, down);</span></pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>rset_clear</span><span class='red'>(as-&gt;freeset, up);  /* ... and &apos;up&apos; is now allocated. */</span></pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_noweak</span><span class='red'>(as, up);</span></pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;rename    $f $r $r&quot;, regcost_ref(as-&gt;cost[up]), down, up));</span></pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  emit_movrr(as, ir, down, up);  /* Backwards codegen needs inverse move. */</span></pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>ra_hasspill</span><span class='red'>(IR(ref)-&gt;s)) </span><span class='red'>{  /* Add the rename to the IR. */</span></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /*</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ** The rename is effective at the subsequent (already emitted) exit</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ** branch. This is for the current snapshot (as-&gt;snapno). Except if we</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ** haven&apos;t yet allocated any refs for the snapshot (as-&gt;snapalloc == 1),</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ** then it belongs to the next snapshot.</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ** See also the discussion at asm_snap_checkrename().</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ra_addrename(as, down, ref, as-&gt;snapno + as-&gt;snapalloc);</span></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Pick a destination register (marked as free).</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** Caveat: allow is ignored if there&apos;s already a destination register.</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** Use ra_destreg() to get a specific register.</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>*/</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Reg ra_dest(ASMState *as, IRIns *ir, RegSet allow)</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg dest = ir-&gt;r;</span></pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_hasreg</span><span class='red'>(dest)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_free</span><span class='red'>(as, dest);</span></pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_modified</span><span class='red'>(as, dest);</span></pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ra_hashint</span><span class='red'>(dest) &amp;&amp; </span><span class='red'>rset_test</span><span class='red'>((as-&gt;freeset&amp;allow), ra_gethint(dest))) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      dest = </span><span class='red'>ra_gethint</span><span class='red'>(dest);</span></pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ra_modified</span><span class='red'>(as, dest);</span></pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;dest           $r&quot;, dest));</span></pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      dest = ra_scratch(as, allow);</span></pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ir-&gt;r = dest;</span></pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>LJ_UNLIKELY</span><span class='red'>(ra_hasspill(ir-&gt;s))) </span><span class='red'>ra_save(as, ir, dest)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return dest;</span></pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Force a specific destination register (marked as free). */</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_destreg(ASMState *as, IRIns *ir, Reg r)</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg dest = ra_dest(as, ir, </span><span class='red'>RID2RSET</span><span class='red'>(r));</span></pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>dest != r</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>(rset_test(as-&gt;freeset, r), &quot;dest reg %d is not free&quot;, r);</span></pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_modified</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    emit_movrr(as, ir, dest, r);</span></pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_X86ORX64</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Propagate dest register to left reference. Emit moves as needed.</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** This is a required fixup step for all 2-operand machine instructions.</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>*/</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_left(ASMState *as, Reg dest, IRRef lref)</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *ir = </span><span class='red'>IR</span><span class='red'>(lref);</span></pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg left = ir-&gt;r;</span></pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_noreg</span><span class='red'>(left)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>irref_isk</span><span class='red'>(lref)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ir-&gt;o == IR_KNUM</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* FP remat needs a load except for +0. Still better than eviction. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>tvispzero</span><span class='red'>(ir_knum(ir)) || </span><span class='red'>!(as-&gt;freeset &amp; </span><span class='red'>RSET_FPR</span><span class='red'>)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    emit_loadk64(as, dest, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_64</span></pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      } else </span><span class='red'>if (</span><span class='red'>ir-&gt;o == IR_KINT64</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  emit_loadk64(as, dest, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return;</span></pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_GC64</span></pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>ir-&gt;o == IR_KGC</span><span class='red'> || </span><span class='red'>ir-&gt;o == IR_KPTR</span><span class='red'> || </span><span class='red'>ir-&gt;o == IR_KKPTR</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  emit_loadk64(as, dest, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return;</span></pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>ir-&gt;o != IR_KPRI</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(ir-&gt;o == IR_KINT || ir-&gt;o == IR_KGC ||</span></pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       ir-&gt;o == IR_KPTR || ir-&gt;o == IR_KKPTR || ir-&gt;o == IR_KNULL,</span></pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &quot;K%03d has bad IR op %d&quot;, REF_BIAS - lref, ir-&gt;o);</span></pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>emit_loadi(as, dest, ir-&gt;i);</span></pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>if (</span><span class='red'>!</span><span class='red'>ra_hashint</span><span class='red'>(left) &amp;&amp; </span><span class='red'>!</span><span class='red'>iscrossref</span><span class='red'>(as, lref))</span></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ra_sethint</span><span class='red'>(ir-&gt;r, dest);  /* Propagate register hint. */</span></pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    left = ra_allocref(as, lref, </span><span class='red'>dest &lt; RID_MAX_GPR</span><span class='red'> ? </span><span class='red'>RSET_GPR</span><span class='red'> : </span><span class='red'>RSET_FPR</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_noweak</span><span class='red'>(as, left);</span></pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Move needed for true 3-operand instruction: y=a+b ==&gt; y=a; y+=b. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>dest != left</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Use register renaming if dest is the PHI reg. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>irt_isphi</span><span class='red'>(ir-&gt;t) &amp;&amp; </span><span class='red'>as-&gt;phireg[dest] == lref</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ra_modified</span><span class='red'>(as, left);</span></pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ra_rename(as, left, dest);</span></pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      emit_movrr(as, ir, dest, left);</span></pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Similar to ra_left, except we override any hints. */</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_leftov(ASMState *as, Reg dest, IRRef lref)</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRIns *ir = IR(lref);</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Reg left = ir-&gt;r;</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (ra_noreg(left)) {</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ra_sethint(ir-&gt;r, dest);  /* Propagate register hint. */</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    left = ra_allocref(as, lref,</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>           (LJ_SOFTFP || dest &lt; RID_MAX_GPR) ? RSET_GPR : RSET_FPR);</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_noweak(as, left);</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (dest != left) {</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Use register renaming if dest is the PHI reg. */</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    if (irt_isphi(ir-&gt;t) &amp;&amp; as-&gt;phireg[dest] == lref) {</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      ra_modified(as, left);</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      ra_rename(as, left, dest);</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      emit_movrr(as, ir, dest, left);</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Force a RID_RETLO/RID_RETHI destination register pair (marked as free). */</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void ra_destpair(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg destlo = ir-&gt;r, desthi = (ir+1)-&gt;r;</span></pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *irx = </span><span class='red'>(</span><span class='red'>LJ_64</span><span class='red'> &amp;&amp; </span><span class='red'>!</span><span class='red'>irt_is64</span><span class='red'>(ir-&gt;t)) ? </span><span class='red'>ir+1</span><span class='red'> : </span><span class='red'>ir</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* First spill unrelated refs blocking the destination registers. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>rset_test</span><span class='red'>(as-&gt;freeset, RID_RETLO) &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>destlo != RID_RETLO</span><span class='red'> &amp;&amp; </span><span class='red'>desthi != RID_RETLO</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_restore(as, </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[RID_RETLO]));</span></pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>rset_test</span><span class='red'>(as-&gt;freeset, RID_RETHI) &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>destlo != RID_RETHI</span><span class='red'> &amp;&amp; </span><span class='red'>desthi != RID_RETHI</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_restore(as, </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[RID_RETHI]));</span></pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Next free the destination registers (if any). */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_hasreg</span><span class='red'>(destlo)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_free</span><span class='red'>(as, destlo);</span></pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_modified</span><span class='red'>(as, destlo);</span></pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    destlo = RID_RETLO;</span></pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_hasreg</span><span class='red'>(desthi)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_free</span><span class='red'>(as, desthi);</span></pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_modified</span><span class='red'>(as, desthi);</span></pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    desthi = RID_RETHI;</span></pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Check for conflicts and shuffle the registers as needed. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>destlo == RID_RETHI</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>desthi == RID_RETLO</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_TARGET_X86ORX64</span></pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      *--as-&gt;mcp = XI_XCHGa + RID_RETHI;</span></pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>LJ_64</span><span class='red'> &amp;&amp; </span><span class='red'>irt_is64</span><span class='red'>(irx-&gt;t)) </span><span class='red'>*--as-&gt;mcp = 0x48</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      emit_movrr(as, irx, RID_RETHI, RID_TMP);</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      emit_movrr(as, irx, RID_RETLO, RID_RETHI);</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      emit_movrr(as, irx, RID_TMP, RID_RETLO);</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      emit_movrr(as, irx, RID_RETHI, RID_RETLO);</span></pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>desthi != RID_RETHI</span><span class='red'>) </span><span class='red'>emit_movrr(as, irx, desthi, RID_RETHI)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>if (</span><span class='red'>desthi == RID_RETLO</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    emit_movrr(as, irx, RID_RETLO, RID_RETHI);</span></pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>destlo != RID_RETLO</span><span class='red'>) </span><span class='red'>emit_movrr(as, irx, destlo, RID_RETLO)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>desthi != RID_RETHI</span><span class='red'>) </span><span class='red'>emit_movrr(as, irx, desthi, RID_RETHI)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>destlo != RID_RETLO</span><span class='red'>) </span><span class='red'>emit_movrr(as, irx, destlo, RID_RETLO)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Restore spill slots (if any). */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_hasspill</span><span class='red'>((ir+1)-&gt;s)) </span><span class='red'>ra_save(as, ir+1, RID_RETHI)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_hasspill</span><span class='red'>(ir-&gt;s)) </span><span class='red'>ra_save(as, ir, RID_RETLO)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Snapshot handling --------- ----------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Can we rematerialize a KNUM instead of forcing a spill? */</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int asm_snap_canremat(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r;</span></pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (r = RID_MIN_FPR; </span><span class='red'>r &lt; RID_MAX_FPR</span><span class='red'>; </span><span class='red'>r++</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>if (</span><span class='red'>irref_isk</span><span class='red'>(regcost_ref(as-&gt;cost[r])))</span></pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return 1</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return 0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Check whether a sunk store corresponds to an allocation. */</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int asm_sunk_store(ASMState *as, IRIns *ira, IRIns *irs)</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>irs-&gt;s == 255</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>irs-&gt;o == IR_ASTORE</span><span class='red'> || </span><span class='red'>irs-&gt;o == IR_HSTORE</span><span class='red'> ||</span></pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>irs-&gt;o == IR_FSTORE</span><span class='red'> || </span><span class='red'>irs-&gt;o == IR_XSTORE</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      IRIns *irk = </span><span class='red'>IR</span><span class='red'>(irs-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>irk-&gt;o == IR_AREF</span><span class='red'> || </span><span class='red'>irk-&gt;o == IR_HREFK</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>irk = </span><span class='red'>IR</span><span class='red'>(irk-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return (</span><span class='red'>IR</span><span class='red'>(irk-&gt;op1) == ira);</span></pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return 0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return (ira + irs-&gt;s == irs);  /* Quick check. */</span></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Allocate register or spill slot for a ref that escapes to a snapshot. */</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_snap_alloc1(ASMState *as, IRRef ref)</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *ir = </span><span class='red'>IR</span><span class='red'>(ref);</span></pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>irref_isk</span><span class='red'>(ref)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>bloomset</span><span class='red'>(as-&gt;snapfilt1, ref);</span></pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>bloomset</span><span class='red'>(as-&gt;snapfilt2, hashrot(ref, ref + HASH_BIAS));</span></pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ra_used</span><span class='red'>(ir)) </span><span class='red'>return</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>if (</span><span class='red'>ir-&gt;r == </span><span class='red'>RID_SINK</span><span class='red'> || </span><span class='red'>ir-&gt;r == </span><span class='red'>RID_SUNK</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ir-&gt;r = </span><span class='red'>RID_SUNK</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_HASFFI</span></pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ir-&gt;o == IR_CNEWI</span><span class='red'>) </span><span class='red'>{  /* Allocate CNEWI value. */</span></pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_snap_alloc1(as, ir-&gt;op2);</span></pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>LJ_32</span><span class='red'> &amp;&amp; </span><span class='red'>(ir+1)-&gt;o == IR_HIOP</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_snap_alloc1(as, (ir+1)-&gt;op2)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      } else</span></pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>{  /* Allocate stored values for TNEW, TDUP and CNEW. */</span></pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *irs;</span></pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(ir-&gt;o == IR_TNEW || ir-&gt;o == IR_TDUP || ir-&gt;o == IR_CNEW,</span></pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &quot;sink of IR %04d has bad op %d&quot;, ref - REF_BIAS, ir-&gt;o);</span></pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>for (irs = </span><span class='red'>IR</span><span class='red'>(as-&gt;snapref-1); </span><span class='red'>irs &gt; ir</span><span class='red'>; </span><span class='red'>irs--</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>if (</span><span class='red'>irs-&gt;r == </span><span class='red'>RID_SINK</span><span class='red'> &amp;&amp; </span><span class='red'>asm_sunk_store(as, ir, irs)</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>lj_assertA</span><span class='red'>(irs-&gt;o == IR_ASTORE || irs-&gt;o == IR_HSTORE ||</span></pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           irs-&gt;o == IR_FSTORE || irs-&gt;o == IR_XSTORE,</span></pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &quot;sunk store IR %04d has bad op %d&quot;,</span></pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           (int)(irs - as-&gt;ir) - REF_BIAS, irs-&gt;o);</span></pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>asm_snap_alloc1(as, irs-&gt;op2);</span></pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>LJ_32</span><span class='red'> &amp;&amp; </span><span class='red'>(irs+1)-&gt;o == IR_HIOP</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>asm_snap_alloc1(as, (irs+1)-&gt;op2)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      RegSet allow;</span></pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ir-&gt;o == IR_CONV</span><span class='red'> &amp;&amp; </span><span class='red'>ir-&gt;op2 == </span><span class='red'>IRCONV_NUM_INT</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *irc;</span></pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (irc = </span><span class='red'>IR</span><span class='red'>(as-&gt;curins); </span><span class='red'>irc &gt; ir</span><span class='red'>; </span><span class='red'>irc--</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>if (</span><span class='red'>(</span><span class='red'>irc-&gt;op1 == ref</span><span class='red'> || </span><span class='red'>irc-&gt;op2 == ref</span><span class='red'>) &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>!(</span><span class='red'>irc-&gt;r == </span><span class='red'>RID_SINK</span><span class='red'> || </span><span class='red'>irc-&gt;r == </span><span class='red'>RID_SUNK</span><span class='red'>))</span></pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>goto nosink</span><span class='red'>;  /* Don&apos;t sink conversion if result is used. */</span></pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>asm_snap_alloc1(as, ir-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>nosink:</span></pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      allow = </span><span class='red'>(</span><span class='red'>!</span><span class='red'>LJ_SOFTFP</span><span class='red'> &amp;&amp; </span><span class='red'>irt_isfp</span><span class='red'>(ir-&gt;t)) ? </span><span class='red'>RSET_FPR</span><span class='red'> : </span><span class='red'>RSET_GPR</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>(as-&gt;freeset &amp; allow)</span><span class='red'> ||</span></pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         </span><span class='red'>(</span><span class='red'>allow == </span><span class='red'>RSET_FPR</span><span class='red'> &amp;&amp; </span><span class='red'>asm_snap_canremat(as)</span><span class='red'>)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Get a weak register if we have a free one or can rematerialize. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r = ra_allocref(as, ref, allow);  /* Allocate a register. */</span></pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>irt_isphi</span><span class='red'>(ir-&gt;t))</span></pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_weak</span><span class='red'>(as, r);  /* But mark it as weakly referenced. */</span></pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;snapreg   $f $r&quot;, ref, ir-&gt;r));</span></pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ra_spill(as, ir);  /* Otherwise force a spill slot. */</span></pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;snapspill $f $s&quot;, ref, ir-&gt;s));</span></pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Allocate refs escaping to a snapshot. */</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_snap_alloc(ASMState *as, int snapno)</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SnapShot *snap = &amp;as-&gt;T-&gt;snap[snapno];</span></pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SnapEntry *map = &amp;as-&gt;T-&gt;snapmap[snap-&gt;mapofs];</span></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MSize n, nent = snap-&gt;nent;</span></pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;snapfilt1 = as-&gt;snapfilt2 = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (n = 0; </span><span class='red'>n &lt; nent</span><span class='red'>; </span><span class='red'>n++</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SnapEntry sn = map[n];</span></pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRRef ref = </span><span class='red'>snap_ref</span><span class='red'>(sn);</span></pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!</span><span class='red'>irref_isk</span><span class='red'>(ref)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      asm_snap_alloc1(as, ref);</span></pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>LJ_SOFTFP</span><span class='red'> &amp;&amp; </span><span class='red'>(sn &amp; </span><span class='red'>SNAP_SOFTFPNUM</span><span class='red'>)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(irt_type(IR(ref+1)-&gt;t) == IRT_SOFTFP,</span></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &quot;snap %d[%d] points to bad SOFTFP IR %04d&quot;,</span></pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       snapno, n, ref - REF_BIAS);</span></pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>asm_snap_alloc1(as, ref+1);</span></pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* All guards for a snapshot use the same exitno. This is currently the</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** same as the snapshot number. Since the exact origin of the exit cannot</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** be determined, all guards for the same snapshot must exit with the same</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** RegSP mapping.</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** A renamed ref which has been used in a prior guard for the same snapshot</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** would cause an inconsistency. The easy way out is to force a spill slot.</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>*/</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int asm_snap_checkrename(ASMState *as, IRRef ren)</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>bloomtest</span><span class='red'>(as-&gt;snapfilt1, ren) &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>bloomtest</span><span class='red'>(as-&gt;snapfilt2, hashrot(ren, ren + HASH_BIAS))) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns *ir = </span><span class='red'>IR</span><span class='red'>(ren);</span></pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ra_spill(as, ir);  /* Register renamed, so force a spill slot. */</span></pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;snaprensp $f $s&quot;, ren, ir-&gt;s));</span></pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return 1;  /* Found. */</span></pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return 0</span><span class='red'>;  /* Not found. */</span></pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Prepare snapshot for next guard or throwing instruction. */</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_snap_prep(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;snapalloc</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Alloc on first invocation for each snapshot. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;snapalloc = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_snap_alloc(as, as-&gt;snapno);</span></pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;snaprename = as-&gt;T-&gt;nins;</span></pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Check any renames above the highwater mark. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (; </span><span class='red'>as-&gt;snaprename &lt; as-&gt;T-&gt;nins</span><span class='red'>; </span><span class='red'>as-&gt;snaprename++</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      IRIns *ir = &amp;as-&gt;T-&gt;ir[as-&gt;snaprename];</span></pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>asm_snap_checkrename(as, ir-&gt;op1)</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ir-&gt;op2 = REF_BIAS-1</span><span class='red'>;  /* Kill rename. */</span></pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Move to previous snapshot when we cross the current snapshot ref. */</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_snap_prev(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;curins &lt; as-&gt;snapref</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    uintptr_t ofs = (uintptr_t)(as-&gt;mctoporig - as-&gt;mcp);</span></pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ofs &gt;= 0x10000</span><span class='red'>) </span><span class='red'>lj_trace_err(as-&gt;J, LJ_TRERR_MCODEOV)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>do </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>as-&gt;snapno == 0</span><span class='red'>) </span><span class='red'>return</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>as-&gt;snapno--;</span></pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      as-&gt;snapref = as-&gt;T-&gt;snap[as-&gt;snapno].ref;</span></pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      as-&gt;T-&gt;snap[as-&gt;snapno].mcofs = (uint16_t)ofs;  /* Remember mcode ofs. */</span></pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'> while (</span><span class='red'>as-&gt;curins &lt; as-&gt;snapref</span><span class='red'>);  /* May have no ins inbetween. */</span></pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>as-&gt;snapalloc = 1;</span></pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Fixup snapshot mcode offsetst. */</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_snap_fixup_mcofs(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  uint32_t sz = (uint32_t)(as-&gt;mctoporig - as-&gt;mcp);</span></pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SnapShot *snap = as-&gt;T-&gt;snap;</span></pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SnapNo i;</span></pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (i = as-&gt;T-&gt;nsnap-1; </span><span class='red'>i &gt; 0</span><span class='red'>; </span><span class='red'>i--</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Compute offset from mcode start and store in correct snapshot. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    snap[i].mcofs = (uint16_t)(sz - snap[i-1].mcofs);</span></pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  snap[0].mcofs = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Miscellaneous helpers ----------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Calculate stack adjustment. */</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int32_t asm_stack_adjust(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;evenspill &lt;= </span><span class='red'>SPS_FIXED</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return 0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return </span><span class='red'>sps_scale</span><span class='red'>(sps_align(as-&gt;evenspill));</span></pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Must match with hash*() in lj_tab.c. */</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static uint32_t ir_khash(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  uint32_t lo, hi;</span></pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>UNUSED</span><span class='red'>(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>irt_isstr</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return </span><span class='red'>ir_kstr</span><span class='red'>(ir)-&gt;sid</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>if (</span><span class='red'>irt_isnum</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    lo = </span><span class='red'>ir_knum</span><span class='red'>(ir)-&gt;u32.lo;</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    hi = <span class='red'>ir_knum</span><span class='red'>(ir)-&gt;u32.hi</span><span class='red'> &lt;&lt; 1;</span></pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  } else <span class='red'>if (</span><span class='red'>irt_ispri</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>(!irt_isnil(ir-&gt;t), &quot;hash of nil key&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return </span><span class='red'>irt_type</span><span class='red'>(ir-&gt;t)-IRT_FALSE;</span></pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>(irt_isgcv(ir-&gt;t), &quot;hash of bad IR type %d&quot;, irt_type(ir-&gt;t));</span></pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lo = </span><span class='red'>u32ptr</span><span class='red'>(ir_kgc(ir))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#if LJ_GC64</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    hi = (uint32_t)(<span class='red'>u64ptr</span><span class='red'>(ir_kgc(ir))</span><span class='red'> &gt;&gt; 32) | (</span><span class='red'>irt_toitype</span><span class='red'>(ir-&gt;t) &lt;&lt; 15);</span></pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    hi = lo + HASH_BIAS;</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return hashrot(lo, hi)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Allocations --------------------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_gencall(ASMState *as, const CCallInfo *ci, IRRef *args);</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_setupresult(ASMState *as, IRIns *ir, const CCallInfo *ci);</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_snew(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const CCallInfo *ci = &amp;lj_ir_callinfo[IRCALL_lj_str_new];</span></pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef args[3];</span></pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_snap_prep(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[0] = </span><span class='red'>ASMREF_L</span><span class='red'>;  /* lua_State *L    */</span></pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[1] = ir-&gt;op1;   /* const char *str */</span></pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[2] = ir-&gt;op2;   /* size_t len      */</span></pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;gcsteps++;</span></pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_setupresult(as, ir, ci);  /* GCstr * */</span></pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_gencall(as, ci, args);</span></pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_tnew(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const CCallInfo *ci = &amp;lj_ir_callinfo[IRCALL_lj_tab_new1];</span></pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef args[2];</span></pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_snap_prep(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[0] = </span><span class='red'>ASMREF_L</span><span class='red'>;     /* lua_State *L    */</span></pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[1] = </span><span class='red'>ASMREF_TMP1</span><span class='red'>;  /* uint32_t ahsize */</span></pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;gcsteps++;</span></pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_setupresult(as, ir, ci);  /* GCtab * */</span></pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_gencall(as, ci, args);</span></pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_allockreg</span><span class='red'>(as, ir-&gt;op1 | (ir-&gt;op2 &lt;&lt; 24), ra_releasetmp(as, ASMREF_TMP1));</span></pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_tdup(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const CCallInfo *ci = &amp;lj_ir_callinfo[IRCALL_lj_tab_dup];</span></pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef args[2];</span></pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_snap_prep(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[0] = </span><span class='red'>ASMREF_L</span><span class='red'>;  /* lua_State *L    */</span></pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[1] = ir-&gt;op1;   /* const GCtab *kt */</span></pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;gcsteps++;</span></pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_setupresult(as, ir, ci);  /* GCtab * */</span></pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_gencall(as, ci, args);</span></pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_gc_check(ASMState *as);</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Explicit GC step. */</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_gcstep(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *ira;</span></pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (ira = </span><span class='red'>IR</span><span class='red'>(as-&gt;stopins+1); </span><span class='red'>ira &lt; ir</span><span class='red'>; </span><span class='red'>ira++</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>if (</span><span class='red'>(</span><span class='red'>ira-&gt;o == IR_TNEW</span><span class='red'> || </span><span class='red'>ira-&gt;o == IR_TDUP</span><span class='red'> ||</span></pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>   </span><span class='red'>(</span><span class='red'>LJ_HASFFI</span><span class='red'> &amp;&amp; </span><span class='red'>(</span><span class='red'>ira-&gt;o == IR_CNEW</span><span class='red'> || </span><span class='red'>ira-&gt;o == IR_CNEWI</span><span class='red'>))) &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_used</span><span class='red'>(ira))</span></pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>as-&gt;gcsteps++</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;gcsteps</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_gc_check(as)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;gcsteps = 0x80000000;  /* Prevent implicit GC check further up. */</span></pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Buffer operations --------------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_tvptr(ASMState *as, Reg dest, IRRef ref, MSize mode);</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_HASBUFFER</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_bufhdr_write(ASMState *as, Reg sb);</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_bufhdr(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg sb = ra_dest(as, ir, </span><span class='red'>RSET_GPR</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  switch (ir-&gt;op2) {</span></pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case </span><span class='red'>IRBUFHDR_RESET</span><span class='red'>: {</span></pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg tmp = ra_scratch(as, </span><span class='red'>rset_exclude</span><span class='red'>(RSET_GPR, sb));</span></pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns irbp;</span></pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    irbp.ot = </span><span class='red'>IRT</span><span class='red'>(0, IRT_PTR);  /* Buffer data pointer type. */</span></pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    emit_storeofs(as, &amp;irbp, tmp, sb, offsetof(SBuf, w));</span></pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    emit_loadofs(as, &amp;irbp, tmp, sb, offsetof(SBuf, b));</span></pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break;</span></pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case </span><span class='red'>IRBUFHDR_APPEND</span><span class='red'>: {</span></pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Rematerialize const buffer pointer instead of likely spill. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns *irp = </span><span class='red'>IR</span><span class='red'>(ir-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!(</span><span class='red'>ra_hasreg</span><span class='red'>(irp-&gt;r) || </span><span class='red'>irp == ir-1</span><span class='red'> ||</span></pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>(</span><span class='red'>irp == ir-2</span><span class='red'> &amp;&amp; </span><span class='red'>!</span><span class='red'>ra_used</span><span class='red'>(ir-1)))) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      while (</span><span class='red'>!(</span><span class='red'>irp-&gt;o == IR_BUFHDR</span><span class='red'> &amp;&amp; </span><span class='red'>irp-&gt;op2 == </span><span class='red'>IRBUFHDR_RESET</span><span class='red'>))</span></pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>irp = </span><span class='red'>IR</span><span class='red'>(irp-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>irref_isk</span><span class='red'>(irp-&gt;op1)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_weak</span><span class='red'>(as, ra_allocref(as, ir-&gt;op1, RSET_GPR));</span></pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir = irp;</span></pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break;</span></pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_HASBUFFER</span></pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case </span><span class='red'>IRBUFHDR_WRITE</span><span class='red'>:</span></pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_bufhdr_write(as, sb);</span></pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break;</span></pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>default: </span><span class='red'>lj_assertA</span><span class='red'>(0, &quot;bad BUFHDR op2 %d&quot;, ir-&gt;op2); </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_TARGET_X86ORX64</span></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_left(as, sb, ir-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_leftov(as, sb, ir-&gt;op1);</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_bufput(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const CCallInfo *ci = &amp;lj_ir_callinfo[IRCALL_lj_buf_putstr];</span></pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef args[3];</span></pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *irs;</span></pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int kchar = -129;</span></pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[0] = ir-&gt;op1;  /* SBuf * */</span></pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[1] = ir-&gt;op2;  /* GCstr * */</span></pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  irs = </span><span class='red'>IR</span><span class='red'>(ir-&gt;op2);</span></pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(irt_isstr(irs-&gt;t),</span></pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &quot;BUFPUT of non-string IR %04d&quot;, ir-&gt;op2 - REF_BIAS);</span></pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>irs-&gt;o == IR_KGC</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    GCstr *s = </span><span class='red'>ir_kstr</span><span class='red'>(irs);</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    if (<span class='red'>s-&gt;len == 1</span><span class='red'>) </span><span class='red'>{  /* Optimize put of single-char string constant. */</span></pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      kchar = (int8_t)</span><span class='red'>strdata</span><span class='red'>(s)[0];  /* Signed! */</span></pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      args[1] = </span><span class='red'>ASMREF_TMP1</span><span class='red'>;  /* int, truncated to char */</span></pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ci = &amp;lj_ir_callinfo[IRCALL_lj_buf_putchar];</span></pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>if (</span><span class='red'>mayfuse</span><span class='red'>(as, ir-&gt;op2) &amp;&amp; </span><span class='red'>ra_noreg</span><span class='red'>(irs-&gt;r)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>irs-&gt;o == IR_TOSTR</span><span class='red'>) </span><span class='red'>{  /* Fuse number to string conversions. */</span></pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>irs-&gt;op2 == </span><span class='red'>IRTOSTR_NUM</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[1] = </span><span class='red'>ASMREF_TMP1</span><span class='red'>;  /* TValue * */</span></pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ci = &amp;lj_ir_callinfo[IRCALL_lj_strfmt_putnum];</span></pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(irt_isinteger(IR(irs-&gt;op1)-&gt;t),</span></pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &quot;TOSTR of non-numeric IR %04d&quot;, irs-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>args[1] = irs-&gt;op1;  /* int */</span></pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>irs-&gt;op2 == </span><span class='red'>IRTOSTR_INT</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ci = &amp;lj_ir_callinfo[IRCALL_lj_strfmt_putint]</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else</span></pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ci = &amp;lj_ir_callinfo[IRCALL_lj_buf_putchar]</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    } else </span><span class='red'>if (</span><span class='red'>irs-&gt;o == IR_SNEW</span><span class='red'>) </span><span class='red'>{  /* Fuse string allocation. */</span></pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      args[1] = irs-&gt;op1;  /* const void * */</span></pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      args[2] = irs-&gt;op2;  /* MSize */</span></pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ci = &amp;lj_ir_callinfo[IRCALL_lj_buf_putmem];</span></pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>asm_setupresult(as, ir, ci);  /* SBuf * */</span></pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_gencall(as, ci, args);</span></pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>args[1] == </span><span class='red'>ASMREF_TMP1</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg tmp = ra_releasetmp(as, </span><span class='red'>ASMREF_TMP1</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>kchar == -129</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>asm_tvptr(as, tmp, irs-&gt;op1, </span><span class='red'>IRTMPREF_IN1</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else</span></pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ra_allockreg</span><span class='red'>(as, kchar, tmp);</span></pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_bufstr(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const CCallInfo *ci = &amp;lj_ir_callinfo[IRCALL_lj_buf_tostr];</span></pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef args[1];</span></pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[0] = ir-&gt;op1;  /* SBuf *sb */</span></pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;gcsteps++;</span></pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_setupresult(as, ir, ci);  /* GCstr * */</span></pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_gencall(as, ci, args);</span></pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Type conversions ---------------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_tostr(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const CCallInfo *ci;</span></pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef args[2];</span></pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_snap_prep(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[0] = </span><span class='red'>ASMREF_L</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;gcsteps++;</span></pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ir-&gt;op2 == </span><span class='red'>IRTOSTR_NUM</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    args[1] = </span><span class='red'>ASMREF_TMP1</span><span class='red'>;  /* cTValue * */</span></pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ci = &amp;lj_ir_callinfo[IRCALL_lj_strfmt_num];</span></pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    args[1] = ir-&gt;op1;  /* int32_t k */</span></pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ir-&gt;op2 == </span><span class='red'>IRTOSTR_INT</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ci = &amp;lj_ir_callinfo[IRCALL_lj_strfmt_int]</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else</span></pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ci = &amp;lj_ir_callinfo[IRCALL_lj_strfmt_char]</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_setupresult(as, ir, ci);  /* GCstr * */</span></pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_gencall(as, ci, args);</span></pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ir-&gt;op2 == </span><span class='red'>IRTOSTR_NUM</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_tvptr(as, ra_releasetmp(as, </span><span class='red'>ASMREF_TMP1</span><span class='red'>), ir-&gt;op1, </span><span class='red'>IRTMPREF_IN1</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_32 &amp;&amp; LJ_HASFFI &amp;&amp; !LJ_SOFTFP &amp;&amp; !LJ_TARGET_X86</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_conv64(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRType st = (IRType)((ir-1)-&gt;op2 &amp; IRCONV_SRCMASK);</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRType dt = (((ir-1)-&gt;op2 &amp; IRCONV_DSTMASK) &gt;&gt; IRCONV_DSH);</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRCallID id;</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IRRef args[2];</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  lj_assertA((ir-1)-&gt;o == IR_CONV &amp;&amp; ir-&gt;o == IR_HIOP,</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>       &quot;not a CONV/HIOP pair at IR %04d&quot;, (int)(ir - as-&gt;ir) - REF_BIAS);</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  args[LJ_BE] = (ir-1)-&gt;op1;</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  args[LJ_LE] = ir-&gt;op1;</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (st == IRT_NUM || st == IRT_FLOAT) {</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    id = IRCALL_fp64_d2l + ((st == IRT_FLOAT) ? 2 : 0) + (dt - IRT_I64);</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ir--;</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    id = IRCALL_fp64_l2d + ((dt == IRT_FLOAT) ? 2 : 0) + (st - IRT_I64);</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  {</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_ARM &amp;&amp; !LJ_ABI_SOFTFP</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    CCallInfo cim = lj_ir_callinfo[id], *ci = &amp;cim;</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cim.flags |= CCI_VARARG;  /* These calls don&apos;t use the hard-float ABI! */</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const CCallInfo *ci = &amp;lj_ir_callinfo[id];</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    asm_setupresult(as, ir, ci);</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    asm_gencall(as, ci, args);</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Memory references --------------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_newref(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const CCallInfo *ci = &amp;lj_ir_callinfo[IRCALL_lj_tab_newkey];</span></pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef args[3];</span></pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ir-&gt;r == </span><span class='red'>RID_SINK</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>asm_snap_prep(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[0] = </span><span class='red'>ASMREF_L</span><span class='red'>;     /* lua_State *L */</span></pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[1] = ir-&gt;op1;      /* GCtab *t     */</span></pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[2] = </span><span class='red'>ASMREF_TMP1</span><span class='red'>;  /* cTValue *key */</span></pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_setupresult(as, ir, ci);  /* TValue * */</span></pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_gencall(as, ci, args);</span></pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_tvptr(as, ra_releasetmp(as, </span><span class='red'>ASMREF_TMP1</span><span class='red'>), ir-&gt;op2, </span><span class='red'>IRTMPREF_IN1</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_tmpref(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r = ra_dest(as, ir, </span><span class='red'>RSET_GPR</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_tvptr(as, r, ir-&gt;op1, ir-&gt;op2);</span></pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_lref(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r = ra_dest(as, ir, </span><span class='red'>RSET_GPR</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_TARGET_X86ORX64</span></pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ra_left(as, r, </span><span class='red'>ASMREF_L</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_leftov(as, r, ASMREF_L);</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Calls --------------------------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Collect arguments from CALL* and CARG instructions. */</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_collectargs(ASMState *as, IRIns *ir,</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          const CCallInfo *ci, IRRef *args)</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  uint32_t n = </span><span class='red'>CCI_XNARGS</span><span class='red'>(ci);</span></pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Account for split args. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(n &lt;= CCI_NARGS_MAX*2, &quot;too many args %d to collect&quot;, n);</span></pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>(ci-&gt;flags &amp; </span><span class='red'>CCI_L</span><span class='red'>)) </span><span class='red'>{ *args++ = </span><span class='red'>ASMREF_L</span><span class='red'>; n--; }</span></pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  while (</span><span class='red'>n-- &gt; 1</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ir = </span><span class='red'>IR</span><span class='red'>(ir-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>(ir-&gt;o == IR_CARG, &quot;malformed CALL arg tree&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>args[n] = </span><span class='red'>ir-&gt;op2 == REF_NIL</span><span class='red'> ? </span><span class='red'>0</span><span class='red'> : </span><span class='red'>ir-&gt;op2</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>args[0] = </span><span class='red'>ir-&gt;op1 == REF_NIL</span><span class='red'> ? </span><span class='red'>0</span><span class='red'> : </span><span class='red'>ir-&gt;op1</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_assertA</span><span class='red'>(IR(ir-&gt;op1)-&gt;o != IR_CARG, &quot;malformed CALL arg tree&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Reconstruct CCallInfo flags for CALLX*. */</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static uint32_t asm_callx_flags(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  uint32_t nargs = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ir-&gt;op1 != REF_NIL</span><span class='red'>) </span><span class='red'>{  /* Count number of arguments first. */</span></pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns *ira = </span><span class='red'>IR</span><span class='red'>(ir-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    nargs++;</span></pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    while (</span><span class='red'>ira-&gt;o == IR_CARG</span><span class='red'>) </span><span class='red'>{ nargs++; ira = </span><span class='red'>IR</span><span class='red'>(ira-&gt;op1); }</span></pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_HASFFI</span></pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>IR</span><span class='red'>(ir-&gt;op2)-&gt;o == IR_CARG</span><span class='red'>) </span><span class='red'>{  /* Copy calling convention info. */</span></pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    CTypeID id = (CTypeID)</span><span class='red'>IR</span><span class='red'>(IR(ir-&gt;op2)-&gt;op2)-&gt;i;</span></pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    CType *ct = ctype_get(</span><span class='red'>ctype_ctsG</span><span class='red'>(J2G(as-&gt;J)), id);</span></pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    nargs |= (</span><span class='red'>(ct-&gt;info &amp; </span><span class='red'>CTF_VARARG</span><span class='red'>) ? </span><span class='red'>CCI_VARARG</span><span class='red'> : </span><span class='red'>0</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_X86</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    nargs |= (ctype_cconv(ct-&gt;info) &lt;&lt; CCI_CC_SHIFT);</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return (nargs | (ir-&gt;t.irt &lt;&lt; </span><span class='red'>CCI_OTSHIFT</span><span class='red'>));</span></pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_callid(ASMState *as, IRIns *ir, IRCallID id)</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const CCallInfo *ci = &amp;lj_ir_callinfo[id];</span></pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef args[2];</span></pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[0] = ir-&gt;op1;</span></pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  args[1] = ir-&gt;op2;</span></pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_setupresult(as, ir, ci);</span></pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_gencall(as, ci, args);</span></pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_call(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef args[CCI_NARGS_MAX];</span></pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const CCallInfo *ci = &amp;lj_ir_callinfo[ir-&gt;op2];</span></pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_collectargs(as, ir, ci, args);</span></pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_setupresult(as, ir, ci);</span></pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_gencall(as, ci, args);</span></pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- PHI and loop handling ----------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Break a PHI cycle by renaming to a free register (evict if needed). */</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_phi_break(ASMState *as, RegSet blocked, RegSet blockedby,</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        RegSet allow)</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet candidates = blocked &amp; allow;</span></pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>candidates</span><span class='red'>) </span><span class='red'>{  /* If this register file has candidates. */</span></pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Note: the set for ra_pick cannot be empty, since each register file</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ** has some registers never allocated to PHIs.</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg down, up = ra_pick(as, ~blocked &amp; allow);  /* Get a free register. */</span></pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>candidates &amp; ~blockedby</span><span class='red'>)  /* Optimize shifts, else it&apos;s a cycle. */</span></pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>candidates = candidates &amp; ~blockedby</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    down = </span><span class='red'>rset_picktop</span><span class='red'>(candidates);  /* Pick candidate PHI register. */</span></pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ra_rename(as, down, up);  /* And rename it to the free register. */</span></pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* PHI register shuffling.</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>**</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** The allocator tries hard to preserve PHI register assignments across</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** the loop body. Most of the time this loop does nothing, since there</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** are no register mismatches.</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>**</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** If a register mismatch is detected and ...</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** - the register is currently free: rename it.</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** - the register is blocked by an invariant: restore/remat and rename it.</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** - Otherwise the register is used by another PHI, so mark it as blocked.</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>**</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** The renames are order-sensitive, so just retry the loop if a register</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** is marked as blocked, but has been freed in the meantime. A cycle is</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** detected if all of the blocked registers are allocated. To break the</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** cycle rename one of them to a free register and retry.</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>**</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** Note that PHI spill slots are kept in sync and don&apos;t need to be shuffled.</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>*/</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_phi_shuffle(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet work;</span></pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Find and resolve PHI register mismatches. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (;;) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    RegSet blocked = </span><span class='red'>RSET_EMPTY</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    RegSet blockedby = </span><span class='red'>RSET_EMPTY</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    RegSet phiset = as-&gt;phiset;</span></pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    while (</span><span class='red'>phiset</span><span class='red'>) </span><span class='red'>{  /* Check all left PHI operand registers. */</span></pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Reg r = </span><span class='red'>rset_pickbot</span><span class='red'>(phiset);</span></pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      IRIns *irl = </span><span class='red'>IR</span><span class='red'>(as-&gt;phireg[r]);</span></pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Reg left = irl-&gt;r;</span></pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>r != left</span><span class='red'>) </span><span class='red'>{  /* Mismatch? */</span></pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>rset_test</span><span class='red'>(as-&gt;freeset, r)) </span><span class='red'>{  /* PHI register blocked? */</span></pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRRef ref = </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[r]);</span></pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Blocked by other PHI (w/reg)? */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!</span><span class='red'>ra_iskref</span><span class='red'>(ref) &amp;&amp; </span><span class='red'>irt_ismarked</span><span class='red'>(IR(ref)-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>rset_set</span><span class='red'>(blocked, r);</span></pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ra_hasreg</span><span class='red'>(left))</span></pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>rset_set</span><span class='red'>(blockedby, left);</span></pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      left = </span><span class='red'>RID_NONE</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    } else </span><span class='red'>{  /* Otherwise grab register from invariant. */</span></pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ra_restore(as, ref);</span></pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_hasreg</span><span class='red'>(left)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ra_rename(as, left, r);</span></pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>rset_clear</span><span class='red'>(phiset, r);</span></pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!blocked</span><span class='red'>) </span><span class='red'>break</span><span class='red'>;  /* Finished. */</span></pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>if (</span><span class='red'>!(as-&gt;freeset &amp; blocked)</span><span class='red'>) </span><span class='red'>{  /* Break cycles if none are free. */</span></pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      asm_phi_break(as, blocked, blockedby, </span><span class='red'>RSET_GPR</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!</span><span class='red'>LJ_SOFTFP</span><span class='red'>) </span><span class='red'>asm_phi_break(as, blocked, blockedby, </span><span class='red'>RSET_FPR</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }  /* Else retry some more renames. */</span></pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Restore/remat invariants whose registers are modified inside the loop. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if !LJ_SOFTFP</span></pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  work = as-&gt;modset &amp; ~(as-&gt;freeset | as-&gt;phiset) &amp; </span><span class='red'>RSET_FPR</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  while (</span><span class='red'>work</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = </span><span class='red'>rset_pickbot</span><span class='red'>(work);</span></pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ra_restore(as, </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[r]));</span></pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(work, r);</span></pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  work = as-&gt;modset &amp; ~(as-&gt;freeset | as-&gt;phiset);</span></pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  while (</span><span class='red'>work</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = </span><span class='red'>rset_pickbot</span><span class='red'>(work);</span></pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ra_restore(as, </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[r]));</span></pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(work, r);</span></pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Allocate and save all unsaved PHI regs and clear marks. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  work = as-&gt;phiset;</span></pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  while (</span><span class='red'>work</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = </span><span class='red'>rset_picktop</span><span class='red'>(work);</span></pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRRef lref = as-&gt;phireg[r];</span></pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns *ir = </span><span class='red'>IR</span><span class='red'>(lref);</span></pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ra_hasspill</span><span class='red'>(ir-&gt;s)) </span><span class='red'>{  /* Left PHI gained a spill slot? */</span></pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>irt_clearmark</span><span class='red'>(ir-&gt;t);  /* Handled here, so clear marker now. */</span></pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ra_alloc1(as, lref, </span><span class='red'>RID2RSET</span><span class='red'>(r));</span></pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ra_save(as, ir, r);  /* Save to spill slot inside the loop. */</span></pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(work, r);</span></pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Copy unsynced left/right PHI spill slots. Rarely needed. */</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_phi_copyspill(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int need = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *ir;</span></pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (ir = </span><span class='red'>IR</span><span class='red'>(as-&gt;orignins-1); </span><span class='red'>ir-&gt;o == IR_PHI</span><span class='red'>; </span><span class='red'>ir--</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>if (</span><span class='red'>ra_hasspill</span><span class='red'>(ir-&gt;s) &amp;&amp; </span><span class='red'>ra_hasspill</span><span class='red'>(IR(ir-&gt;op1)-&gt;s))</span></pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>need |= </span><span class='red'>irt_isfp</span><span class='red'>(ir-&gt;t) ? </span><span class='red'>2</span><span class='red'> : </span><span class='red'>1</span><span class='red'>;  /* Unsynced spill slot? */</span></pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>(need &amp; 1)</span><span class='red'>) </span><span class='red'>{  /* Copy integer spill slots. */</span></pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !LJ_TARGET_X86ORX64</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Reg r = RID_TMP;</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = RID_RET;</span></pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>(as-&gt;freeset &amp; </span><span class='red'>RSET_GPR</span><span class='red'>))</span></pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>r = </span><span class='red'>rset_pickbot</span><span class='red'>((as-&gt;freeset &amp; RSET_GPR));</span></pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else</span></pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>emit_spload</span><span class='red'>(as, IR(regcost_ref(as-&gt;cost[r])), r, SPOFS_TMP);</span></pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (ir = </span><span class='red'>IR</span><span class='red'>(as-&gt;orignins-1); </span><span class='red'>ir-&gt;o == IR_PHI</span><span class='red'>; </span><span class='red'>ir--</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ra_hasspill</span><span class='red'>(ir-&gt;s)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *irl = </span><span class='red'>IR</span><span class='red'>(ir-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_hasspill</span><span class='red'>(irl-&gt;s) &amp;&amp; </span><span class='red'>!</span><span class='red'>irt_isfp</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>emit_spstore</span><span class='red'>(as, irl, r, sps_scale(irl-&gt;s));</span></pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>emit_spload</span><span class='red'>(as, ir, r, sps_scale(ir-&gt;s));</span></pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_TARGET_X86ORX64</span></pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!</span><span class='red'>rset_test</span><span class='red'>(as-&gt;freeset, r))</span></pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>emit_spstore</span><span class='red'>(as, IR(regcost_ref(as-&gt;cost[r])), r, SPOFS_TMP);</span></pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if !LJ_SOFTFP</span></pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>(need &amp; 2)</span><span class='red'>) </span><span class='red'>{  /* Copy FP spill slots. */</span></pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_X86</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Reg r = RID_XMM0;</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = RID_FPRET;</span></pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>(as-&gt;freeset &amp; </span><span class='red'>RSET_FPR</span><span class='red'>))</span></pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>r = </span><span class='red'>rset_pickbot</span><span class='red'>((as-&gt;freeset &amp; RSET_FPR));</span></pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!</span><span class='red'>rset_test</span><span class='red'>(as-&gt;freeset, r))</span></pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>emit_spload</span><span class='red'>(as, IR(regcost_ref(as-&gt;cost[r])), r, SPOFS_TMP);</span></pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (ir = </span><span class='red'>IR</span><span class='red'>(as-&gt;orignins-1); </span><span class='red'>ir-&gt;o == IR_PHI</span><span class='red'>; </span><span class='red'>ir--</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ra_hasspill</span><span class='red'>(ir-&gt;s)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *irl = </span><span class='red'>IR</span><span class='red'>(ir-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ra_hasspill</span><span class='red'>(irl-&gt;s) &amp;&amp; </span><span class='red'>irt_isfp</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>emit_spstore</span><span class='red'>(as, irl, r, sps_scale(irl-&gt;s));</span></pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>emit_spload</span><span class='red'>(as, ir, r, sps_scale(ir-&gt;s));</span></pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!</span><span class='red'>rset_test</span><span class='red'>(as-&gt;freeset, r))</span></pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>emit_spstore</span><span class='red'>(as, IR(regcost_ref(as-&gt;cost[r])), r, SPOFS_TMP);</span></pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Emit renames for left PHIs which are only spilled outside the loop. */</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_phi_fixup(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet work = as-&gt;phiset;</span></pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  while (</span><span class='red'>work</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r = </span><span class='red'>rset_picktop</span><span class='red'>(work);</span></pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRRef lref = as-&gt;phireg[r];</span></pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns *ir = </span><span class='red'>IR</span><span class='red'>(lref);</span></pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>irt_ismarked</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>irt_clearmark</span><span class='red'>(ir-&gt;t);</span></pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* Left PHI gained a spill slot before the loop? */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ra_hasspill</span><span class='red'>(ir-&gt;s)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ra_addrename(as, r, lref, as-&gt;loopsnapno);</span></pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(work, r);</span></pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Setup right PHI reference. */</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_phi(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet allow = (</span><span class='red'>(</span><span class='red'>!</span><span class='red'>LJ_SOFTFP</span><span class='red'> &amp;&amp; </span><span class='red'>irt_isfp</span><span class='red'>(ir-&gt;t)) ? </span><span class='red'>RSET_FPR</span><span class='red'> : </span><span class='red'>RSET_GPR</span><span class='red'>) &amp;</span></pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>     ~as-&gt;phiset;</span></pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet afree = (as-&gt;freeset &amp; allow);</span></pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *irl = </span><span class='red'>IR</span><span class='red'>(ir-&gt;op1);</span></pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *irr = </span><span class='red'>IR</span><span class='red'>(ir-&gt;op2);</span></pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ir-&gt;r == </span><span class='red'>RID_SINK</span><span class='red'>)  /* Sink PHI. */</span></pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Spill slot shuffling is not implemented yet (but rarely needed). */</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>ra_hasspill</span><span class='red'>(irl-&gt;s) || </span><span class='red'>ra_hasspill</span><span class='red'>(irr-&gt;s))</span></pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_trace_err(as-&gt;J, LJ_TRERR_NYIPHI)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Leave at least one register free for non-PHIs (and PHI cycle breaking). */</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>(afree &amp; (afree-1))</span><span class='red'>) </span><span class='red'>{  /* Two or more free registers? */</span></pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Reg r;</span></pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ra_noreg</span><span class='red'>(irr-&gt;r)) </span><span class='red'>{  /* Get a register for the right PHI. */</span></pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      r = ra_allocref(as, ir-&gt;op2, allow);</span></pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'> else </span><span class='red'>{  /* Duplicate right PHI, need a copy (rare). */</span></pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      r = ra_scratch(as, allow);</span></pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      emit_movrr(as, irr, r, irr-&gt;r);</span></pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ir-&gt;r = (uint8_t)r;</span></pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_set</span><span class='red'>(as-&gt;phiset, r);</span></pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;phireg[r] = (IRRef1)ir-&gt;op1;</span></pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>irt_setmark</span><span class='red'>(irl-&gt;t);  /* Marks left PHIs _with_ register. */</span></pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ra_noreg</span><span class='red'>(irl-&gt;r))</span></pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ra_sethint</span><span class='red'>(irl-&gt;r, r); /* Set register hint for left PHI. */</span></pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>{  /* Otherwise allocate a spill slot. */</span></pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* This is overly restrictive, but it triggers only on synthetic code. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ra_hasreg</span><span class='red'>(irl-&gt;r) || </span><span class='red'>ra_hasreg</span><span class='red'>(irr-&gt;r))</span></pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>lj_trace_err(as-&gt;J, LJ_TRERR_NYIPHI)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_spill(as, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    irr-&gt;s = ir-&gt;s;  /* Set right PHI spill slot. Sync left slot later. */</span></pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_loop_fixup(ASMState *as);</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Middle part of a loop. */</pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_loop(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MCode *mcspill;</span></pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* LOOP is a guard, so the snapno is up to date. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;loopsnapno = as-&gt;snapno;</span></pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;gcsteps</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_gc_check(as)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* LOOP marks the transition from the variant to the invariant part. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;flagmcp = as-&gt;invmcp = NULL;</span></pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;sectref = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>neverfuse</span><span class='red'>(as)) </span><span class='red'>as-&gt;fuseref = 0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_phi_shuffle(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  mcspill = as-&gt;mcp;</span></pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_phi_copyspill(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_loop_fixup(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;mcloop = as-&gt;mcp;</span></pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;===== LOOP =====&quot;));</span></pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!as-&gt;realign</span><span class='red'>) </span><span class='red'>RA_DBG_FLUSH</span><span class='red'>();</span></pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;mcp != mcspill</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>emit_jmp(as, mcspill)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Target-specific assembler ------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_X86ORX64</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_asm_x86.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#elif LJ_TARGET_ARM</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_asm_arm.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#elif LJ_TARGET_ARM64</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_asm_arm64.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#elif LJ_TARGET_PPC</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_asm_ppc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#elif LJ_TARGET_MIPS</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;lj_asm_mips.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#error &quot;Missing assembler for target CPU&quot;</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Common instruction helpers ------------------------------------------ */</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !LJ_SOFTFP32</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !LJ_TARGET_X86ORX64</pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define asm_ldexp(as, ir) asm_callid(as, ir, IRCALL_ldexp)</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_pow(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_64 &amp;&amp; LJ_HASFFI</span></pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>irt_isnum</span><span class='red'>(ir-&gt;t))</span></pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_callid(as, ir, </span><span class='red'>irt_isi64</span><span class='red'>(ir-&gt;t) ? </span><span class='red'>IRCALL_lj_carith_powi64</span><span class='red'> :</span></pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            </span><span class='red'>IRCALL_lj_carith_powu64</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else</span></pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>asm_callid(as, ir, IRCALL_pow)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_div(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_64 &amp;&amp; LJ_HASFFI</span></pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>irt_isnum</span><span class='red'>(ir-&gt;t))</span></pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_callid(as, ir, </span><span class='red'>irt_isi64</span><span class='red'>(ir-&gt;t) ? </span><span class='red'>IRCALL_lj_carith_divi64</span><span class='red'> :</span></pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            </span><span class='red'>IRCALL_lj_carith_divu64</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else</span></pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_fpdiv</span><span class='red'>(as, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_mod(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_64 &amp;&amp; LJ_HASFFI</span></pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>irt_isint</span><span class='red'>(ir-&gt;t))</span></pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_callid(as, ir, </span><span class='red'>irt_isi64</span><span class='red'>(ir-&gt;t) ? </span><span class='red'>IRCALL_lj_carith_modi64</span><span class='red'> :</span></pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            </span><span class='red'>IRCALL_lj_carith_modu64</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else</span></pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_callid(as, ir, IRCALL_lj_vm_modi)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_fuseequal(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Fuse HREF + EQ/NE. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>(ir-1)-&gt;o == IR_HREF</span><span class='red'> &amp;&amp; </span><span class='red'>ir-&gt;op1 == as-&gt;curins-1</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;curins--;</span></pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_href(as, ir-1, (IROp)ir-&gt;o);</span></pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_equal</span><span class='red'>(as, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_alen(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_callid(as, ir, </span><span class='red'>ir-&gt;op2 == REF_NIL</span><span class='red'> ? </span><span class='red'>IRCALL_lj_tab_len</span><span class='red'> :</span></pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            </span><span class='red'>IRCALL_lj_tab_len_hint</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Instruction dispatch ------------------------------------------------ */</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Assemble a single instruction. */</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_ir(ASMState *as, IRIns *ir)</pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  switch ((IROp)ir-&gt;o) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Miscellaneous ops. */</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_LOOP: asm_loop(as); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_NOP: </span><span class='red'>case IR_XBAR:</span></pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>(!ra_used(ir),</span></pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         &quot;IR %04d not unused&quot;, (int)(ir - as-&gt;ir) - REF_BIAS);</span></pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_USE:</span></pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ra_alloc1(as, ir-&gt;op1, </span><span class='red'>irt_isfp</span><span class='red'>(ir-&gt;t) ? </span><span class='red'>RSET_FPR</span><span class='red'> : </span><span class='red'>RSET_GPR</span><span class='red'>); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_PHI: asm_phi(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_HIOP: asm_hiop(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_GCSTEP: asm_gcstep(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_PROF: asm_prof(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Guarded assertions. */</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_LT: </span><span class='red'>case IR_GE: </span><span class='red'>case IR_LE: </span><span class='red'>case IR_GT:</span></pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_ULT: </span><span class='red'>case IR_UGE: </span><span class='red'>case IR_ULE: </span><span class='red'>case IR_UGT:</span></pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_ABC:</span></pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_comp(as, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_EQ: </span><span class='red'>case IR_NE: asm_fuseequal(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_RETF: asm_retf(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Bit ops. */</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_BNOT: </span><span class='red'>asm_bnot</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BSWAP: asm_bswap(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BAND: </span><span class='red'>asm_band</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BOR: </span><span class='red'>asm_bor</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BXOR: </span><span class='red'>asm_bxor</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BSHL: </span><span class='red'>asm_bshl</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BSHR: </span><span class='red'>asm_bshr</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BSAR: </span><span class='red'>asm_bsar</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BROL: </span><span class='red'>asm_brol</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BROR: </span><span class='red'>asm_bror</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Arithmetic ops. */</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_ADD: asm_add(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_SUB: asm_sub(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_MUL: asm_mul(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_MOD: asm_mod(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_NEG: asm_neg(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_SOFTFP32</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  case IR_DIV: case IR_POW: case IR_ABS:</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  case IR_LDEXP: case IR_FPMATH: case IR_TOBIT:</pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Unused for LJ_SOFTFP32. */</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    lj_assertA(0, &quot;IR %04d with unused op %d&quot;,</pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      (int)(ir - as-&gt;ir) - REF_BIAS, ir-&gt;o);</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_DIV: asm_div(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_POW: asm_pow(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_ABS: </span><span class='red'>asm_abs</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_LDEXP: asm_ldexp(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_FPMATH: asm_fpmath(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_TOBIT: asm_tobit(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_MIN: asm_min(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_MAX: asm_max(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Overflow-checking arithmetic ops. */</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_ADDOV: </span><span class='red'>asm_addov</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_SUBOV: </span><span class='red'>asm_subov</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_MULOV: </span><span class='red'>asm_mulov</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Memory references. */</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_AREF: asm_aref(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_HREF: asm_href(as, ir, 0); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_HREFK: asm_hrefk(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_NEWREF: asm_newref(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_UREFO: </span><span class='red'>case IR_UREFC: asm_uref(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_FREF: asm_fref(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_TMPREF: asm_tmpref(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_STRREF: asm_strref(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_LREF: asm_lref(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Loads and stores. */</pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_ALOAD: </span><span class='red'>case IR_HLOAD: </span><span class='red'>case IR_ULOAD: </span><span class='red'>case IR_VLOAD:</span></pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_ahuvload(as, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_FLOAD: </span><span class='red'>asm_fload</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_XLOAD: </span><span class='red'>asm_xload</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_SLOAD: asm_sload(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_ALEN: asm_alen(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_ASTORE: </span><span class='red'>case IR_HSTORE: </span><span class='red'>case IR_USTORE: asm_ahustore(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_FSTORE: </span><span class='red'>asm_fstore</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_XSTORE: </span><span class='red'>asm_xstore</span><span class='red'>(as, ir); break;</span></pre></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Allocations. */</pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_SNEW: </span><span class='red'>case IR_XSNEW: asm_snew(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_TNEW: asm_tnew(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_TDUP: asm_tdup(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_CNEW: </span><span class='red'>case IR_CNEWI:</span></pre></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_HASFFI</span></pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_cnew(as, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    lj_assertA(0, &quot;IR %04d with unused op %d&quot;,</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      (int)(ir - as-&gt;ir) - REF_BIAS, ir-&gt;o);</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break;</span></pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Buffer operations. */</pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_BUFHDR: asm_bufhdr(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BUFPUT: asm_bufput(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_BUFSTR: asm_bufstr(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Write barriers. */</pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_TBAR: asm_tbar(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_OBAR: asm_obar(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Type conversions. */</pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_CONV: asm_conv(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_TOSTR: asm_tostr(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_STRTO: asm_strto(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Calls. */</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case IR_CALLA:</span></pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;gcsteps++;</span></pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* fallthrough */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_CALLN: </span><span class='red'>case IR_CALLL: </span><span class='red'>case IR_CALLS: asm_call(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_CALLXS: asm_callx(as, ir); break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case IR_CARG: break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    setintV(&amp;as-&gt;J-&gt;errinfo, ir-&gt;o);</span></pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    lj_trace_err_info(as-&gt;J, LJ_TRERR_NYIIR)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Head of trace ------------------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Head of a root trace. */</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_head_root(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int32_t spadj;</span></pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_head_root_base(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>emit_setvmstate</span><span class='red'>(as, (int32_t)as-&gt;T-&gt;traceno);</span></pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  spadj = asm_stack_adjust(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;T-&gt;spadjust = (uint16_t)spadj;</span></pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>emit_spsub</span><span class='red'>(as, spadj);</span></pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Root traces assume a checked stack for the starting proto. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;T-&gt;topslot = </span><span class='red'>gcref</span><span class='red'>(as-&gt;T-&gt;startpt)-&gt;pt.framesize;</span></pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Head of a side trace.</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>**</pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** The current simplistic algorithm requires that all slots inherited</pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** from the parent are live in a register between pass 2 and pass 3. This</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** avoids the complexity of stack slot shuffling. But of course this may</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** overflow the register set in some cases and cause the dreaded error:</pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>** &quot;NYI: register coalescing too complex&quot;. A refined algorithm is needed.</pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>*/</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_head_side(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef1 sloadins[RID_MAX];</span></pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet allow = </span><span class='red'>RSET_ALL</span><span class='red'>;  /* Inverse of all coalesced registers. */</span></pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet live = </span><span class='red'>RSET_EMPTY</span><span class='red'>;  /* Live parent registers. */</span></pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet pallow = </span><span class='red'>RSET_GPR</span><span class='red'>;  /* Registers needed by the parent stack check. */</span></pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg pbase;</span></pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *irp = &amp;as-&gt;parent-&gt;ir[REF_BASE];  /* Parent base. */</span></pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int32_t spadj, spdelta;</span></pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int pass2 = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int pass3 = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef i;</span></pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;snapno</span><span class='red'> &amp;&amp; </span><span class='red'>as-&gt;topslot &gt; as-&gt;parent-&gt;topslot</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Force snap #0 alloc to prevent register overwrite in stack check. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_snap_alloc(as, 0);</span></pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  pbase = asm_head_side_base(as, irp);</span></pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>pbase != </span><span class='red'>RID_NONE</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(allow, pbase);</span></pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(pallow, pbase);</span></pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Scan all parent SLOADs and collect register dependencies. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (i = as-&gt;stopins; </span><span class='red'>i &gt; REF_BASE</span><span class='red'>; </span><span class='red'>i--</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns *ir = </span><span class='red'>IR</span><span class='red'>(i);</span></pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    RegSP rs;</span></pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_assertA</span><span class='red'>((ir-&gt;o == IR_SLOAD &amp;&amp; (ir-&gt;op2 &amp; IRSLOAD_PARENT)) ||</span></pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         (LJ_SOFTFP &amp;&amp; ir-&gt;o == IR_HIOP) || ir-&gt;o == IR_PVAL,</span></pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         &quot;IR %04d has bad parent op %d&quot;,</span></pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         (int)(ir - as-&gt;ir) - REF_BIAS, ir-&gt;o);</span></pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rs = as-&gt;parentmap[i - REF_FIRST];</span></pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ra_hasreg</span><span class='red'>(ir-&gt;r)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>rset_clear</span><span class='red'>(allow, ir-&gt;r);</span></pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ra_hasspill</span><span class='red'>(ir-&gt;s)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ra_save(as, ir, ir-&gt;r);</span></pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    } else </span><span class='red'>if (</span><span class='red'>ra_hasspill</span><span class='red'>(ir-&gt;s)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>irt_setmark</span><span class='red'>(ir-&gt;t);</span></pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      pass2 = 1;</span></pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ir-&gt;r == rs</span><span class='red'>) </span><span class='red'>{  /* Coalesce matching registers right now. */</span></pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ra_free</span><span class='red'>(as, ir-&gt;r);</span></pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    } else </span><span class='red'>if (</span><span class='red'>ra_hasspill</span><span class='red'>(regsp_spill(rs))) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ra_hasreg</span><span class='red'>(ir-&gt;r))</span></pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>pass3 = 1</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    } else </span><span class='red'>if (</span><span class='red'>ra_used</span><span class='red'>(ir)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      sloadins[rs] = (IRRef1)i;</span></pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>rset_set</span><span class='red'>(live, rs);  /* Block live parent register. */</span></pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!</span><span class='red'>ra_hasspill</span><span class='red'>(regsp_spill(rs))) </span><span class='red'>rset_clear</span><span class='red'>(pallow, regsp_reg(rs));</span></pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Calculate stack frame adjustment. */</pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>spadj = asm_stack_adjust(as);</span></pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  spdelta = spadj - (int32_t)as-&gt;parent-&gt;spadjust;</span></pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>spdelta &lt; 0</span><span class='red'>) </span><span class='red'>{  /* Don&apos;t shrink the stack frame. */</span></pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    spadj = (int32_t)as-&gt;parent-&gt;spadjust;</span></pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    spdelta = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;T-&gt;spadjust = (uint16_t)spadj;</span></pre></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Reload spilled target registers. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>pass2</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (i = as-&gt;stopins; </span><span class='red'>i &gt; REF_BASE</span><span class='red'>; </span><span class='red'>i--</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      IRIns *ir = </span><span class='red'>IR</span><span class='red'>(i);</span></pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>irt_ismarked</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSet mask;</span></pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Reg r;</span></pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  RegSP rs;</span></pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>irt_clearmark</span><span class='red'>(ir-&gt;t);</span></pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  rs = as-&gt;parentmap[i - REF_FIRST];</span></pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!</span><span class='red'>ra_hasspill</span><span class='red'>(regsp_spill(rs)))</span></pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_sethint</span><span class='red'>(ir-&gt;r, rs);  /* Hint may be gone, set it again. */</span></pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else </span><span class='red'>if (</span><span class='red'>sps_scale</span><span class='red'>(regsp_spill(rs))+spdelta == </span><span class='red'>sps_scale</span><span class='red'>(ir-&gt;s))</span></pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>continue</span><span class='red'>;  /* Same spill slot, do nothing. */</span></pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>mask = (</span><span class='red'>(</span><span class='red'>!</span><span class='red'>LJ_SOFTFP</span><span class='red'> &amp;&amp; </span><span class='red'>irt_isfp</span><span class='red'>(ir-&gt;t)) ? </span><span class='red'>RSET_FPR</span><span class='red'> : </span><span class='red'>RSET_GPR</span><span class='red'>) &amp; allow;</span></pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>mask == </span><span class='red'>RSET_EMPTY</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_trace_err(as-&gt;J, LJ_TRERR_NYICOAL)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>r = ra_allocref(as, i, mask);</span></pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ra_save(as, ir, r);</span></pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>rset_clear</span><span class='red'>(allow, r);</span></pre></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>r == rs</span><span class='red'>) </span><span class='red'>{  /* Coalesce matching registers right now. */</span></pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_free</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_clear</span><span class='red'>(live, r);</span></pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } else </span><span class='red'>if (</span><span class='red'>ra_hasspill</span><span class='red'>(regsp_spill(rs))) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    pass3 = 1;</span></pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Store trace number and adjust stack frame relative to the parent. */</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>emit_setvmstate</span><span class='red'>(as, (int32_t)as-&gt;T-&gt;traceno);</span></pre></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>emit_spsub</span><span class='red'>(as, spdelta);</span></pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !LJ_TARGET_X86ORX64</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Restore BASE register from parent spill slot. */</pre></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (ra_hasspill(irp-&gt;s))</pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    emit_spload(as, IR(REF_BASE), IR(REF_BASE)-&gt;r, sps_scale(irp-&gt;s));</pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Restore target registers from parent spill slots. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>pass3</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    RegSet work = ~as-&gt;freeset &amp; </span><span class='red'>RSET_ALL</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    while (</span><span class='red'>work</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Reg r = </span><span class='red'>rset_pickbot</span><span class='red'>(work);</span></pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      IRRef ref = </span><span class='red'>regcost_ref</span><span class='red'>(as-&gt;cost[r]);</span></pre></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      RegSP rs = as-&gt;parentmap[ref - REF_FIRST];</span></pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>rset_clear</span><span class='red'>(work, r);</span></pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ra_hasspill</span><span class='red'>(regsp_spill(rs))) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int32_t ofs = </span><span class='red'>sps_scale</span><span class='red'>(regsp_spill(rs));</span></pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ra_free</span><span class='red'>(as, r);</span></pre></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>emit_spload</span><span class='red'>(as, IR(ref), r, ofs);</span></pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Shuffle registers to match up target regs with parent regs. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (;;) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    RegSet work;</span></pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Repeatedly coalesce free live registers by moving to their target. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    while (</span><span class='red'>(work = as-&gt;freeset &amp; live) != </span><span class='red'>RSET_EMPTY</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Reg rp = </span><span class='red'>rset_pickbot</span><span class='red'>(work);</span></pre></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      IRIns *ir = </span><span class='red'>IR</span><span class='red'>(sloadins[rp]);</span></pre></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>rset_clear</span><span class='red'>(live, rp);</span></pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>rset_clear</span><span class='red'>(allow, rp);</span></pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ra_free</span><span class='red'>(as, ir-&gt;r);</span></pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      emit_movrr(as, ir, ir-&gt;r, rp);</span></pre></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* We&apos;re done if no live registers remain. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>live == </span><span class='red'>RSET_EMPTY</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Break cycles by renaming one target to a temp. register. */</pre></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>if (</span><span class='red'>live &amp; </span><span class='red'>RSET_GPR</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      RegSet tmpset = as-&gt;freeset &amp; ~live &amp; allow &amp; </span><span class='red'>RSET_GPR</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>tmpset == </span><span class='red'>RSET_EMPTY</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_trace_err(as-&gt;J, LJ_TRERR_NYICOAL)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ra_rename(as, </span><span class='red'>rset_pickbot</span><span class='red'>(live &amp; RSET_GPR), </span><span class='red'>rset_pickbot</span><span class='red'>(tmpset));</span></pre></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>if (</span><span class='red'>!</span><span class='red'>LJ_SOFTFP</span><span class='red'> &amp;&amp; </span><span class='red'>(live &amp; </span><span class='red'>RSET_FPR</span><span class='red'>)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      RegSet tmpset = as-&gt;freeset &amp; ~live &amp; allow &amp; </span><span class='red'>RSET_FPR</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>tmpset == </span><span class='red'>RSET_EMPTY</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>lj_trace_err(as-&gt;J, LJ_TRERR_NYICOAL)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>ra_rename(as, </span><span class='red'>rset_pickbot</span><span class='red'>(live &amp; RSET_FPR), </span><span class='red'>rset_pickbot</span><span class='red'>(tmpset));</span></pre></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Continue with coalescing to fix up the broken cycle(s). */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Inherit top stack slot already checked by parent trace. */</pre></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>as-&gt;T-&gt;topslot = as-&gt;parent-&gt;topslot;</span></pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;topslot &gt; as-&gt;T-&gt;topslot</span><span class='red'>) </span><span class='red'>{  /* Need to check for higher slot? */</span></pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef EXITSTATE_CHECKEXIT</pre></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Highest exit + 1 indicates stack check. */</pre></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ExitNo exitno = as-&gt;T-&gt;nsnap;</pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Reuse the parent exit in the context of the parent trace. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ExitNo exitno = as-&gt;J-&gt;exitno;</span></pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;T-&gt;topslot = (uint8_t)as-&gt;topslot;  /* Remember for child traces. */</span></pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_stack_check(as, as-&gt;topslot, irp, pallow, exitno);</span></pre></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Tail of trace ------------------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Get base slot for a snapshot. */</pre></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static BCReg asm_baseslot(ASMState *as, SnapShot *snap, int *gotframe)</pre></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SnapEntry *map = &amp;as-&gt;T-&gt;snapmap[snap-&gt;mapofs];</span></pre></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MSize n;</span></pre></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (n = snap-&gt;nent; </span><span class='red'>n &gt; 0</span><span class='red'>; </span><span class='red'>n--</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SnapEntry sn = map[n-1];</span></pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>(sn &amp; </span><span class='red'>SNAP_FRAME</span><span class='red'>)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      *gotframe = 1;</span></pre></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return </span><span class='red'>snap_slot</span><span class='red'>(sn) - </span><span class='red'>LJ_FR2</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return 0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Link to another trace. */</pre></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_tail_link(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SnapNo snapno = as-&gt;T-&gt;nsnap-1;  /* Last snapshot. */</span></pre></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SnapShot *snap = &amp;as-&gt;T-&gt;snap[snapno];</span></pre></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int gotframe = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  BCReg baseslot = asm_baseslot(as, snap, &amp;gotframe);</span></pre></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;topslot = snap-&gt;topslot;</span></pre></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ra_allocref(as, REF_BASE, </span><span class='red'>RID2RSET</span><span class='red'>(RID_BASE));</span></pre></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;T-&gt;link == 0</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Setup fixed registers for exit to interpreter. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const BCIns *pc = snap_pc(&amp;as-&gt;T-&gt;snapmap[snap-&gt;mapofs + snap-&gt;nent]);</span></pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    int32_t mres;</span></pre></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>bc_op</span><span class='red'>(*pc) == BC_JLOOP</span><span class='red'>) </span><span class='red'>{  /* NYI: find a better way to do this. */</span></pre></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      BCIns *retpc = &amp;</span><span class='red'>traceref</span><span class='red'>(as-&gt;J, bc_d(*pc))-&gt;startins;</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      if (<span class='red'>bc_isret(</span><span class='red'>bc_op</span><span class='red'>(*retpc)))</span></pre></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>pc = retpc</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_GC64</span></pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>emit_loadu64(as, RID_LPC, </span><span class='red'>u64ptr</span><span class='red'>(pc));</span></pre></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ra_allockreg(as, i32ptr(J2GG(as-&gt;J)-&gt;dispatch), RID_DISPATCH);</pre></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ra_allockreg(as, i32ptr(pc), RID_LPC);</pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    mres = (int32_t)(snap-&gt;nslots - baseslot - </span><span class='red'>LJ_FR2</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    switch (</span><span class='red'>bc_op</span><span class='red'>(*pc)) {</span></pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case BC_CALLM: </span><span class='red'>case BC_CALLMT:</span></pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      mres -= (int32_t)(1 + </span><span class='red'>LJ_FR2</span><span class='red'> + </span><span class='red'>bc_a</span><span class='red'>(*pc) + </span><span class='red'>bc_c</span><span class='red'>(*pc)); break;</span></pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case BC_RETM: mres -= (int32_t)(</span><span class='red'>bc_a</span><span class='red'>(*pc) + </span><span class='red'>bc_d</span><span class='red'>(*pc)); break;</span></pre></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case BC_TSETM: mres -= (int32_t)</span><span class='red'>bc_a</span><span class='red'>(*pc); break;</span></pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>default: if (</span><span class='red'>bc_op</span><span class='red'>(*pc) &lt; BC_FUNCF</span><span class='red'>) </span><span class='red'>mres = 0</span><span class='red'>; break;</span></pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_allockreg</span><span class='red'>(as, mres, RID_RET);  /* Return MULTRES or 0. */</span></pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>baseslot</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Save modified BASE for linking to trace with higher start frame. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>emit_setgl</span><span class='red'>(as, RID_BASE, jit_base);</span></pre></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>emit_addptr(as, RID_BASE, 8*(int32_t)baseslot);</span></pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;J-&gt;ktrace</span><span class='red'>) </span><span class='red'>{  /* Patch ktrace slot with the final GCtrace pointer. */</span></pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>setgcref</span><span class='red'>(IR(as-&gt;J-&gt;ktrace)[LJ_GC64].gcr, obj2gco(as-&gt;J-&gt;curfinal));</span></pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>IR</span><span class='red'>(as-&gt;J-&gt;ktrace)-&gt;o = IR_KGC;</span></pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Sync the interpreter state with the on-trace state. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_stack_restore(as, snap);</span></pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Root traces that add frames need to check the stack at the end. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!as-&gt;parent</span><span class='red'> &amp;&amp; </span><span class='red'>gotframe</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_stack_check(as, as-&gt;topslot, NULL, as-&gt;freeset &amp; </span><span class='red'>RSET_GPR</span><span class='red'>, snapno);</span></pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Trace setup --------------------------------------------------------- */</pre></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Clear reg/sp for all instructions and add register hints. */</pre></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void asm_setup_regsp(ASMState *as)</pre></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  GCtrace *T = as-&gt;T;</span></pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int sink = T-&gt;sinktags;</span></pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRRef nins = T-&gt;nins;</span></pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IRIns *ir, *lastir;</span></pre></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int inloop;</span></pre></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_ARM</pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint32_t rload = 0xa6402a64;</pre></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ra_setup(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_ARM64</pre></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ra_setkref(as, RID_GL, (intptr_t)J2G(as-&gt;J));</pre></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Clear reg/sp for constants. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (ir = </span><span class='red'>IR</span><span class='red'>(T-&gt;nk), lastir = </span><span class='red'>IR</span><span class='red'>(REF_BASE); </span><span class='red'>ir &lt; lastir</span><span class='red'>; </span><span class='red'>ir++</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ir-&gt;prev = </span><span class='red'>REGSP_INIT</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>irt_is64</span><span class='red'>(ir-&gt;t) &amp;&amp; </span><span class='red'>ir-&gt;o != IR_KNULL</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_GC64</span></pre></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* The false-positive of irt_is64() for ASMREF_L (REF_NIL) is OK here. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ir-&gt;i = 0;  /* Will become non-zero only for RIP-relative addresses. */</span></pre></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* Make life easier for backends by putting address of constant in i. */</pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      ir-&gt;i = (int32_t)(intptr_t)(ir+1);</pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ir++;</span></pre></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2209' href='#L2209'><pre>2209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2210' href='#L2210'><pre>2210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* REF_BASE is used for implicit references to the BASE register. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2211' href='#L2211'><pre>2211</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  lastir-&gt;prev = </span><span class='red'>REGSP_HINT</span><span class='red'>(RID_BASE);</span></pre></td></tr><tr><td class='line-number'><a name='L2212' href='#L2212'><pre>2212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2213' href='#L2213'><pre>2213</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;snaprename = nins;</span></pre></td></tr><tr><td class='line-number'><a name='L2214' href='#L2214'><pre>2214</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;snapref = nins;</span></pre></td></tr><tr><td class='line-number'><a name='L2215' href='#L2215'><pre>2215</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;snapno = T-&gt;nsnap;</span></pre></td></tr><tr><td class='line-number'><a name='L2216' href='#L2216'><pre>2216</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;snapalloc = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L2217' href='#L2217'><pre>2217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2218' href='#L2218'><pre>2218</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;stopins = REF_BASE;</span></pre></td></tr><tr><td class='line-number'><a name='L2219' href='#L2219'><pre>2219</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;orignins = nins;</span></pre></td></tr><tr><td class='line-number'><a name='L2220' href='#L2220'><pre>2220</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;curins = nins;</span></pre></td></tr><tr><td class='line-number'><a name='L2221' href='#L2221'><pre>2221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2222' href='#L2222'><pre>2222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Setup register hints for parent link instructions. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2223' href='#L2223'><pre>2223</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir = </span><span class='red'>IR</span><span class='red'>(REF_FIRST);</span></pre></td></tr><tr><td class='line-number'><a name='L2224' href='#L2224'><pre>2224</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;parent</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2225' href='#L2225'><pre>2225</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    uint16_t *p;</span></pre></td></tr><tr><td class='line-number'><a name='L2226' href='#L2226'><pre>2226</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    lastir = lj_snap_regspmap(as-&gt;J, as-&gt;parent, as-&gt;J-&gt;exitno, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L2227' href='#L2227'><pre>2227</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>lastir - ir &gt; </span><span class='red'>LJ_MAX_JSLOTS</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2228' href='#L2228'><pre>2228</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>lj_trace_err(as-&gt;J, LJ_TRERR_NYICOAL)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2229' href='#L2229'><pre>2229</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>as-&gt;stopins = (IRRef)((lastir-1) - as-&gt;ir);</span></pre></td></tr><tr><td class='line-number'><a name='L2230' href='#L2230'><pre>2230</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (p = as-&gt;parentmap; </span><span class='red'>ir &lt; lastir</span><span class='red'>; </span><span class='red'>ir++</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2231' href='#L2231'><pre>2231</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      RegSP rs = ir-&gt;prev;</span></pre></td></tr><tr><td class='line-number'><a name='L2232' href='#L2232'><pre>2232</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      *p++ = (uint16_t)rs;  /* Copy original parent RegSP to parentmap. */</span></pre></td></tr><tr><td class='line-number'><a name='L2233' href='#L2233'><pre>2233</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!</span><span class='red'>ra_hasspill</span><span class='red'>(regsp_spill(rs)))</span></pre></td></tr><tr><td class='line-number'><a name='L2234' href='#L2234'><pre>2234</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ir-&gt;prev = (uint16_t)</span><span class='red'>REGSP_HINT</span><span class='red'>(regsp_reg(rs));</span></pre></td></tr><tr><td class='line-number'><a name='L2235' href='#L2235'><pre>2235</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      else</span></pre></td></tr><tr><td class='line-number'><a name='L2236' href='#L2236'><pre>2236</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ir-&gt;prev = </span><span class='red'>REGSP_INIT</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2237' href='#L2237'><pre>2237</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2238' href='#L2238'><pre>2238</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2239' href='#L2239'><pre>2239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2240' href='#L2240'><pre>2240</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>inloop = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L2241' href='#L2241'><pre>2241</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;evenspill = </span><span class='red'>SPS_FIRST</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2242' href='#L2242'><pre>2242</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (lastir = </span><span class='red'>IR</span><span class='red'>(nins); </span><span class='red'>ir &lt; lastir</span><span class='red'>; </span><span class='red'>ir++</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2243' href='#L2243'><pre>2243</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>sink</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2244' href='#L2244'><pre>2244</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ir-&gt;r == </span><span class='red'>RID_SINK</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2245' href='#L2245'><pre>2245</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2246' href='#L2246'><pre>2246</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>if (</span><span class='red'>ir-&gt;r == </span><span class='red'>RID_SUNK</span><span class='red'>) </span><span class='red'>{  /* Revert after ASM restart. */</span></pre></td></tr><tr><td class='line-number'><a name='L2247' href='#L2247'><pre>2247</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir-&gt;r = </span><span class='red'>RID_SINK</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2248' href='#L2248'><pre>2248</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2249' href='#L2249'><pre>2249</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2250' href='#L2250'><pre>2250</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2251' href='#L2251'><pre>2251</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>switch (ir-&gt;o) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2252' href='#L2252'><pre>2252</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case IR_LOOP:</span></pre></td></tr><tr><td class='line-number'><a name='L2253' href='#L2253'><pre>2253</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      inloop = 1;</span></pre></td></tr><tr><td class='line-number'><a name='L2254' href='#L2254'><pre>2254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2255' href='#L2255'><pre>2255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_ARM</pre></td></tr><tr><td class='line-number'><a name='L2256' href='#L2256'><pre>2256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    case IR_SLOAD:</pre></td></tr><tr><td class='line-number'><a name='L2257' href='#L2257'><pre>2257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if (!((ir-&gt;op2 &amp; IRSLOAD_TYPECHECK) || (ir+1)-&gt;o == IR_HIOP))</pre></td></tr><tr><td class='line-number'><a name='L2258' href='#L2258'><pre>2258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  break;</pre></td></tr><tr><td class='line-number'><a name='L2259' href='#L2259'><pre>2259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* fallthrough */</pre></td></tr><tr><td class='line-number'><a name='L2260' href='#L2260'><pre>2260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    case IR_ALOAD: case IR_HLOAD: case IR_ULOAD: case IR_VLOAD:</pre></td></tr><tr><td class='line-number'><a name='L2261' href='#L2261'><pre>2261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if (!LJ_SOFTFP &amp;&amp; irt_isnum(ir-&gt;t)) break;</pre></td></tr><tr><td class='line-number'><a name='L2262' href='#L2262'><pre>2262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      ir-&gt;prev = (uint16_t)REGSP_HINT((rload &amp; 15));</pre></td></tr><tr><td class='line-number'><a name='L2263' href='#L2263'><pre>2263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      rload = lj_ror(rload, 4);</pre></td></tr><tr><td class='line-number'><a name='L2264' href='#L2264'><pre>2264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2265' href='#L2265'><pre>2265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    case IR_TMPREF:</pre></td></tr><tr><td class='line-number'><a name='L2266' href='#L2266'><pre>2266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if ((ir-&gt;op2 &amp; IRTMPREF_OUT2) &amp;&amp; as-&gt;evenspill &lt; 4)</pre></td></tr><tr><td class='line-number'><a name='L2267' href='#L2267'><pre>2267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  as-&gt;evenspill = 4;  /* TMPREF OUT2 needs two TValues on the stack. */</pre></td></tr><tr><td class='line-number'><a name='L2268' href='#L2268'><pre>2268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2269' href='#L2269'><pre>2269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2270' href='#L2270'><pre>2270</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case IR_CALLXS: {</span></pre></td></tr><tr><td class='line-number'><a name='L2271' href='#L2271'><pre>2271</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CCallInfo ci;</span></pre></td></tr><tr><td class='line-number'><a name='L2272' href='#L2272'><pre>2272</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ci.flags = asm_callx_flags(as, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L2273' href='#L2273'><pre>2273</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ir-&gt;prev = asm_setup_call_slots(as, ir, &amp;ci);</span></pre></td></tr><tr><td class='line-number'><a name='L2274' href='#L2274'><pre>2274</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>inloop</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2275' href='#L2275'><pre>2275</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>as-&gt;modset |= </span><span class='red'>RSET_SCRATCH</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2276' href='#L2276'><pre>2276</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2277' href='#L2277'><pre>2277</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2278' href='#L2278'><pre>2278</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case IR_CALLL:</span></pre></td></tr><tr><td class='line-number'><a name='L2279' href='#L2279'><pre>2279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* lj_vm_next needs two TValues on the stack. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2280' href='#L2280'><pre>2280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_X64 &amp;&amp; LJ_ABI_WIN</pre></td></tr><tr><td class='line-number'><a name='L2281' href='#L2281'><pre>2281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if (ir-&gt;op2 == IRCALL_lj_vm_next &amp;&amp; as-&gt;evenspill &lt; SPS_FIRST + 4)</pre></td></tr><tr><td class='line-number'><a name='L2282' href='#L2282'><pre>2282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  as-&gt;evenspill = SPS_FIRST + 4;</pre></td></tr><tr><td class='line-number'><a name='L2283' href='#L2283'><pre>2283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2284' href='#L2284'><pre>2284</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>SPS_FIRST</span><span class='red'> &lt; 4</span><span class='red'> &amp;&amp; </span><span class='red'>ir-&gt;op2 == IRCALL_lj_vm_next</span><span class='red'> &amp;&amp; </span><span class='red'>as-&gt;evenspill &lt; 4</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2285' href='#L2285'><pre>2285</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>as-&gt;evenspill = 4</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2286' href='#L2286'><pre>2286</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L2287' href='#L2287'><pre>2287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* fallthrough */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2288' href='#L2288'><pre>2288</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case IR_CALLN: </span><span class='red'>case IR_CALLA: </span><span class='red'>case IR_CALLS: {</span></pre></td></tr><tr><td class='line-number'><a name='L2289' href='#L2289'><pre>2289</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      const CCallInfo *ci = &amp;lj_ir_callinfo[ir-&gt;op2];</span></pre></td></tr><tr><td class='line-number'><a name='L2290' href='#L2290'><pre>2290</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ir-&gt;prev = asm_setup_call_slots(as, ir, ci);</span></pre></td></tr><tr><td class='line-number'><a name='L2291' href='#L2291'><pre>2291</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>inloop</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2292' href='#L2292'><pre>2292</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>as-&gt;modset |= </span><span class='red'>(ci-&gt;flags &amp; </span><span class='red'>CCI_NOFPRCLOBBER</span><span class='red'>) ?</span></pre></td></tr><tr><td class='line-number'><a name='L2293' href='#L2293'><pre>2293</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>(</span><span class='red'>RSET_SCRATCH</span><span class='red'> &amp; ~</span><span class='red'>RSET_FPR</span><span class='red'>) : </span><span class='red'>RSET_SCRATCH</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2294' href='#L2294'><pre>2294</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2295' href='#L2295'><pre>2295</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2296' href='#L2296'><pre>2296</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case IR_HIOP:</span></pre></td></tr><tr><td class='line-number'><a name='L2297' href='#L2297'><pre>2297</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      switch ((ir-1)-&gt;o) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2298' href='#L2298'><pre>2298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_SOFTFP &amp;&amp; LJ_TARGET_ARM</pre></td></tr><tr><td class='line-number'><a name='L2299' href='#L2299'><pre>2299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      case IR_SLOAD: case IR_ALOAD: case IR_HLOAD: case IR_ULOAD: case IR_VLOAD:</pre></td></tr><tr><td class='line-number'><a name='L2300' href='#L2300'><pre>2300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (ra_hashint((ir-1)-&gt;r)) {</pre></td></tr><tr><td class='line-number'><a name='L2301' href='#L2301'><pre>2301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ir-&gt;prev = (ir-1)-&gt;prev + 1;</pre></td></tr><tr><td class='line-number'><a name='L2302' href='#L2302'><pre>2302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    continue;</pre></td></tr><tr><td class='line-number'><a name='L2303' href='#L2303'><pre>2303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2304' href='#L2304'><pre>2304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  break;</pre></td></tr><tr><td class='line-number'><a name='L2305' href='#L2305'><pre>2305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2306' href='#L2306'><pre>2306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !LJ_SOFTFP &amp;&amp; LJ_NEED_FP64 &amp;&amp; LJ_32 &amp;&amp; LJ_HASFFI</pre></td></tr><tr><td class='line-number'><a name='L2307' href='#L2307'><pre>2307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      case IR_CONV:</pre></td></tr><tr><td class='line-number'><a name='L2308' href='#L2308'><pre>2308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (irt_isfp((ir-1)-&gt;t)) {</pre></td></tr><tr><td class='line-number'><a name='L2309' href='#L2309'><pre>2309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ir-&gt;prev = REGSP_HINT(RID_FPRET);</pre></td></tr><tr><td class='line-number'><a name='L2310' href='#L2310'><pre>2310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    continue;</pre></td></tr><tr><td class='line-number'><a name='L2311' href='#L2311'><pre>2311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2312' href='#L2312'><pre>2312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2313' href='#L2313'><pre>2313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* fallthrough */</pre></td></tr><tr><td class='line-number'><a name='L2314' href='#L2314'><pre>2314</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>case IR_CALLN: </span><span class='red'>case IR_CALLL: </span><span class='red'>case IR_CALLS: </span><span class='red'>case IR_CALLXS:</span></pre></td></tr><tr><td class='line-number'><a name='L2315' href='#L2315'><pre>2315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_SOFTFP</pre></td></tr><tr><td class='line-number'><a name='L2316' href='#L2316'><pre>2316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      case IR_MIN: case IR_MAX:</pre></td></tr><tr><td class='line-number'><a name='L2317' href='#L2317'><pre>2317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2318' href='#L2318'><pre>2318</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  (ir-1)-&gt;prev = </span><span class='red'>REGSP_HINT</span><span class='red'>(RID_RETLO);</span></pre></td></tr><tr><td class='line-number'><a name='L2319' href='#L2319'><pre>2319</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir-&gt;prev = </span><span class='red'>REGSP_HINT</span><span class='red'>(RID_RETHI);</span></pre></td></tr><tr><td class='line-number'><a name='L2320' href='#L2320'><pre>2320</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2321' href='#L2321'><pre>2321</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>default:</span></pre></td></tr><tr><td class='line-number'><a name='L2322' href='#L2322'><pre>2322</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2323' href='#L2323'><pre>2323</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2324' href='#L2324'><pre>2324</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2325' href='#L2325'><pre>2325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_SOFTFP</pre></td></tr><tr><td class='line-number'><a name='L2326' href='#L2326'><pre>2326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    case IR_MIN: case IR_MAX:</pre></td></tr><tr><td class='line-number'><a name='L2327' href='#L2327'><pre>2327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if ((ir+1)-&gt;o != IR_HIOP) break;</pre></td></tr><tr><td class='line-number'><a name='L2328' href='#L2328'><pre>2328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2329' href='#L2329'><pre>2329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* fallthrough */</pre></td></tr><tr><td class='line-number'><a name='L2330' href='#L2330'><pre>2330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* C calls evict all scratch regs and return results in RID_RET. */</pre></td></tr><tr><td class='line-number'><a name='L2331' href='#L2331'><pre>2331</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case IR_SNEW: </span><span class='red'>case IR_XSNEW: </span><span class='red'>case IR_NEWREF: </span><span class='red'>case IR_BUFPUT:</span></pre></td></tr><tr><td class='line-number'><a name='L2332' href='#L2332'><pre>2332</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>REGARG_NUMGPR</span><span class='red'> &lt; 3</span><span class='red'> &amp;&amp; </span><span class='red'>as-&gt;evenspill &lt; 3</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2333' href='#L2333'><pre>2333</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>as-&gt;evenspill = 3</span><span class='red'>;  /* lj_str_new and lj_tab_newkey need 3 args. */</span></pre></td></tr><tr><td class='line-number'><a name='L2334' href='#L2334'><pre>2334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_X86 &amp;&amp; LJ_HASFFI</pre></td></tr><tr><td class='line-number'><a name='L2335' href='#L2335'><pre>2335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if (0) {</pre></td></tr><tr><td class='line-number'><a name='L2336' href='#L2336'><pre>2336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    case IR_CNEW:</pre></td></tr><tr><td class='line-number'><a name='L2337' href='#L2337'><pre>2337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (ir-&gt;op2 != REF_NIL &amp;&amp; as-&gt;evenspill &lt; 4)</pre></td></tr><tr><td class='line-number'><a name='L2338' href='#L2338'><pre>2338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    as-&gt;evenspill = 4;  /* lj_cdata_newv needs 4 args. */</pre></td></tr><tr><td class='line-number'><a name='L2339' href='#L2339'><pre>2339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2340' href='#L2340'><pre>2340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* fallthrough */</pre></td></tr><tr><td class='line-number'><a name='L2341' href='#L2341'><pre>2341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L2342' href='#L2342'><pre>2342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* fallthrough */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2343' href='#L2343'><pre>2343</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case IR_CNEW:</span></pre></td></tr><tr><td class='line-number'><a name='L2344' href='#L2344'><pre>2344</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L2345' href='#L2345'><pre>2345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* fallthrough */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2346' href='#L2346'><pre>2346</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case IR_TNEW: </span><span class='red'>case IR_TDUP: </span><span class='red'>case IR_CNEWI: </span><span class='red'>case IR_TOSTR:</span></pre></td></tr><tr><td class='line-number'><a name='L2347' href='#L2347'><pre>2347</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case IR_BUFSTR:</span></pre></td></tr><tr><td class='line-number'><a name='L2348' href='#L2348'><pre>2348</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ir-&gt;prev = </span><span class='red'>REGSP_HINT</span><span class='red'>(RID_RET);</span></pre></td></tr><tr><td class='line-number'><a name='L2349' href='#L2349'><pre>2349</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>inloop</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2350' href='#L2350'><pre>2350</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>as-&gt;modset = </span><span class='red'>RSET_SCRATCH</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2351' href='#L2351'><pre>2351</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2352' href='#L2352'><pre>2352</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case IR_STRTO: </span><span class='red'>case IR_OBAR:</span></pre></td></tr><tr><td class='line-number'><a name='L2353' href='#L2353'><pre>2353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>inloop</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2354' href='#L2354'><pre>2354</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>as-&gt;modset = </span><span class='red'>RSET_SCRATCH</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2355' href='#L2355'><pre>2355</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break;</span></pre></td></tr><tr><td class='line-number'><a name='L2356' href='#L2356'><pre>2356</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if !LJ_SOFTFP</span></pre></td></tr><tr><td class='line-number'><a name='L2357' href='#L2357'><pre>2357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !LJ_TARGET_X86ORX64</pre></td></tr><tr><td class='line-number'><a name='L2358' href='#L2358'><pre>2358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    case IR_LDEXP:</pre></td></tr><tr><td class='line-number'><a name='L2359' href='#L2359'><pre>2359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2360' href='#L2360'><pre>2360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2361' href='#L2361'><pre>2361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* fallthrough */</pre></td></tr><tr><td class='line-number'><a name='L2362' href='#L2362'><pre>2362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case IR_POW:</span></pre></td></tr><tr><td class='line-number'><a name='L2363' href='#L2363'><pre>2363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!</span><span class='red'>LJ_SOFTFP</span><span class='red'> &amp;&amp; </span><span class='red'>irt_isnum</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2364' href='#L2364'><pre>2364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>inloop</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2365' href='#L2365'><pre>2365</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>as-&gt;modset |= </span><span class='red'>RSET_SCRATCH</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2366' href='#L2366'><pre>2366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_X86</pre></td></tr><tr><td class='line-number'><a name='L2367' href='#L2367'><pre>2367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (irt_isnum(IR(ir-&gt;op2)-&gt;t)) {</pre></td></tr><tr><td class='line-number'><a name='L2368' href='#L2368'><pre>2368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    if (as-&gt;evenspill &lt; 4)  /* Leave room to call pow(). */</pre></td></tr><tr><td class='line-number'><a name='L2369' href='#L2369'><pre>2369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      as-&gt;evenspill = 4;</pre></td></tr><tr><td class='line-number'><a name='L2370' href='#L2370'><pre>2370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2371' href='#L2371'><pre>2371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  break;</pre></td></tr><tr><td class='line-number'><a name='L2372' href='#L2372'><pre>2372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2373' href='#L2373'><pre>2373</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir-&gt;prev = </span><span class='red'>REGSP_HINT</span><span class='red'>(RID_FPRET);</span></pre></td></tr><tr><td class='line-number'><a name='L2374' href='#L2374'><pre>2374</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2375' href='#L2375'><pre>2375</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L2376' href='#L2376'><pre>2376</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2377' href='#L2377'><pre>2377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* fallthrough */ /* for integer POW */</pre></td></tr><tr><td class='line-number'><a name='L2378' href='#L2378'><pre>2378</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case IR_DIV: </span><span class='red'>case IR_MOD:</span></pre></td></tr><tr><td class='line-number'><a name='L2379' href='#L2379'><pre>2379</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>(</span><span class='red'>LJ_64</span><span class='red'> &amp;&amp; </span><span class='red'>LJ_SOFTFP</span><span class='red'>) || </span><span class='red'>!</span><span class='red'>irt_isnum</span><span class='red'>(ir-&gt;t)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2380' href='#L2380'><pre>2380</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir-&gt;prev = </span><span class='red'>REGSP_HINT</span><span class='red'>(RID_RET);</span></pre></td></tr><tr><td class='line-number'><a name='L2381' href='#L2381'><pre>2381</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>inloop</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2382' href='#L2382'><pre>2382</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>as-&gt;modset |= (</span><span class='red'>RSET_SCRATCH</span><span class='red'> &amp; </span><span class='red'>RSET_GPR</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L2383' href='#L2383'><pre>2383</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2384' href='#L2384'><pre>2384</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2385' href='#L2385'><pre>2385</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2386' href='#L2386'><pre>2386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_64 &amp;&amp; LJ_SOFTFP</pre></td></tr><tr><td class='line-number'><a name='L2387' href='#L2387'><pre>2387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    case IR_ADD: case IR_SUB: case IR_MUL:</pre></td></tr><tr><td class='line-number'><a name='L2388' href='#L2388'><pre>2388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      if (irt_isnum(ir-&gt;t)) {</pre></td></tr><tr><td class='line-number'><a name='L2389' href='#L2389'><pre>2389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ir-&gt;prev = REGSP_HINT(RID_RET);</pre></td></tr><tr><td class='line-number'><a name='L2390' href='#L2390'><pre>2390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (inloop)</pre></td></tr><tr><td class='line-number'><a name='L2391' href='#L2391'><pre>2391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    as-&gt;modset |= (RSET_SCRATCH &amp; RSET_GPR);</pre></td></tr><tr><td class='line-number'><a name='L2392' href='#L2392'><pre>2392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  continue;</pre></td></tr><tr><td class='line-number'><a name='L2393' href='#L2393'><pre>2393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2394' href='#L2394'><pre>2394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2395' href='#L2395'><pre>2395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2396' href='#L2396'><pre>2396</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case IR_FPMATH:</span></pre></td></tr><tr><td class='line-number'><a name='L2397' href='#L2397'><pre>2397</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_TARGET_X86ORX64</span></pre></td></tr><tr><td class='line-number'><a name='L2398' href='#L2398'><pre>2398</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>ir-&gt;op2 &lt;= IRFPM_TRUNC</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2399' href='#L2399'><pre>2399</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!(as-&gt;flags &amp; </span><span class='red'>JIT_F_SSE4_1</span><span class='red'>)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2400' href='#L2400'><pre>2400</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ir-&gt;prev = </span><span class='red'>REGSP_HINT</span><span class='red'>(RID_XMM0);</span></pre></td></tr><tr><td class='line-number'><a name='L2401' href='#L2401'><pre>2401</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>inloop</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2402' href='#L2402'><pre>2402</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>as-&gt;modset |= </span><span class='red'>RSET_RANGE</span><span class='red'>(RID_XMM0, RID_XMM3+1)|</span><span class='red'>RID2RSET</span><span class='red'>(RID_EAX);</span></pre></td></tr><tr><td class='line-number'><a name='L2403' href='#L2403'><pre>2403</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2404' href='#L2404'><pre>2404</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2405' href='#L2405'><pre>2405</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2406' href='#L2406'><pre>2406</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2407' href='#L2407'><pre>2407</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L2408' href='#L2408'><pre>2408</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>if (</span><span class='red'>inloop</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2409' href='#L2409'><pre>2409</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>as-&gt;modset |= </span><span class='red'>RSET_SCRATCH</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2410' href='#L2410'><pre>2410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_X86</pre></td></tr><tr><td class='line-number'><a name='L2411' href='#L2411'><pre>2411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2412' href='#L2412'><pre>2412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2413' href='#L2413'><pre>2413</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ir-&gt;prev = </span><span class='red'>REGSP_HINT</span><span class='red'>(RID_FPRET);</span></pre></td></tr><tr><td class='line-number'><a name='L2414' href='#L2414'><pre>2414</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2415' href='#L2415'><pre>2415</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L2416' href='#L2416'><pre>2416</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if LJ_TARGET_X86ORX64</span></pre></td></tr><tr><td class='line-number'><a name='L2417' href='#L2417'><pre>2417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Non-constant shift counts need to be in RID_ECX on x86/x64. */</pre></td></tr><tr><td class='line-number'><a name='L2418' href='#L2418'><pre>2418</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case IR_BSHL: </span><span class='red'>case IR_BSHR: </span><span class='red'>case IR_BSAR:</span></pre></td></tr><tr><td class='line-number'><a name='L2419' href='#L2419'><pre>2419</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>(as-&gt;flags &amp; </span><span class='red'>JIT_F_BMI2</span><span class='red'>))  /* Except if BMI2 is available. */</span></pre></td></tr><tr><td class='line-number'><a name='L2420' href='#L2420'><pre>2420</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2421' href='#L2421'><pre>2421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* fallthrough */</pre></td></tr><tr><td class='line-number'><a name='L2422' href='#L2422'><pre>2422</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case IR_BROL: </span><span class='red'>case IR_BROR:</span></pre></td></tr><tr><td class='line-number'><a name='L2423' href='#L2423'><pre>2423</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!</span><span class='red'>irref_isk</span><span class='red'>(ir-&gt;op2) &amp;&amp; </span><span class='red'>!</span><span class='red'>ra_hashint</span><span class='red'>(IR(ir-&gt;op2)-&gt;r)) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2424' href='#L2424'><pre>2424</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>IR</span><span class='red'>(ir-&gt;op2)-&gt;r = </span><span class='red'>REGSP_HINT</span><span class='red'>(RID_ECX);</span></pre></td></tr><tr><td class='line-number'><a name='L2425' href='#L2425'><pre>2425</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>inloop</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2426' href='#L2426'><pre>2426</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>rset_set</span><span class='red'>(as-&gt;modset, RID_ECX);</span></pre></td></tr><tr><td class='line-number'><a name='L2427' href='#L2427'><pre>2427</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2428' href='#L2428'><pre>2428</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break;</span></pre></td></tr><tr><td class='line-number'><a name='L2429' href='#L2429'><pre>2429</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L2430' href='#L2430'><pre>2430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Do not propagate hints across type conversions or loads. */</pre></td></tr><tr><td class='line-number'><a name='L2431' href='#L2431'><pre>2431</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case IR_TOBIT:</span></pre></td></tr><tr><td class='line-number'><a name='L2432' href='#L2432'><pre>2432</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case IR_XLOAD:</span></pre></td></tr><tr><td class='line-number'><a name='L2433' href='#L2433'><pre>2433</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#if !LJ_TARGET_ARM</span></pre></td></tr><tr><td class='line-number'><a name='L2434' href='#L2434'><pre>2434</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case IR_ALOAD: </span><span class='red'>case IR_HLOAD: </span><span class='red'>case IR_ULOAD: </span><span class='red'>case IR_VLOAD:</span></pre></td></tr><tr><td class='line-number'><a name='L2435' href='#L2435'><pre>2435</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L2436' href='#L2436'><pre>2436</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2437' href='#L2437'><pre>2437</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case IR_CONV:</span></pre></td></tr><tr><td class='line-number'><a name='L2438' href='#L2438'><pre>2438</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>irt_isfp</span><span class='red'>(ir-&gt;t) || </span><span class='red'>(ir-&gt;op2 &amp; </span><span class='red'>IRCONV_SRCMASK</span><span class='red'>) == IRT_NUM ||</span></pre></td></tr><tr><td class='line-number'><a name='L2439' href='#L2439'><pre>2439</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>(ir-&gt;op2 &amp; </span><span class='red'>IRCONV_SRCMASK</span><span class='red'>) == IRT_FLOAT)</span></pre></td></tr><tr><td class='line-number'><a name='L2440' href='#L2440'><pre>2440</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2441' href='#L2441'><pre>2441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* fallthrough */</pre></td></tr><tr><td class='line-number'><a name='L2442' href='#L2442'><pre>2442</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre></td></tr><tr><td class='line-number'><a name='L2443' href='#L2443'><pre>2443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* Propagate hints across likely &apos;op reg, imm&apos; or &apos;op reg&apos;. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2444' href='#L2444'><pre>2444</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>irref_isk</span><span class='red'>(ir-&gt;op2) &amp;&amp; </span><span class='red'>!</span><span class='red'>irref_isk</span><span class='red'>(ir-&gt;op1) &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L2445' href='#L2445'><pre>2445</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ra_hashint</span><span class='red'>(regsp_reg(IR(ir-&gt;op1)-&gt;prev))) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2446' href='#L2446'><pre>2446</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ir-&gt;prev = </span><span class='red'>IR</span><span class='red'>(ir-&gt;op1)-&gt;prev;</span></pre></td></tr><tr><td class='line-number'><a name='L2447' href='#L2447'><pre>2447</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  continue;</span></pre></td></tr><tr><td class='line-number'><a name='L2448' href='#L2448'><pre>2448</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2449' href='#L2449'><pre>2449</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2450' href='#L2450'><pre>2450</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2451' href='#L2451'><pre>2451</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>ir-&gt;prev = </span><span class='red'>REGSP_INIT</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2452' href='#L2452'><pre>2452</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2453' href='#L2453'><pre>2453</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>(as-&gt;evenspill &amp; 1)</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2454' href='#L2454'><pre>2454</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>as-&gt;oddspill = as-&gt;evenspill++</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2455' href='#L2455'><pre>2455</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else</span></pre></td></tr><tr><td class='line-number'><a name='L2456' href='#L2456'><pre>2456</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>as-&gt;oddspill = 0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2457' href='#L2457'><pre>2457</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L2458' href='#L2458'><pre>2458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2459' href='#L2459'><pre>2459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* -- Assembler core ------------------------------------------------------ */</pre></td></tr><tr><td class='line-number'><a name='L2460' href='#L2460'><pre>2460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2461' href='#L2461'><pre>2461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/* Assemble a trace. */</pre></td></tr><tr><td class='line-number'><a name='L2462' href='#L2462'><pre>2462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void lj_asm_trace(jit_State *J, GCtrace *T)</pre></td></tr><tr><td class='line-number'><a name='L2463' href='#L2463'><pre>2463</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2464' href='#L2464'><pre>2464</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ASMState as_;</span></pre></td></tr><tr><td class='line-number'><a name='L2465' href='#L2465'><pre>2465</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ASMState *as = &amp;as_;</span></pre></td></tr><tr><td class='line-number'><a name='L2466' href='#L2466'><pre>2466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2467' href='#L2467'><pre>2467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Remove nops/renames left over from ASM restart due to LJ_TRERR_MCODELM. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2468' href='#L2468'><pre>2468</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  {</span></pre></td></tr><tr><td class='line-number'><a name='L2469' href='#L2469'><pre>2469</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRRef nins = T-&gt;nins;</span></pre></td></tr><tr><td class='line-number'><a name='L2470' href='#L2470'><pre>2470</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    IRIns *ir = &amp;T-&gt;ir[nins-1];</span></pre></td></tr><tr><td class='line-number'><a name='L2471' href='#L2471'><pre>2471</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ir-&gt;o == IR_NOP</span><span class='red'> || </span><span class='red'>ir-&gt;o == IR_RENAME</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2472' href='#L2472'><pre>2472</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      do </span><span class='red'>{ ir--; nins--; }</span><span class='red'> while (</span><span class='red'>ir-&gt;o == IR_NOP</span><span class='red'> || </span><span class='red'>ir-&gt;o == IR_RENAME</span><span class='red'>);</span></pre></td></tr><tr><td class='line-number'><a name='L2473' href='#L2473'><pre>2473</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      T-&gt;nins = nins;</span></pre></td></tr><tr><td class='line-number'><a name='L2474' href='#L2474'><pre>2474</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2475' href='#L2475'><pre>2475</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2476' href='#L2476'><pre>2476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2477' href='#L2477'><pre>2477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Ensure an initialized instruction beyond the last one for HIOP checks. */</pre></td></tr><tr><td class='line-number'><a name='L2478' href='#L2478'><pre>2478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* This also allows one RENAME to be added without reallocating curfinal. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2479' href='#L2479'><pre>2479</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;orignins = lj_ir_nextins(J);</span></pre></td></tr><tr><td class='line-number'><a name='L2480' href='#L2480'><pre>2480</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  lj_ir_nop(&amp;J-&gt;cur.ir[as-&gt;orignins]);</span></pre></td></tr><tr><td class='line-number'><a name='L2481' href='#L2481'><pre>2481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2482' href='#L2482'><pre>2482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Setup initial state. Copy some fields to reduce indirections. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2483' href='#L2483'><pre>2483</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;J = J;</span></pre></td></tr><tr><td class='line-number'><a name='L2484' href='#L2484'><pre>2484</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;T = T;</span></pre></td></tr><tr><td class='line-number'><a name='L2485' href='#L2485'><pre>2485</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  J-&gt;curfinal = lj_trace_alloc(J-&gt;L, T);  /* This copies the IR, too. */</span></pre></td></tr><tr><td class='line-number'><a name='L2486' href='#L2486'><pre>2486</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;flags = J-&gt;flags;</span></pre></td></tr><tr><td class='line-number'><a name='L2487' href='#L2487'><pre>2487</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;loopref = J-&gt;loopref;</span></pre></td></tr><tr><td class='line-number'><a name='L2488' href='#L2488'><pre>2488</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;realign = NULL;</span></pre></td></tr><tr><td class='line-number'><a name='L2489' href='#L2489'><pre>2489</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;loopinv = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L2490' href='#L2490'><pre>2490</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;parent = </span><span class='red'>J-&gt;parent</span><span class='red'> ? </span><span class='red'>traceref</span><span class='red'>(J, J-&gt;parent) : NULL;</span></pre></td></tr><tr><td class='line-number'><a name='L2491' href='#L2491'><pre>2491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef LUAJIT_RANDOM_RA</pre></td></tr><tr><td class='line-number'><a name='L2492' href='#L2492'><pre>2492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  (void)lj_prng_u64(&amp;J2G(J)-&gt;prng);  /* Ensure PRNG step between traces. */</pre></td></tr><tr><td class='line-number'><a name='L2493' href='#L2493'><pre>2493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2494' href='#L2494'><pre>2494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2495' href='#L2495'><pre>2495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Reserve MCode memory. */</pre></td></tr><tr><td class='line-number'><a name='L2496' href='#L2496'><pre>2496</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>as-&gt;mctop = as-&gt;mctoporig = lj_mcode_reserve(J, &amp;as-&gt;mcbot);</span></pre></td></tr><tr><td class='line-number'><a name='L2497' href='#L2497'><pre>2497</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;mcp = as-&gt;mctop;</span></pre></td></tr><tr><td class='line-number'><a name='L2498' href='#L2498'><pre>2498</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  as-&gt;mclim = as-&gt;mcbot + </span><span class='red'>MCLIM_REDZONE</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2499' href='#L2499'><pre>2499</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_setup_target(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2500' href='#L2500'><pre>2500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2501' href='#L2501'><pre>2501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /*</pre></td></tr><tr><td class='line-number'><a name='L2502' href='#L2502'><pre>2502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ** This is a loop, because the MCode may have to be (re-)assembled</pre></td></tr><tr><td class='line-number'><a name='L2503' href='#L2503'><pre>2503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ** multiple times:</pre></td></tr><tr><td class='line-number'><a name='L2504' href='#L2504'><pre>2504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **</pre></td></tr><tr><td class='line-number'><a name='L2505' href='#L2505'><pre>2505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ** 1. as-&gt;realign is set (and the assembly aborted), if the arch-specific</pre></td></tr><tr><td class='line-number'><a name='L2506' href='#L2506'><pre>2506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    backend wants the MCode to be aligned differently.</pre></td></tr><tr><td class='line-number'><a name='L2507' href='#L2507'><pre>2507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **</pre></td></tr><tr><td class='line-number'><a name='L2508' href='#L2508'><pre>2508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    This is currently only the case on x86/x64, where small loops get</pre></td></tr><tr><td class='line-number'><a name='L2509' href='#L2509'><pre>2509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    an aligned loop body plus a short branch. Not much effort is wasted,</pre></td></tr><tr><td class='line-number'><a name='L2510' href='#L2510'><pre>2510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    because the abort happens very quickly and only once.</pre></td></tr><tr><td class='line-number'><a name='L2511' href='#L2511'><pre>2511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **</pre></td></tr><tr><td class='line-number'><a name='L2512' href='#L2512'><pre>2512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ** 2. The IR is immovable, since the MCode embeds pointers to various</pre></td></tr><tr><td class='line-number'><a name='L2513' href='#L2513'><pre>2513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    constants inside the IR. But RENAMEs may need to be added to the IR</pre></td></tr><tr><td class='line-number'><a name='L2514' href='#L2514'><pre>2514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    during assembly, which might grow and reallocate the IR. We check</pre></td></tr><tr><td class='line-number'><a name='L2515' href='#L2515'><pre>2515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    at the end if the IR (in J-&gt;cur.ir) has actually grown, resize the</pre></td></tr><tr><td class='line-number'><a name='L2516' href='#L2516'><pre>2516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    copy (in J-&gt;curfinal.ir) and try again.</pre></td></tr><tr><td class='line-number'><a name='L2517' href='#L2517'><pre>2517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **</pre></td></tr><tr><td class='line-number'><a name='L2518' href='#L2518'><pre>2518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    95% of all traces have zero RENAMEs, 3% have one RENAME, 1.5% have</pre></td></tr><tr><td class='line-number'><a name='L2519' href='#L2519'><pre>2519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    2 RENAMEs and only 0.5% have more than that. That&apos;s why we opt to</pre></td></tr><tr><td class='line-number'><a name='L2520' href='#L2520'><pre>2520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    always have one spare slot in the IR (see above), which means we</pre></td></tr><tr><td class='line-number'><a name='L2521' href='#L2521'><pre>2521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    have to redo the assembly for only ~2% of all traces.</pre></td></tr><tr><td class='line-number'><a name='L2522' href='#L2522'><pre>2522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **</pre></td></tr><tr><td class='line-number'><a name='L2523' href='#L2523'><pre>2523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    Very, very rarely, this needs to be done repeatedly, since the</pre></td></tr><tr><td class='line-number'><a name='L2524' href='#L2524'><pre>2524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    location of constants inside the IR (actually, reachability from</pre></td></tr><tr><td class='line-number'><a name='L2525' href='#L2525'><pre>2525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    a global pointer) may affect register allocation and thus the</pre></td></tr><tr><td class='line-number'><a name='L2526' href='#L2526'><pre>2526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  **    number of RENAMEs.</pre></td></tr><tr><td class='line-number'><a name='L2527' href='#L2527'><pre>2527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2528' href='#L2528'><pre>2528</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (;;) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2529' href='#L2529'><pre>2529</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;mcp = as-&gt;mctop;</span></pre></td></tr><tr><td class='line-number'><a name='L2530' href='#L2530'><pre>2530</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#ifdef LUA_USE_ASSERT</span></pre></td></tr><tr><td class='line-number'><a name='L2531' href='#L2531'><pre>2531</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;mcp_prev = as-&gt;mcp;</span></pre></td></tr><tr><td class='line-number'><a name='L2532' href='#L2532'><pre>2532</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L2533' href='#L2533'><pre>2533</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;ir = J-&gt;curfinal-&gt;ir;  /* Use the copied IR. */</span></pre></td></tr><tr><td class='line-number'><a name='L2534' href='#L2534'><pre>2534</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;curins = J-&gt;cur.nins = as-&gt;orignins;</span></pre></td></tr><tr><td class='line-number'><a name='L2535' href='#L2535'><pre>2535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef LUAJIT_RANDOM_RA</pre></td></tr><tr><td class='line-number'><a name='L2536' href='#L2536'><pre>2536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    as-&gt;prngstate = J2G(J)-&gt;prng;  /* Must (re)start from identical state. */</pre></td></tr><tr><td class='line-number'><a name='L2537' href='#L2537'><pre>2537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    as-&gt;prngbits = 0;</pre></td></tr><tr><td class='line-number'><a name='L2538' href='#L2538'><pre>2538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L2539' href='#L2539'><pre>2539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2540' href='#L2540'><pre>2540</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>RA_DBG_START</span><span class='red'>();</span></pre></td></tr><tr><td class='line-number'><a name='L2541' href='#L2541'><pre>2541</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>RA_DBGX</span><span class='red'>((as, &quot;===== STOP =====&quot;));</span></pre></td></tr><tr><td class='line-number'><a name='L2542' href='#L2542'><pre>2542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2543' href='#L2543'><pre>2543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* General trace setup. Emit tail of trace. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2544' href='#L2544'><pre>2544</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_tail_prep(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2545' href='#L2545'><pre>2545</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;mcloop = NULL;</span></pre></td></tr><tr><td class='line-number'><a name='L2546' href='#L2546'><pre>2546</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;flagmcp = NULL;</span></pre></td></tr><tr><td class='line-number'><a name='L2547' href='#L2547'><pre>2547</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;topslot = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L2548' href='#L2548'><pre>2548</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;gcsteps = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L2549' href='#L2549'><pre>2549</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;sectref = as-&gt;loopref;</span></pre></td></tr><tr><td class='line-number'><a name='L2550' href='#L2550'><pre>2550</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;fuseref = </span><span class='red'>(as-&gt;flags &amp; </span><span class='red'>JIT_F_OPT_FUSE</span><span class='red'>) ? </span><span class='red'>as-&gt;loopref</span><span class='red'> : </span><span class='red'>FUSE_DISABLED</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2551' href='#L2551'><pre>2551</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_setup_regsp(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2552' href='#L2552'><pre>2552</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!as-&gt;loopref</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2553' href='#L2553'><pre>2553</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>asm_tail_link(as)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2554' href='#L2554'><pre>2554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2555' href='#L2555'><pre>2555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Assemble a trace in linear backwards order. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2556' href='#L2556'><pre>2556</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (as-&gt;curins--; </span><span class='red'>as-&gt;curins &gt; as-&gt;stopins</span><span class='red'>; </span><span class='red'>as-&gt;curins--</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2557' href='#L2557'><pre>2557</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      IRIns *ir = </span><span class='red'>IR</span><span class='red'>(as-&gt;curins);</span></pre></td></tr><tr><td class='line-number'><a name='L2558' href='#L2558'><pre>2558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* 64 bit types handled by SPLIT for 32 bit archs. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2559' href='#L2559'><pre>2559</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>lj_assertA</span><span class='red'>(!(LJ_32 &amp;&amp; irt_isint64(ir-&gt;t)),</span></pre></td></tr><tr><td class='line-number'><a name='L2560' href='#L2560'><pre>2560</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>     &quot;IR %04d has unsplit 64 bit type&quot;,</span></pre></td></tr><tr><td class='line-number'><a name='L2561' href='#L2561'><pre>2561</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>     (int)(ir - as-&gt;ir) - REF_BIAS);</span></pre></td></tr><tr><td class='line-number'><a name='L2562' href='#L2562'><pre>2562</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>asm_snap_prev(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2563' href='#L2563'><pre>2563</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!</span><span class='red'>ra_used</span><span class='red'>(ir) &amp;&amp; </span><span class='red'>!ir_sideeff(ir)</span><span class='red'> &amp;&amp; </span><span class='red'>(as-&gt;flags &amp; </span><span class='red'>JIT_F_OPT_DCE</span><span class='red'>))</span></pre></td></tr><tr><td class='line-number'><a name='L2564' href='#L2564'><pre>2564</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>continue</span><span class='red'>;  /* Dead-code elimination can be soooo easy. */</span></pre></td></tr><tr><td class='line-number'><a name='L2565' href='#L2565'><pre>2565</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>if (</span><span class='red'>irt_isguard</span><span class='red'>(ir-&gt;t))</span></pre></td></tr><tr><td class='line-number'><a name='L2566' href='#L2566'><pre>2566</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>asm_snap_prep(as)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2567' href='#L2567'><pre>2567</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>RA_DBG_REF</span><span class='red'>();</span></pre></td></tr><tr><td class='line-number'><a name='L2568' href='#L2568'><pre>2568</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2569' href='#L2569'><pre>2569</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      asm_ir(as, ir);</span></pre></td></tr><tr><td class='line-number'><a name='L2570' href='#L2570'><pre>2570</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2571' href='#L2571'><pre>2571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2572' href='#L2572'><pre>2572</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>if (</span><span class='red'>as-&gt;realign</span><span class='red'> &amp;&amp; </span><span class='red'>J-&gt;curfinal-&gt;nins &gt;= T-&gt;nins</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2573' href='#L2573'><pre>2573</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>continue</span><span class='red'>;  /* Retry in case only the MCode needs to be realigned. */</span></pre></td></tr><tr><td class='line-number'><a name='L2574' href='#L2574'><pre>2574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2575' href='#L2575'><pre>2575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Emit head of trace. */</pre></td></tr><tr><td class='line-number'><a name='L2576' href='#L2576'><pre>2576</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>RA_DBG_REF</span><span class='red'>();</span></pre></td></tr><tr><td class='line-number'><a name='L2577' href='#L2577'><pre>2577</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    checkmclim(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2578' href='#L2578'><pre>2578</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>as-&gt;gcsteps &gt; 0</span><span class='red'>) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2579' href='#L2579'><pre>2579</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      as-&gt;curins = as-&gt;T-&gt;snap[0].ref;</span></pre></td></tr><tr><td class='line-number'><a name='L2580' href='#L2580'><pre>2580</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      asm_snap_prep(as);  /* The GC check is a guard. */</span></pre></td></tr><tr><td class='line-number'><a name='L2581' href='#L2581'><pre>2581</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      asm_gc_check(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2582' href='#L2582'><pre>2582</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      as-&gt;curins = as-&gt;stopins;</span></pre></td></tr><tr><td class='line-number'><a name='L2583' href='#L2583'><pre>2583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2584' href='#L2584'><pre>2584</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ra_evictk(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2585' href='#L2585'><pre>2585</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>as-&gt;parent</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2586' href='#L2586'><pre>2586</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>asm_head_side(as)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2587' href='#L2587'><pre>2587</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else</span></pre></td></tr><tr><td class='line-number'><a name='L2588' href='#L2588'><pre>2588</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>asm_head_root(as)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2589' href='#L2589'><pre>2589</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    asm_phi_fixup(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2590' href='#L2590'><pre>2590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2591' href='#L2591'><pre>2591</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>J-&gt;curfinal-&gt;nins &gt;= T-&gt;nins</span><span class='red'>) </span><span class='red'>{  /* IR didn&apos;t grow? */</span></pre></td></tr><tr><td class='line-number'><a name='L2592' href='#L2592'><pre>2592</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>lj_assertA</span><span class='red'>(J-&gt;curfinal-&gt;nk == T-&gt;nk, &quot;unexpected IR constant growth&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2593' href='#L2593'><pre>2593</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>memcpy(J-&gt;curfinal-&gt;ir + as-&gt;orignins, T-&gt;ir + as-&gt;orignins,</span></pre></td></tr><tr><td class='line-number'><a name='L2594' href='#L2594'><pre>2594</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       (T-&gt;nins - as-&gt;orignins) * sizeof(IRIns));  /* Copy RENAMEs. */</span></pre></td></tr><tr><td class='line-number'><a name='L2595' href='#L2595'><pre>2595</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      T-&gt;nins = J-&gt;curfinal-&gt;nins;</span></pre></td></tr><tr><td class='line-number'><a name='L2596' href='#L2596'><pre>2596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      /* Fill mcofs of any unprocessed snapshots. */<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2597' href='#L2597'><pre>2597</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      as-&gt;curins = REF_FIRST;</span></pre></td></tr><tr><td class='line-number'><a name='L2598' href='#L2598'><pre>2598</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      asm_snap_prev(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2599' href='#L2599'><pre>2599</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break;  /* Done. */</span></pre></td></tr><tr><td class='line-number'><a name='L2600' href='#L2600'><pre>2600</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2601' href='#L2601'><pre>2601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2602' href='#L2602'><pre>2602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /* Otherwise try again with a bigger IR. */</pre></td></tr><tr><td class='line-number'><a name='L2603' href='#L2603'><pre>2603</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>lj_trace_free(</span><span class='red'>J2G</span><span class='red'>(J), J-&gt;curfinal);</span></pre></td></tr><tr><td class='line-number'><a name='L2604' href='#L2604'><pre>2604</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    J-&gt;curfinal = NULL;  /* In case lj_trace_alloc() OOMs. */</span></pre></td></tr><tr><td class='line-number'><a name='L2605' href='#L2605'><pre>2605</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    J-&gt;curfinal = lj_trace_alloc(J-&gt;L, T);</span></pre></td></tr><tr><td class='line-number'><a name='L2606' href='#L2606'><pre>2606</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    as-&gt;realign = NULL;</span></pre></td></tr><tr><td class='line-number'><a name='L2607' href='#L2607'><pre>2607</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2608' href='#L2608'><pre>2608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2609' href='#L2609'><pre>2609</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>RA_DBGX</span><span class='red'>((as, &quot;===== START ====&quot;));</span></pre></td></tr><tr><td class='line-number'><a name='L2610' href='#L2610'><pre>2610</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>RA_DBG_FLUSH</span><span class='red'>();</span></pre></td></tr><tr><td class='line-number'><a name='L2611' href='#L2611'><pre>2611</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;freeset != </span><span class='red'>RSET_ALL</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2612' href='#L2612'><pre>2612</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>lj_trace_err(as-&gt;J, LJ_TRERR_BADRA)</span><span class='red'>;  /* Ouch! Should never happen. */</span></pre></td></tr><tr><td class='line-number'><a name='L2613' href='#L2613'><pre>2613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2614' href='#L2614'><pre>2614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /* Set trace entry point before fixing up tail to allow link to self. */</pre></td></tr><tr><td class='line-number'><a name='L2615' href='#L2615'><pre>2615</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>T-&gt;mcode = as-&gt;mcp;</span></pre></td></tr><tr><td class='line-number'><a name='L2616' href='#L2616'><pre>2616</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  T-&gt;mcloop = </span><span class='red'>as-&gt;mcloop</span><span class='red'> ? </span><span class='red'>(MSize)((char *)as-&gt;mcloop - (char *)as-&gt;mcp)</span><span class='red'> : </span><span class='red'>0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2617' href='#L2617'><pre>2617</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>as-&gt;loopref</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L2618' href='#L2618'><pre>2618</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_loop_tail_fixup(as)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2619' href='#L2619'><pre>2619</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else</span></pre></td></tr><tr><td class='line-number'><a name='L2620' href='#L2620'><pre>2620</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>asm_tail_fixup(as, T-&gt;link)</span><span class='red'>;  /* Note: this may change as-&gt;mctop! */</span></pre></td></tr><tr><td class='line-number'><a name='L2621' href='#L2621'><pre>2621</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  T-&gt;szmcode = (MSize)((char *)as-&gt;mctop - (char *)as-&gt;mcp);</span></pre></td></tr><tr><td class='line-number'><a name='L2622' href='#L2622'><pre>2622</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  asm_snap_fixup_mcofs(as);</span></pre></td></tr><tr><td class='line-number'><a name='L2623' href='#L2623'><pre>2623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if LJ_TARGET_MCODE_FIXUP</pre></td></tr><tr><td class='line-number'><a name='L2624' href='#L2624'><pre>2624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  asm_mcode_fixup(T-&gt;mcode, T-&gt;szmcode);</pre></td></tr><tr><td class='line-number'><a name='L2625' href='#L2625'><pre>2625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2626' href='#L2626'><pre>2626</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  lj_mcode_sync(T-&gt;mcode, as-&gt;mctoporig);</span></pre></td></tr><tr><td class='line-number'><a name='L2627' href='#L2627'><pre>2627</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L2628' href='#L2628'><pre>2628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2629' href='#L2629'><pre>2629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef IR</pre></td></tr><tr><td class='line-number'><a name='L2630' href='#L2630'><pre>2630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2631' href='#L2631'><pre>2631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr></table></div></body></html>