--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Top_module_1.twx Top_module_1.ncd -o Top_module_1.twr
Top_module_1.pcf -ucf Top_module_1.ucf

Design file:              Top_module_1.ncd
Physical constraint file: Top_module_1.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
baud_select<0>|    6.284(R)|   -1.541(R)|clk_BUFGP         |   0.000|
baud_select<1>|    5.875(R)|   -1.407(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
anode_value<0>  |    7.146(R)|clk_BUFGP         |   0.000|
anode_value<1>  |    7.387(R)|clk_BUFGP         |   0.000|
anode_value<2>  |    7.131(R)|clk_BUFGP         |   0.000|
anode_value<3>  |    7.335(R)|clk_BUFGP         |   0.000|
cathode_value<0>|    7.391(R)|clk_BUFGP         |   0.000|
cathode_value<1>|    7.336(R)|clk_BUFGP         |   0.000|
cathode_value<2>|    7.618(R)|clk_BUFGP         |   0.000|
cathode_value<3>|    7.085(R)|clk_BUFGP         |   0.000|
cathode_value<4>|    7.545(R)|clk_BUFGP         |   0.000|
cathode_value<5>|    7.643(R)|clk_BUFGP         |   0.000|
cathode_value<6>|    7.098(R)|clk_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.775|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jul 07 11:43:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



