// Seed: 201562447
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2
);
  wire id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    output wire id_4,
    input supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    input tri id_10,
    output uwire id_11,
    input tri0 id_12
    , id_15,
    output wand id_13
);
  integer id_16;
  module_0(
      id_0, id_10, id_0
  );
endmodule
