#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Apr 04 14:11:50 2018
# Process ID: 9536
# Current directory: C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.runs/synth_1
# Command line: vivado.exe -log AUDIO_FX_TOP.vds -mode batch -messageDb vivado.pb -notrace -source AUDIO_FX_TOP.tcl
# Log file: C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.runs/synth_1/AUDIO_FX_TOP.vds
# Journal file: C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AUDIO_FX_TOP.tcl -notrace
Command: synth_design -top AUDIO_FX_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 272.914 ; gain = 66.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (1#1) [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (2#1) [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'debouncing' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/debouncing.v:23]
INFO: [Synth 8-638] synthesizing module 'my_dff' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'my_dff' (3#1) [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'debouncing' (4#1) [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/debouncing.v:23]
INFO: [Synth 8-638] synthesizing module 'mic_delay_5sec' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/mic_delay_5sec.v:23]
INFO: [Synth 8-256] done synthesizing module 'mic_delay_5sec' (5#1) [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/mic_delay_5sec.v:23]
INFO: [Synth 8-638] synthesizing module 'determinenote' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/determinenote.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/determinenote.v:37]
INFO: [Synth 8-256] done synthesizing module 'determinenote' (6#1) [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/determinenote.v:23]
INFO: [Synth 8-638] synthesizing module 'loop' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/loop.v:23]
INFO: [Synth 8-256] done synthesizing module 'loop' (7#1) [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/loop.v:23]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (8#1) [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (9#1) [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 317.145 ; gain = 110.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[11] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[10] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[9] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[8] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[7] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[6] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[5] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[4] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[3] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[2] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[1] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
WARNING: [Synth 8-3295] tying undriven pin u5:DATA2[0] to constant 0 [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 317.145 ; gain = 110.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AUDIO_FX_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AUDIO_FX_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 601.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 601.473 ; gain = 394.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 601.473 ; gain = 394.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 601.473 ; gain = 394.926
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_20k0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_20hz0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'value_reg' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/determinenote.v:38]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 601.473 ; gain = 394.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	            1171K Bit         RAMs := 1     
	             410K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AUDIO_FX_TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SPI 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mic_delay_5sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	            1171K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module determinenote 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module loop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---RAMs : 
	             410K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DA2RefComp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 601.473 ; gain = 394.926
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'u8/ycounter_reg[5:0]' into 'u8/ycounter_reg[5:0]' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/determinenote.v:55]
INFO: [Synth 8-4471] merging register 'u8/xcounter_reg[5:0]' into 'u8/xcounter_reg[5:0]' [C:/Users/Gerald/Desktop/audio_effects_FINAL_COMBINED_ADDNS/audio_effects.srcs/sources_1/new/determinenote.v:51]
INFO: [Synth 8-5546] ROM "u1/clk_20k0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u1/clk_20hz0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u8/clock0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u8/value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u9/i0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 601.473 ; gain = 394.926
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 601.473 ; gain = 394.926

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|mic_delay_5sec | memory_reg | 128 K x 12(READ_FIRST) | W |   | 128 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+---------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+---------------+-----------+----------------------+-----------------+
|Module Name  | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+-------------+---------------+-----------+----------------------+-----------------+
|AUDIO_FX_TOP | u9/memory_reg | Implied   | 64 K x 12            | RAM64M x 2188   | 
+-------------+---------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel__0' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel__1' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel__2' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel__3' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel__4' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel__5' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel__6' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel__7' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'u9/j_reg_rep[0]' (FDSE) to 'u9/j_reg[0]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg_rep[1]' (FDSE) to 'u9/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg_rep[2]' (FDSE) to 'u9/j_reg[2]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg_rep[3]' (FDRE) to 'u9/j_reg[3]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg_rep[4]' (FDSE) to 'u9/j_reg[4]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg_rep[5]' (FDSE) to 'u9/j_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel__8' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'u9/j_reg[7]' (FDSE) to 'u9/j_reg_rep[7]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg[15]' (FDSE) to 'u9/j_reg_rep[15]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg[11]' (FDSE) to 'u9/j_reg_rep[11]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg[14]' (FDRE) to 'u9/j_reg_rep[14]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg[8]' (FDRE) to 'u9/j_reg_rep[8]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg[9]' (FDRE) to 'u9/j_reg_rep[9]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg[6]' (FDRE) to 'u9/j_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg[10]' (FDRE) to 'u9/j_reg_rep[10]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg[12]' (FDRE) to 'u9/j_reg_rep[12]'
INFO: [Synth 8-3886] merging instance 'u9/j_reg[13]' (FDRE) to 'u9/j_reg_rep[13]'
INFO: [Synth 8-3886] merging instance 'i_0/u4/memory_reg_mux_sel__9' (FD) to 'i_0/u4/memory_reg_mux_sel__10'
WARNING: [Synth 8-3332] Sequential element (u2/temp_reg[15]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u2/temp_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel__0) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel__1) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel__2) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel__3) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel__4) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel__5) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel__6) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel__7) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel__8) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/memory_reg_mux_sel__9) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[11]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[15]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[16]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[17]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[18]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[19]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[20]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[21]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[22]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[23]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[24]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[25]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[26]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/clk_counter_reg[27]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg_rep[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg_rep[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg_rep[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg_rep[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg_rep[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg_rep[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg[15]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg[11]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u9/j_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 601.473 ; gain = 394.926
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 601.473 ; gain = 394.926

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 601.473 ; gain = 394.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 619.605 ; gain = 413.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u4/z_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/z_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/z_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u4/z_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[11]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[10]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[9]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[8]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[7]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[6]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[5]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[4]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[3]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[2]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[1]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[0]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[15]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[14]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[13]) is unused and will be removed from module AUDIO_FX_TOP.
WARNING: [Synth 8-3332] Sequential element (u5/temp2_reg[12]) is unused and will be removed from module AUDIO_FX_TOP.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u4/memory_reg_3_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 680.980 ; gain = 474.434
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 680.980 ; gain = 474.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 680.980 ; gain = 474.434
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 680.980 ; gain = 474.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 680.980 ; gain = 474.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 680.980 ; gain = 474.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 680.980 ; gain = 474.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 680.980 ; gain = 474.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 680.980 ; gain = 474.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    62|
|3     |LUT1       |   184|
|4     |LUT2       |   134|
|5     |LUT3       |    54|
|6     |LUT4       |   151|
|7     |LUT5       |   190|
|8     |LUT6       |  2327|
|9     |MUXF7      |   867|
|10    |MUXF8      |   408|
|11    |RAM64M     |  2188|
|12    |RAMB36E1   |    24|
|13    |RAMB36E1_1 |    24|
|14    |FDRE       |   362|
|15    |FDSE       |     9|
|16    |LD         |     8|
|17    |IBUF       |    15|
|18    |OBUF       |     9|
+------+-----------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |  7018|
|2     |  u1     |clk_gen        |    94|
|3     |  u2     |SPI            |    82|
|4     |  u3     |debouncing     |     3|
|5     |    u1   |my_dff_5       |     2|
|6     |    u2   |my_dff_6       |     1|
|7     |  u4     |mic_delay_5sec |   412|
|8     |  u5     |DA2RefComp     |    48|
|9     |  u6     |debouncing_0   |     3|
|10    |    u1   |my_dff_3       |     2|
|11    |    u2   |my_dff_4       |     1|
|12    |  u7     |debouncing_1   |     3|
|13    |    u1   |my_dff         |     2|
|14    |    u2   |my_dff_2       |     1|
|15    |  u8     |determinenote  |   217|
|16    |  u9     |loop           |  6107|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 680.980 ; gain = 474.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 680.980 ; gain = 190.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 680.980 ; gain = 474.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'AUDIO_FX_TOP' is not ideal for floorplanning, since the cellview 'loop' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2196 instances were transformed.
  LD => LDCE: 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2188 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 680.980 ; gain = 474.434
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 680.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 04 14:12:51 2018...
