## VLSI-LAB-EXP-6
# SIMULATE AND SYNTHESIS INVERTER USING CADEENCE

## AIM:
        To Simulate and Synthesis Inverter using CADENCE

## APPARATUS REQUIRED:
                        Cadence Virtuoso

## PROCEDURE:
STEP:1 Cadence Virtuoso open procedure
STEP:2 Open MobaXterm
STEP:3 Click on Session (Top left Cornet)
STEP:4 Choose SSH
STEP:5 In Remote Host enter then on Password" Student @Cadence.Saveetha.in"
STEP:6 Type Exdg-open Hiphen,alles open Space New window will be opened (all is small)
STEP:7 Create a new folder
STEP:8 Right click on folder window open
STEP:9 Terminal Command window will be opened
STEP:10 In Command window type the following.
-> pwod
-> tcsh
-> Spate- SEU Source /Cadence/Install/cshrc
-> Welcome to Cadence tools suite"
-> Virtuoso.
STEP:11 Analog design window will be opened
STEP:12 Analog design using Virtuoso
STEP:13 In Virtuoso 6.1.8-646
STEP:14 File New library name"
STEP:15 Choose Attach to an existing technology library
STEP:16 Choose the folder where you need to work
-> ok gpak 180 Apply
STEP:17 File cell view choose library Type cell name
STEP:18 Schematic window will be opened

## INVERTER:
![Screenshot 2024-05-17 150310](https://github.com/reshmasundar18/VLSI-LAB-EXP-6/assets/166894571/ca263291-8c81-4fb9-a7f9-93e5b9667018)

## OUTPUT:
![Screenshot 2024-05-17 150433](https://github.com/reshmasundar18/VLSI-LAB-EXP-6/assets/166894571/3158fc52-9970-46b4-9614-cd482d3f0cb9)

## NAND:
![Screenshot 2024-05-17 150533](https://github.com/reshmasundar18/VLSI-LAB-EXP-6/assets/166894571/11cd846d-bd5b-406a-96cb-40a17db88059)

## OUTPUT:
![Screenshot 2024-05-17 150725](https://github.com/reshmasundar18/VLSI-LAB-EXP-6/assets/166894571/3236257d-316b-400f-8da8-ab4a02565dcc)

## NOR:
![Screenshot 2024-05-17 150821](https://github.com/reshmasundar18/VLSI-LAB-EXP-6/assets/166894571/3a85fce1-058d-4752-ba64-3151c6246e73)

## OUTPUT:
![Screenshot 2024-05-17 150958](https://github.com/reshmasundar18/VLSI-LAB-EXP-6/assets/166894571/901d3659-7e2f-4014-9a5d-ad365e503865)

## RESULT:
            Thus,The Simulate and Synthesis of Inverter using CADENCE is successfully verified.






