                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module __stdc_bit_ceilull
                                      6 	.optsdcc -mmcs51 --model-small
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl ___stdc_bit_ceilull
                                     12 ;--------------------------------------------------------
                                     13 ; special function registers
                                     14 ;--------------------------------------------------------
                                     15 	.area RSEG    (ABS,DATA)
      000000                         16 	.org 0x0000
                                     17 ;--------------------------------------------------------
                                     18 ; special function bits
                                     19 ;--------------------------------------------------------
                                     20 	.area RSEG    (ABS,DATA)
      000000                         21 	.org 0x0000
                                     22 ;--------------------------------------------------------
                                     23 ; overlayable register banks
                                     24 ;--------------------------------------------------------
                                     25 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         26 	.ds 8
                                     27 ;--------------------------------------------------------
                                     28 ; internal ram data
                                     29 ;--------------------------------------------------------
                                     30 	.area DSEG    (DATA)
                                     31 ;--------------------------------------------------------
                                     32 ; overlayable items in internal ram
                                     33 ;--------------------------------------------------------
                                     34 	.area	OSEG    (OVR,DATA)
      000000                         35 ___stdc_bit_ceilull_value_65536_9:
      000000                         36 	.ds 8
      000008                         37 ___stdc_bit_ceilull_i_65536_10:
      000008                         38 	.ds 1
                                     39 ;--------------------------------------------------------
                                     40 ; indirectly addressable internal ram data
                                     41 ;--------------------------------------------------------
                                     42 	.area ISEG    (DATA)
                                     43 ;--------------------------------------------------------
                                     44 ; absolute internal ram data
                                     45 ;--------------------------------------------------------
                                     46 	.area IABS    (ABS,DATA)
                                     47 	.area IABS    (ABS,DATA)
                                     48 ;--------------------------------------------------------
                                     49 ; bit data
                                     50 ;--------------------------------------------------------
                                     51 	.area BSEG    (BIT)
                                     52 ;--------------------------------------------------------
                                     53 ; paged external ram data
                                     54 ;--------------------------------------------------------
                                     55 	.area PSEG    (PAG,XDATA)
                                     56 ;--------------------------------------------------------
                                     57 ; uninitialized external ram data
                                     58 ;--------------------------------------------------------
                                     59 	.area XSEG    (XDATA)
                                     60 ;--------------------------------------------------------
                                     61 ; absolute external ram data
                                     62 ;--------------------------------------------------------
                                     63 	.area XABS    (ABS,XDATA)
                                     64 ;--------------------------------------------------------
                                     65 ; initialized external ram data
                                     66 ;--------------------------------------------------------
                                     67 	.area XISEG   (XDATA)
                                     68 	.area HOME    (CODE)
                                     69 	.area GSINIT0 (CODE)
                                     70 	.area GSINIT1 (CODE)
                                     71 	.area GSINIT2 (CODE)
                                     72 	.area GSINIT3 (CODE)
                                     73 	.area GSINIT4 (CODE)
                                     74 	.area GSINIT5 (CODE)
                                     75 	.area GSINIT  (CODE)
                                     76 	.area GSFINAL (CODE)
                                     77 	.area CSEG    (CODE)
                                     78 ;--------------------------------------------------------
                                     79 ; global & static initialisations
                                     80 ;--------------------------------------------------------
                                     81 	.area HOME    (CODE)
                                     82 	.area GSINIT  (CODE)
                                     83 	.area GSFINAL (CODE)
                                     84 	.area GSINIT  (CODE)
                                     85 ;--------------------------------------------------------
                                     86 ; Home
                                     87 ;--------------------------------------------------------
                                     88 	.area HOME    (CODE)
                                     89 	.area HOME    (CODE)
                                     90 ;--------------------------------------------------------
                                     91 ; code
                                     92 ;--------------------------------------------------------
                                     93 	.area CSEG    (CODE)
                                     94 ;------------------------------------------------------------
                                     95 ;Allocation info for local variables in function '__stdc_bit_ceilull'
                                     96 ;------------------------------------------------------------
                                     97 ;value                     Allocated with name '___stdc_bit_ceilull_value_65536_9'
                                     98 ;i                         Allocated with name '___stdc_bit_ceilull_i_65536_10'
                                     99 ;------------------------------------------------------------
                                    100 ;	__stdc_bit_ceilull.c:37: unsigned long long __stdc_bit_ceilull(unsigned long long value)
                                    101 ;	-----------------------------------------
                                    102 ;	 function __stdc_bit_ceilull
                                    103 ;	-----------------------------------------
      000000                        104 ___stdc_bit_ceilull:
                           000007   105 	ar7 = 0x07
                           000006   106 	ar6 = 0x06
                           000005   107 	ar5 = 0x05
                           000004   108 	ar4 = 0x04
                           000003   109 	ar3 = 0x03
                           000002   110 	ar2 = 0x02
                           000001   111 	ar1 = 0x01
                           000000   112 	ar0 = 0x00
      000000 85 82*00         [24]  113 	mov	___stdc_bit_ceilull_value_65536_9,dpl
      000003 85 83*01         [24]  114 	mov	(___stdc_bit_ceilull_value_65536_9 + 1),dph
      000006 85 F0*02         [24]  115 	mov	(___stdc_bit_ceilull_value_65536_9 + 2),b
      000009 F5*03            [12]  116 	mov	(___stdc_bit_ceilull_value_65536_9 + 3),a
      00000B 8C*04            [24]  117 	mov	(___stdc_bit_ceilull_value_65536_9 + 4),r4
      00000D 8D*05            [24]  118 	mov	(___stdc_bit_ceilull_value_65536_9 + 5),r5
      00000F 8E*06            [24]  119 	mov	(___stdc_bit_ceilull_value_65536_9 + 6),r6
      000011 8F*07            [24]  120 	mov	(___stdc_bit_ceilull_value_65536_9 + 7),r7
                                    121 ;	__stdc_bit_ceilull.c:40: for(i = 0; i < ULLONG_WIDTH; i++)
      000013 75*08 00         [24]  122 	mov	___stdc_bit_ceilull_i_65536_10,#0x00
      000016                        123 00104$:
                                    124 ;	__stdc_bit_ceilull.c:41: if(value <= (1ull << i))
      000016 85*08 F0         [24]  125 	mov	b,___stdc_bit_ceilull_i_65536_10
      000019 05 F0            [12]  126 	inc	b
      00001B 78 01            [12]  127 	mov	r0,#0x01
      00001D 79 00            [12]  128 	mov	r1,#0x00
      00001F 7A 00            [12]  129 	mov	r2,#0x00
      000021 7B 00            [12]  130 	mov	r3,#0x00
      000023 7C 00            [12]  131 	mov	r4,#0x00
      000025 7D 00            [12]  132 	mov	r5,#0x00
      000027 7E 00            [12]  133 	mov	r6,#0x00
      000029 7F 00            [12]  134 	mov	r7,#0x00
      00002B 80 18            [24]  135 	sjmp	00118$
      00002D                        136 00117$:
      00002D E8               [12]  137 	mov	a,r0
      00002E 28               [12]  138 	add	a,r0
      00002F F8               [12]  139 	mov	r0,a
      000030 E9               [12]  140 	mov	a,r1
      000031 33               [12]  141 	rlc	a
      000032 F9               [12]  142 	mov	r1,a
      000033 EA               [12]  143 	mov	a,r2
      000034 33               [12]  144 	rlc	a
      000035 FA               [12]  145 	mov	r2,a
      000036 EB               [12]  146 	mov	a,r3
      000037 33               [12]  147 	rlc	a
      000038 FB               [12]  148 	mov	r3,a
      000039 EC               [12]  149 	mov	a,r4
      00003A 33               [12]  150 	rlc	a
      00003B FC               [12]  151 	mov	r4,a
      00003C ED               [12]  152 	mov	a,r5
      00003D 33               [12]  153 	rlc	a
      00003E FD               [12]  154 	mov	r5,a
      00003F EE               [12]  155 	mov	a,r6
      000040 33               [12]  156 	rlc	a
      000041 FE               [12]  157 	mov	r6,a
      000042 EF               [12]  158 	mov	a,r7
      000043 33               [12]  159 	rlc	a
      000044 FF               [12]  160 	mov	r7,a
      000045                        161 00118$:
      000045 D5 F0 E5         [24]  162 	djnz	b,00117$
      000048 C3               [12]  163 	clr	c
      000049 E8               [12]  164 	mov	a,r0
      00004A 95*00            [12]  165 	subb	a,___stdc_bit_ceilull_value_65536_9
      00004C E9               [12]  166 	mov	a,r1
      00004D 95*01            [12]  167 	subb	a,(___stdc_bit_ceilull_value_65536_9 + 1)
      00004F EA               [12]  168 	mov	a,r2
      000050 95*02            [12]  169 	subb	a,(___stdc_bit_ceilull_value_65536_9 + 2)
      000052 EB               [12]  170 	mov	a,r3
      000053 95*03            [12]  171 	subb	a,(___stdc_bit_ceilull_value_65536_9 + 3)
      000055 EC               [12]  172 	mov	a,r4
      000056 95*04            [12]  173 	subb	a,(___stdc_bit_ceilull_value_65536_9 + 4)
      000058 ED               [12]  174 	mov	a,r5
      000059 95*05            [12]  175 	subb	a,(___stdc_bit_ceilull_value_65536_9 + 5)
      00005B EE               [12]  176 	mov	a,r6
      00005C 95*06            [12]  177 	subb	a,(___stdc_bit_ceilull_value_65536_9 + 6)
      00005E EF               [12]  178 	mov	a,r7
      00005F 95*07            [12]  179 	subb	a,(___stdc_bit_ceilull_value_65536_9 + 7)
      000061 50 08            [24]  180 	jnc	00103$
                                    181 ;	__stdc_bit_ceilull.c:40: for(i = 0; i < ULLONG_WIDTH; i++)
      000063 05*08            [12]  182 	inc	___stdc_bit_ceilull_i_65536_10
      000065 74 C0            [12]  183 	mov	a,#0x100 - 0x40
      000067 25*08            [12]  184 	add	a,___stdc_bit_ceilull_i_65536_10
      000069 50 AB            [24]  185 	jnc	00104$
      00006B                        186 00103$:
                                    187 ;	__stdc_bit_ceilull.c:43: return (1ull << i);
      00006B 85*08 F0         [24]  188 	mov	b,___stdc_bit_ceilull_i_65536_10
      00006E 05 F0            [12]  189 	inc	b
      000070 78 01            [12]  190 	mov	r0,#0x01
      000072 79 00            [12]  191 	mov	r1,#0x00
      000074 7A 00            [12]  192 	mov	r2,#0x00
      000076 7B 00            [12]  193 	mov	r3,#0x00
      000078 7C 00            [12]  194 	mov	r4,#0x00
      00007A 7D 00            [12]  195 	mov	r5,#0x00
      00007C 7E 00            [12]  196 	mov	r6,#0x00
      00007E 7F 00            [12]  197 	mov	r7,#0x00
      000080 80 18            [24]  198 	sjmp	00122$
      000082                        199 00121$:
      000082 E8               [12]  200 	mov	a,r0
      000083 28               [12]  201 	add	a,r0
      000084 F8               [12]  202 	mov	r0,a
      000085 E9               [12]  203 	mov	a,r1
      000086 33               [12]  204 	rlc	a
      000087 F9               [12]  205 	mov	r1,a
      000088 EA               [12]  206 	mov	a,r2
      000089 33               [12]  207 	rlc	a
      00008A FA               [12]  208 	mov	r2,a
      00008B EB               [12]  209 	mov	a,r3
      00008C 33               [12]  210 	rlc	a
      00008D FB               [12]  211 	mov	r3,a
      00008E EC               [12]  212 	mov	a,r4
      00008F 33               [12]  213 	rlc	a
      000090 FC               [12]  214 	mov	r4,a
      000091 ED               [12]  215 	mov	a,r5
      000092 33               [12]  216 	rlc	a
      000093 FD               [12]  217 	mov	r5,a
      000094 EE               [12]  218 	mov	a,r6
      000095 33               [12]  219 	rlc	a
      000096 FE               [12]  220 	mov	r6,a
      000097 EF               [12]  221 	mov	a,r7
      000098 33               [12]  222 	rlc	a
      000099 FF               [12]  223 	mov	r7,a
      00009A                        224 00122$:
      00009A D5 F0 E5         [24]  225 	djnz	b,00121$
      00009D 88 82            [24]  226 	mov	dpl,r0
      00009F 89 83            [24]  227 	mov	dph,r1
      0000A1 8A F0            [24]  228 	mov	b,r2
      0000A3 EB               [12]  229 	mov	a,r3
                                    230 ;	__stdc_bit_ceilull.c:44: }
      0000A4 22               [24]  231 	ret
                                    232 	.area CSEG    (CODE)
                                    233 	.area CONST   (CODE)
                                    234 	.area XINIT   (CODE)
                                    235 	.area CABS    (ABS,CODE)
