From f566462daef92eb0074013e32d0332116fc3a2eb Mon Sep 17 00:00:00 2001
From: Jianguo Zhang <jianguo.zhang@mediatek.com>
Date: Tue, 14 Oct 2025 16:00:03 +0800
Subject: [PATCH] pcie: mediatek-gen3: Add WIFI HW reset flow

[Description]
Add WIFI HW reset before PCIe host detects EP device for reboot.

[Release-log]
NA

Signed-off-by: Jianguo Zhang <jianguo.zhang@mediatek.com>
---
 drivers/pci/controller/pcie-mediatek-gen3.c | 29 +++++++++++++++++++++
 1 file changed, 29 insertions(+)

diff --git a/drivers/pci/controller/pcie-mediatek-gen3.c b/drivers/pci/controller/pcie-mediatek-gen3.c
index 5542d59..b4d3569 100644
--- a/drivers/pci/controller/pcie-mediatek-gen3.c
+++ b/drivers/pci/controller/pcie-mediatek-gen3.c
@@ -10,6 +10,8 @@
 #include <linux/clk.h>
 #include <linux/clk-provider.h>
 #include <linux/delay.h>
+#include <linux/gpio.h>
+#include <linux/gpio/consumer.h>
 #include <linux/iopoll.h>
 #include <linux/irq.h>
 #include <linux/irqchip/chained_irq.h>
@@ -18,6 +20,7 @@
 #include <linux/module.h>
 #include <linux/msi.h>
 #include <linux/of_device.h>
+#include <linux/of_gpio.h>
 #include <linux/of_pci.h>
 #include <linux/pci.h>
 #include <linux/phy/phy.h>
@@ -196,6 +199,8 @@ struct mtk_pcie_irq {
  * @clks: PCIe clocks
  * @num_clks: PCIe clocks count for this port
  * @max_link_width: PCIe slot max supported link width
+ * @wifi_reset: reset pin for WIFI chip
+ * @wifi_reset_delay_ms: delaty time for WIFI chip reset
  * @irq: PCIe controller interrupt number
  * @num_irqs: PCIe irqs count
  * @irqs: PCIe controller interrupts information
@@ -221,6 +226,9 @@ struct mtk_gen3_pcie {
 	int num_clks;
 	int max_link_width;
 
+	struct gpio_desc *wifi_reset;
+	u32 wifi_reset_delay_ms;
+
 	int irq;
 	int num_irqs;
 	struct mtk_pcie_irq *irqs;
@@ -489,6 +497,12 @@ static int mtk_pcie_startup_port(struct mtk_gen3_pcie *pcie)
 	val |= PCIE_MAC_RSTB | PCIE_PHY_RSTB | PCIE_BRG_RSTB | PCIE_PE_RSTB;
 	writel_relaxed(val, pcie->base + PCIE_RST_CTRL_REG);
 
+	if (pcie->wifi_reset) {
+		gpiod_set_value_cansleep(pcie->wifi_reset, 0);
+		msleep(pcie->wifi_reset_delay_ms);
+		gpiod_set_value_cansleep(pcie->wifi_reset, 1);
+	}
+
 	/*
 	 * Described in PCIe CEM specification sections 2.2 (PERST# Signal)
 	 * and 2.2.1 (Initial Power-Up (G3 to S0)).
@@ -1120,6 +1134,21 @@ static int mtk_pcie_parse_port(struct mtk_gen3_pcie *pcie)
 		return ret;
 	}
 
+	ret = of_property_read_u32(dev->of_node, "wifi-reset-msleep",
+				   &pcie->wifi_reset_delay_ms);
+	if (!ret) {
+		pcie->wifi_reset = devm_gpiod_get_optional(dev, "wifi-reset",
+							   GPIOD_OUT_LOW);
+		if (IS_ERR(pcie->wifi_reset)) {
+			ret = PTR_ERR(pcie->wifi_reset);
+			if (ret != -EPROBE_DEFER)
+				dev_err(dev,
+					"failed to request WIFI reset gpio\n");
+			return ret;
+		}
+
+	}
+
 	return 0;
 }
 
-- 
2.45.2

