

================================================================
== Vitis HLS Report for 'nondf_kernel_cov_x1'
================================================================
* Date:           Sun Sep 18 13:53:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2183813|  2183813|  7.279 ms|  7.279 ms|  2183813|  2183813|     none|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_cov_x1_loop_1     |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_2    |      192|      192|         3|          -|          -|    64|        no|
        |- nondf_kernel_cov_x1_loop_3     |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_4    |      192|      192|         3|          -|          -|    64|        no|
        |- nondf_kernel_cov_x1_loop_5     |    16512|    16512|       258|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_6    |      256|      256|         4|          -|          -|    64|        no|
        |- nondf_kernel_cov_x1_loop_7     |  2130048|  2130048|     33282|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_8    |    33280|    33280|       520|          -|          -|    64|        no|
        |  ++ nondf_kernel_cov_x1_loop_9  |      512|      512|         8|          -|          -|    64|        no|
        |- nondf_kernel_cov_x1_loop_10    |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_11   |      192|      192|         3|          -|          -|    64|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 10 
7 --> 8 6 
8 --> 9 
9 --> 7 
10 --> 11 15 
11 --> 12 10 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 16 31 
16 --> 17 15 
17 --> 18 25 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 17 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 16 
31 --> 32 
32 --> 33 31 
33 --> 34 
34 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mean_V = alloca i64 1" [./dut.cpp:69]   --->   Operation 35 'alloca' 'mean_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_V = alloca i64 1" [./dut.cpp:70]   --->   Operation 36 'alloca' 'data_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cov_V = alloca i64 1" [./dut.cpp:71]   --->   Operation 37 'alloca' 'cov_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln73 = br void" [./dut.cpp:73]   --->   Operation 38 'br' 'br_ln73' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln73, void, i7 0, void" [./dut.cpp:73]   --->   Operation 39 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln73 = add i7 %i, i7 1" [./dut.cpp:73]   --->   Operation 40 'add' 'add_ln73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i7 %i" [./dut.cpp:75]   --->   Operation 41 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln75, i6 0" [./dut.cpp:73]   --->   Operation 42 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.59ns)   --->   "%icmp_ln73 = icmp_eq  i7 %i, i7 64" [./dut.cpp:73]   --->   Operation 43 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split20, void %.preheader2.preheader" [./dut.cpp:73]   --->   Operation 45 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1259" [./dut.cpp:68]   --->   Operation 46 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln74 = br void" [./dut.cpp:74]   --->   Operation 47 'br' 'br_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln79 = br void %.preheader2" [./dut.cpp:79]   --->   Operation 48 'br' 'br_ln79' <Predicate = (icmp_ln73)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %add_ln74, void %.split18, i7 0, void %.split20" [./dut.cpp:74]   --->   Operation 49 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln74 = add i7 %j_1, i7 1" [./dut.cpp:74]   --->   Operation 50 'add' 'add_ln74' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %j_1" [./dut.cpp:75]   --->   Operation 51 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.74ns)   --->   "%add_ln75 = add i12 %tmp_cast, i12 %zext_ln75" [./dut.cpp:75]   --->   Operation 52 'add' 'add_ln75' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i12 %add_ln75" [./dut.cpp:75]   --->   Operation 53 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr i128 %data_V, i64 0, i64 %zext_ln75_1" [./dut.cpp:75]   --->   Operation 54 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.59ns)   --->   "%icmp_ln74 = icmp_eq  i7 %j_1, i7 64" [./dut.cpp:74]   --->   Operation 55 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split18, void" [./dut.cpp:74]   --->   Operation 57 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i128 %xout, i64 0, i64 %zext_ln75_1"   --->   Operation 58 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 59 'load' 'xout_load' <Predicate = (!icmp_ln74)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 61 [1/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 61 'load' 'xout_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1630" [./dut.cpp:68]   --->   Operation 62 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.64ns)   --->   "%store_ln75 = store i128 %xout_load, i12 %data_V_addr" [./dut.cpp:75]   --->   Operation 63 'store' 'store_ln75' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln79, void, i7 0, void %.preheader2.preheader" [./dut.cpp:79]   --->   Operation 65 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.70ns)   --->   "%add_ln79 = add i7 %j, i7 1" [./dut.cpp:79]   --->   Operation 66 'add' 'add_ln79' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i7 %j" [./dut.cpp:79]   --->   Operation 67 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i7 %j" [./dut.cpp:79]   --->   Operation 68 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.59ns)   --->   "%icmp_ln79 = icmp_eq  i7 %j, i7 64" [./dut.cpp:79]   --->   Operation 69 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split16, void %.preheader1.preheader" [./dut.cpp:79]   --->   Operation 71 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_165" [./dut.cpp:68]   --->   Operation 72 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln79" [./dut.cpp:81]   --->   Operation 73 'getelementptr' 'mean_V_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln82 = br void" [./dut.cpp:82]   --->   Operation 74 'br' 'br_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.38>
ST_6 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln692 = br void %.preheader1"   --->   Operation 75 'br' 'br_ln692' <Predicate = (icmp_ln79)> <Delay = 0.38>

State 7 <SV = 3> <Delay = 2.39>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln82, void %.split14, i7 0, void %.split16" [./dut.cpp:82]   --->   Operation 76 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%add_i3113 = phi i128 %add_ln691, void %.split14, i128 0, void %.split16"   --->   Operation 77 'phi' 'add_i3113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %i_2, i7 1" [./dut.cpp:82]   --->   Operation 78 'add' 'add_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i7 %i_2"   --->   Operation 79 'trunc' 'trunc_ln691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0"   --->   Operation 80 'bitconcatenate' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.74ns)   --->   "%add_ln691_2 = add i12 %tmp_4_cast, i12 %zext_ln79_1"   --->   Operation 81 'add' 'add_ln691_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i12 %add_ln691_2"   --->   Operation 82 'zext' 'zext_ln691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr i128 %data_V, i64 0, i64 %zext_ln691"   --->   Operation 83 'getelementptr' 'data_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.59ns)   --->   "%icmp_ln82 = icmp_eq  i7 %i_2, i7 64" [./dut.cpp:82]   --->   Operation 84 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %.split14, void" [./dut.cpp:82]   --->   Operation 86 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 87 'load' 'data_V_load' <Predicate = (!icmp_ln82)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_i3113, i32 10, i32 127"   --->   Operation 88 'partselect' 'trunc_ln' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.73ns)   --->   "%store_ln693 = store i118 %trunc_ln, i6 %mean_V_addr"   --->   Operation 89 'store' 'store_ln693' <Predicate = (icmp_ln82)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.64>
ST_8 : Operation 91 [1/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 91 'load' 'data_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 9 <SV = 5> <Delay = 1.49>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_415" [./dut.cpp:68]   --->   Operation 92 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.49ns)   --->   "%add_ln691 = add i128 %data_V_load, i128 %add_i3113"   --->   Operation 93 'add' 'add_ln691' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.70>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln87, void, i7 0, void %.preheader1.preheader" [./dut.cpp:87]   --->   Operation 95 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln87 = add i7 %i_1, i7 1" [./dut.cpp:87]   --->   Operation 96 'add' 'add_ln87' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i7 %i_1"   --->   Operation 97 'trunc' 'trunc_ln692' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0" [./dut.cpp:87]   --->   Operation 98 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.59ns)   --->   "%icmp_ln87 = icmp_eq  i7 %i_1, i7 64" [./dut.cpp:87]   --->   Operation 99 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split12, void %.preheader25.preheader" [./dut.cpp:87]   --->   Operation 101 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_167" [./dut.cpp:68]   --->   Operation 102 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln88 = br void" [./dut.cpp:88]   --->   Operation 103 'br' 'br_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.38>
ST_10 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln94 = br void %.preheader25" [./dut.cpp:94]   --->   Operation 104 'br' 'br_ln94' <Predicate = (icmp_ln87)> <Delay = 0.38>

State 11 <SV = 4> <Delay = 2.39>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln88, void %.split10, i7 0, void %.split12" [./dut.cpp:88]   --->   Operation 105 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln88 = add i7 %j_2, i7 1" [./dut.cpp:88]   --->   Operation 106 'add' 'add_ln88' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i7 %j_2" [./dut.cpp:88]   --->   Operation 107 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %j_2"   --->   Operation 108 'zext' 'zext_ln692' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.74ns)   --->   "%add_ln692 = add i12 %tmp_3_cast, i12 %zext_ln692"   --->   Operation 109 'add' 'add_ln692' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i12 %add_ln692"   --->   Operation 110 'zext' 'zext_ln692_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%data_V_addr_2 = getelementptr i128 %data_V, i64 0, i64 %zext_ln692_1"   --->   Operation 111 'getelementptr' 'data_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.59ns)   --->   "%icmp_ln88 = icmp_eq  i7 %j_2, i7 64" [./dut.cpp:88]   --->   Operation 112 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split10, void" [./dut.cpp:88]   --->   Operation 114 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [2/2] (1.64ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 115 'load' 'data_V_load_1' <Predicate = (!icmp_ln88)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 116 'br' 'br_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.64>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%mean_V_addr_1 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln88"   --->   Operation 117 'getelementptr' 'mean_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (0.73ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 118 'load' 'mean_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_12 : Operation 119 [1/2] (1.64ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 119 'load' 'data_V_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 13 <SV = 6> <Delay = 2.22>
ST_13 : Operation 120 [1/2] (0.73ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 120 'load' 'mean_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%mean_V_load_cast = zext i118 %mean_V_load"   --->   Operation 121 'zext' 'mean_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.49ns)   --->   "%sub_ln692 = sub i128 %data_V_load_1, i128 %mean_V_load_cast"   --->   Operation 122 'sub' 'sub_ln692' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 1.64>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1688" [./dut.cpp:68]   --->   Operation 123 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (1.64ns)   --->   "%store_ln692 = store i128 %sub_ln692, i12 %data_V_addr_2"   --->   Operation 124 'store' 'store_ln692' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 125 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 0.70>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %add_ln91, void, i7 0, void %.preheader25.preheader" [./dut.cpp:91]   --->   Operation 126 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.70ns)   --->   "%add_ln91 = add i7 %i_3, i7 1" [./dut.cpp:91]   --->   Operation 127 'add' 'add_ln91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i7 %i_3" [./dut.cpp:94]   --->   Operation 128 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i7 %i_3" [./dut.cpp:94]   --->   Operation 129 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln94, i6 0" [./dut.cpp:91]   --->   Operation 130 'bitconcatenate' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.59ns)   --->   "%icmp_ln91 = icmp_eq  i7 %i_3, i7 64" [./dut.cpp:91]   --->   Operation 131 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split8, void %.preheader.preheader" [./dut.cpp:91]   --->   Operation 133 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1662" [./dut.cpp:68]   --->   Operation 134 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln92 = br void" [./dut.cpp:92]   --->   Operation 135 'br' 'br_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_15 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln208 = br void %.preheader"   --->   Operation 136 'br' 'br_ln208' <Predicate = (icmp_ln91)> <Delay = 0.38>

State 16 <SV = 5> <Delay = 0.74>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %add_ln92, void, i7 0, void %.split8" [./dut.cpp:92]   --->   Operation 137 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln92 = add i7 %j_3, i7 1" [./dut.cpp:92]   --->   Operation 138 'add' 'add_ln92' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i7 %j_3" [./dut.cpp:94]   --->   Operation 139 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.74ns)   --->   "%add_ln94 = add i12 %tmp_5_cast, i12 %zext_ln94_1" [./dut.cpp:94]   --->   Operation 140 'add' 'add_ln94' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i12 %add_ln94" [./dut.cpp:94]   --->   Operation 141 'zext' 'zext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln94_2" [./dut.cpp:94]   --->   Operation 142 'getelementptr' 'cov_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i7 %j_3" [./dut.cpp:98]   --->   Operation 143 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln98, i6 0" [./dut.cpp:98]   --->   Operation 144 'bitconcatenate' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.74ns)   --->   "%add_ln98 = add i12 %tmp_7_cast, i12 %zext_ln94" [./dut.cpp:98]   --->   Operation 145 'add' 'add_ln98' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i12 %add_ln98" [./dut.cpp:98]   --->   Operation 146 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%cov_V_addr_2 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln98" [./dut.cpp:98]   --->   Operation 147 'getelementptr' 'cov_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.59ns)   --->   "%icmp_ln92 = icmp_eq  i7 %j_3, i7 64" [./dut.cpp:92]   --->   Operation 148 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split6, void" [./dut.cpp:92]   --->   Operation 150 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1631" [./dut.cpp:68]   --->   Operation 151 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln95 = br void" [./dut.cpp:95]   --->   Operation 152 'br' 'br_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.38>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader25"   --->   Operation 153 'br' 'br_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.39>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln95, void %.split4, i7 0, void %.split6" [./dut.cpp:95]   --->   Operation 154 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%conv3_i2112 = phi i128 %add_ln691_1, void %.split4, i128 0, void %.split6"   --->   Operation 155 'phi' 'conv3_i2112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.70ns)   --->   "%add_ln95 = add i7 %k, i7 1" [./dut.cpp:95]   --->   Operation 156 'add' 'add_ln95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %k"   --->   Operation 157 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0"   --->   Operation 158 'bitconcatenate' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.74ns)   --->   "%add_ln215 = add i12 %tmp_10_cast, i12 %zext_ln94"   --->   Operation 159 'add' 'add_ln215' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %add_ln215"   --->   Operation 160 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%data_V_addr_3 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215"   --->   Operation 161 'getelementptr' 'data_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.74ns)   --->   "%add_ln215_1 = add i12 %tmp_10_cast, i12 %zext_ln94_1"   --->   Operation 162 'add' 'add_ln215_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i12 %add_ln215_1"   --->   Operation 163 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%data_V_addr_4 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215_1"   --->   Operation 164 'getelementptr' 'data_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.59ns)   --->   "%icmp_ln95 = icmp_eq  i7 %k, i7 64" [./dut.cpp:95]   --->   Operation 165 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split4, void" [./dut.cpp:95]   --->   Operation 167 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [2/2] (1.64ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 168 'load' 'data_V_load_2' <Predicate = (!icmp_ln95)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_17 : Operation 169 [2/2] (1.64ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 169 'load' 'data_V_load_3' <Predicate = (!icmp_ln95)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln693 = zext i128 %conv3_i2112"   --->   Operation 170 'zext' 'zext_ln693' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 171 [5/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 171 'mul' 'mul_ln693' <Predicate = (icmp_ln95)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 1.64>
ST_18 : Operation 172 [1/2] (1.64ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 172 'load' 'data_V_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_18 : Operation 173 [1/2] (1.64ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 173 'load' 'data_V_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 19 <SV = 8> <Delay = 2.15>
ST_19 : Operation 174 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 174 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 2.15>
ST_20 : Operation 175 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 175 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 2.15>
ST_21 : Operation 176 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 176 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 2.15>
ST_22 : Operation 177 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 177 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 2.15>
ST_23 : Operation 178 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 178 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 1.49>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1258" [./dut.cpp:68]   --->   Operation 179 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (1.49ns)   --->   "%add_ln691_1 = add i128 %mul_ln691, i128 %conv3_i2112"   --->   Operation 180 'add' 'add_ln691_1' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 181 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 7> <Delay = 2.15>
ST_25 : Operation 182 [4/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 182 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 2.15>
ST_26 : Operation 183 [3/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 183 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 9> <Delay = 2.15>
ST_27 : Operation 184 [2/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 184 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 2.15>
ST_28 : Operation 185 [1/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 185 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln693_1 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256"   --->   Operation 186 'partselect' 'trunc_ln693_1' <Predicate = true> <Delay = 0.00>

State 29 <SV = 11> <Delay = 1.64>
ST_29 : Operation 187 [1/1] (1.64ns)   --->   "%store_ln693 = store i119 %trunc_ln693_1, i12 %cov_V_addr"   --->   Operation 187 'store' 'store_ln693' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 30 <SV = 12> <Delay = 1.64>
ST_30 : Operation 188 [1/1] (1.64ns)   --->   "%store_ln98 = store i119 %trunc_ln693_1, i12 %cov_V_addr_2" [./dut.cpp:98]   --->   Operation 188 'store' 'store_ln98' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 189 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 31 <SV = 5> <Delay = 0.70>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%i_4 = phi i7 %add_ln101, void, i7 0, void %.preheader.preheader" [./dut.cpp:101]   --->   Operation 190 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.70ns)   --->   "%add_ln101 = add i7 %i_4, i7 1" [./dut.cpp:101]   --->   Operation 191 'add' 'add_ln101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i7 %i_4"   --->   Operation 192 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208, i6 0" [./dut.cpp:101]   --->   Operation 193 'bitconcatenate' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.59ns)   --->   "%icmp_ln101 = icmp_eq  i7 %i_4, i7 64" [./dut.cpp:101]   --->   Operation 194 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 195 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split2, void" [./dut.cpp:101]   --->   Operation 196 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [./dut.cpp:68]   --->   Operation 197 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.38ns)   --->   "%br_ln102 = br void" [./dut.cpp:102]   --->   Operation 198 'br' 'br_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.38>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [./dut.cpp:106]   --->   Operation 199 'ret' 'ret_ln106' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 32 <SV = 6> <Delay = 2.39>
ST_32 : Operation 200 [1/1] (0.00ns)   --->   "%j_4 = phi i7 %add_ln102, void %.split, i7 0, void %.split2" [./dut.cpp:102]   --->   Operation 200 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 201 [1/1] (0.70ns)   --->   "%add_ln102 = add i7 %j_4, i7 1" [./dut.cpp:102]   --->   Operation 201 'add' 'add_ln102' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i7 %j_4"   --->   Operation 202 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 203 [1/1] (0.74ns)   --->   "%add_ln208 = add i12 %tmp_6_cast, i12 %zext_ln208"   --->   Operation 203 'add' 'add_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i12 %add_ln208"   --->   Operation 204 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 205 [1/1] (0.00ns)   --->   "%cov_V_addr_1 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_1"   --->   Operation 205 'getelementptr' 'cov_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 206 [1/1] (0.59ns)   --->   "%icmp_ln102 = icmp_eq  i7 %j_4, i7 64" [./dut.cpp:102]   --->   Operation 206 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %.split, void" [./dut.cpp:102]   --->   Operation 208 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [2/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1"   --->   Operation 209 'load' 'cov_V_load' <Predicate = (!icmp_ln102)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_32 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 210 'br' 'br_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 33 <SV = 7> <Delay = 1.64>
ST_33 : Operation 211 [1/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1"   --->   Operation 211 'load' 'cov_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 34 <SV = 8> <Delay = 1.64>
ST_34 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_164" [./dut.cpp:68]   --->   Operation 212 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 213 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_1" [./dut.cpp:103]   --->   Operation 213 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 214 [1/1] (1.64ns)   --->   "%store_ln103 = store i119 %cov_V_load, i12 %xin_addr" [./dut.cpp:103]   --->   Operation 214 'store' 'store_ln103' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 215 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:73) with incoming values : ('add_ln73', ./dut.cpp:73) [8]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:73) with incoming values : ('add_ln73', ./dut.cpp:73) [8]  (0 ns)
	'add' operation ('add_ln73', ./dut.cpp:73) [9]  (0.706 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:74) with incoming values : ('add_ln74', ./dut.cpp:74) [19]  (0 ns)
	'add' operation ('add_ln75', ./dut.cpp:75) [22]  (0.745 ns)
	'getelementptr' operation ('xout_addr') [30]  (0 ns)
	'load' operation ('xout_load') on array 'xout' [31]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('xout_load') on array 'xout' [31]  (1.65 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln75', ./dut.cpp:75) of variable 'xout_load' on array 'data.V', ./dut.cpp:70 [32]  (1.65 ns)

 <State 6>: 0.706ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:79) with incoming values : ('add_ln79', ./dut.cpp:79) [39]  (0 ns)
	'add' operation ('add_ln79', ./dut.cpp:79) [40]  (0.706 ns)

 <State 7>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:82) with incoming values : ('add_ln82', ./dut.cpp:82) [51]  (0 ns)
	'add' operation ('add_ln691_2') [56]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_1') [58]  (0 ns)
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:70 [64]  (1.65 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:70 [64]  (1.65 ns)

 <State 9>: 1.5ns
The critical path consists of the following:
	'add' operation ('add_ln691') [65]  (1.5 ns)

 <State 10>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:87) with incoming values : ('add_ln87', ./dut.cpp:87) [74]  (0 ns)
	'add' operation ('add_ln87', ./dut.cpp:87) [75]  (0.706 ns)

 <State 11>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:88) with incoming values : ('add_ln88', ./dut.cpp:88) [85]  (0 ns)
	'add' operation ('add_ln692') [89]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_2') [91]  (0 ns)
	'load' operation ('data_V_load_1') on array 'data.V', ./dut.cpp:70 [100]  (1.65 ns)

 <State 12>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load_1') on array 'data.V', ./dut.cpp:70 [100]  (1.65 ns)

 <State 13>: 2.23ns
The critical path consists of the following:
	'load' operation ('mean_V_load') on array 'mean.V', ./dut.cpp:69 [98]  (0.73 ns)
	'sub' operation ('sub_ln692') [101]  (1.5 ns)

 <State 14>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln692') of variable 'sub_ln692' on array 'data.V', ./dut.cpp:70 [102]  (1.65 ns)

 <State 15>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:91) with incoming values : ('add_ln91', ./dut.cpp:91) [109]  (0 ns)
	'add' operation ('add_ln91', ./dut.cpp:91) [110]  (0.706 ns)

 <State 16>: 0.745ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:92) with incoming values : ('add_ln92', ./dut.cpp:92) [121]  (0 ns)
	'add' operation ('add_ln94', ./dut.cpp:94) [124]  (0.745 ns)

 <State 17>: 2.39ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:95) with incoming values : ('add_ln95', ./dut.cpp:95) [139]  (0 ns)
	'add' operation ('add_ln215') [144]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_3') [146]  (0 ns)
	'load' operation ('data_V_load_2') on array 'data.V', ./dut.cpp:70 [155]  (1.65 ns)

 <State 18>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load_2') on array 'data.V', ./dut.cpp:70 [155]  (1.65 ns)

 <State 19>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [157]  (2.16 ns)

 <State 20>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [157]  (2.16 ns)

 <State 21>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [157]  (2.16 ns)

 <State 22>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [157]  (2.16 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [157]  (2.16 ns)

 <State 24>: 1.5ns
The critical path consists of the following:
	'add' operation ('add_ln691_1') [158]  (1.5 ns)

 <State 25>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [162]  (2.16 ns)

 <State 26>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [162]  (2.16 ns)

 <State 27>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [162]  (2.16 ns)

 <State 28>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [162]  (2.16 ns)

 <State 29>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln693') of variable 'trunc_ln693_1' on array 'cov.V', ./dut.cpp:71 [164]  (1.65 ns)

 <State 30>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln98', ./dut.cpp:98) of variable 'trunc_ln693_1' on array 'cov.V', ./dut.cpp:71 [165]  (1.65 ns)

 <State 31>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:101) with incoming values : ('add_ln101', ./dut.cpp:101) [172]  (0 ns)
	'add' operation ('add_ln101', ./dut.cpp:101) [173]  (0.706 ns)

 <State 32>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:102) with incoming values : ('add_ln102', ./dut.cpp:102) [183]  (0 ns)
	'add' operation ('add_ln208') [186]  (0.745 ns)
	'getelementptr' operation ('cov_V_addr_1') [188]  (0 ns)
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:71 [194]  (1.65 ns)

 <State 33>: 1.65ns
The critical path consists of the following:
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:71 [194]  (1.65 ns)

 <State 34>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('xin_addr', ./dut.cpp:103) [195]  (0 ns)
	'store' operation ('store_ln103', ./dut.cpp:103) of variable 'cov_V_load' on array 'xin' [196]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
