Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 30 17:32:43 2025
| Host         : ws11-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Processor_timing_summary_routed.rpt -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: board_clock (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[15]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 231 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.000        0.000                      0                 3343        0.072        0.000                      0                 3343        3.750        0.000                       0                   788  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.000        0.000                      0                 3343        0.072        0.000                      0                 3343        3.750        0.000                       0                   788  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 Prog_count/prog_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/out_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.723ns (20.046%)  route 6.872ns (79.954%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.554     5.431    Prog_count/CLK
    SLICE_X28Y19         FDRE                                         r  Prog_count/prog_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  Prog_count/prog_ctr_reg[1]/Q
                         net (fo=152, routed)         2.119     8.006    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DPRA0
    SLICE_X6Y4           RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.130 r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.130    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DPO1
    SLICE_X6Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     8.344 r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/F7.DP/O
                         net (fo=1, routed)           0.744     9.088    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.297     9.385 r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/doutb[9]_INST_0/O
                         net (fo=7, routed)           1.685    11.070    RAM/doutb[0]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.150    11.220 r  RAM/inst_out[9]_i_1/O
                         net (fo=22, routed)          1.117    12.337    RAM/s1_inst[9]
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.332    12.669 r  RAM/out_op[6]_i_3/O
                         net (fo=2, routed)           0.587    13.256    RAM/out_op[6]_i_3_n_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.150    13.406 r  RAM/out_op[6]_i_2/O
                         net (fo=1, routed)           0.621    14.027    IF_ID/D[5]
    SLICE_X37Y13         FDRE                                         r  IF_ID/out_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.440    14.938    IF_ID/CLK
    SLICE_X37Y13         FDRE                                         r  IF_ID/out_op_reg[6]/C
                         clock pessimism              0.388    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)       -0.263    15.027    IF_ID/out_op_reg[6]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 1.926ns (22.771%)  route 6.532ns (77.229%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.564     5.441    ID_EX/CLK
    SLICE_X11Y14         FDRE                                         r  ID_EX/inst_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.897 r  ID_EX/inst_out_reg[14]/Q
                         net (fo=49, routed)          0.874     6.771    ID_EX/inst_out_reg[15]_0[14]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.152     6.923 r  ID_EX/prog_ctr[15]_i_25/O
                         net (fo=4, routed)           0.666     7.589    ID_EX/prog_ctr[15]_i_25_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.915 r  ID_EX/prog_ctr[15]_i_11/O
                         net (fo=10, routed)          0.666     8.581    ID_EX/wb_out_reg_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.705 f  ID_EX/Y0_i_35/O
                         net (fo=1, routed)           0.580     9.285    MEM_WB/ra_reg[0]_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.409 r  MEM_WB/Y0_i_32/O
                         net (fo=16, routed)          0.789    10.198    MEM_WB/Y0_6
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    10.322 f  MEM_WB/Y0_i_10/O
                         net (fo=14, routed)          0.833    11.155    MEM_WB/Y0_4
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124    11.279 r  MEM_WB/mem_addra[9]_i_6/O
                         net (fo=1, routed)           0.295    11.574    ID_EX/alu_result_out_reg[6]_2
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  ID_EX/mem_addra[9]_i_2/O
                         net (fo=2, routed)           0.415    12.113    MEM_WB/RD2_reg[2]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.124    12.237 r  MEM_WB/mem_data[15]_i_4/O
                         net (fo=3, routed)           0.275    12.512    ID_EX/alu_result_out_reg[13]_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.636 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.449    13.085    ID_EX/mem_data_reg[15]
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.209 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.691    13.900    EX_MEM/inst_out_reg[11]_0
    SLICE_X13Y11         FDRE                                         r  EX_MEM/mem_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.447    14.945    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  EX_MEM/mem_data_reg[12]/C
                         clock pessimism              0.460    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X13Y11         FDRE (Setup_fdre_C_R)       -0.429    14.940    EX_MEM/mem_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 1.926ns (22.771%)  route 6.532ns (77.229%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.564     5.441    ID_EX/CLK
    SLICE_X11Y14         FDRE                                         r  ID_EX/inst_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.897 r  ID_EX/inst_out_reg[14]/Q
                         net (fo=49, routed)          0.874     6.771    ID_EX/inst_out_reg[15]_0[14]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.152     6.923 r  ID_EX/prog_ctr[15]_i_25/O
                         net (fo=4, routed)           0.666     7.589    ID_EX/prog_ctr[15]_i_25_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.915 r  ID_EX/prog_ctr[15]_i_11/O
                         net (fo=10, routed)          0.666     8.581    ID_EX/wb_out_reg_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.705 f  ID_EX/Y0_i_35/O
                         net (fo=1, routed)           0.580     9.285    MEM_WB/ra_reg[0]_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.409 r  MEM_WB/Y0_i_32/O
                         net (fo=16, routed)          0.789    10.198    MEM_WB/Y0_6
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    10.322 f  MEM_WB/Y0_i_10/O
                         net (fo=14, routed)          0.833    11.155    MEM_WB/Y0_4
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124    11.279 r  MEM_WB/mem_addra[9]_i_6/O
                         net (fo=1, routed)           0.295    11.574    ID_EX/alu_result_out_reg[6]_2
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  ID_EX/mem_addra[9]_i_2/O
                         net (fo=2, routed)           0.415    12.113    MEM_WB/RD2_reg[2]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.124    12.237 r  MEM_WB/mem_data[15]_i_4/O
                         net (fo=3, routed)           0.275    12.512    ID_EX/alu_result_out_reg[13]_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.636 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.449    13.085    ID_EX/mem_data_reg[15]
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.209 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.691    13.900    EX_MEM/inst_out_reg[11]_0
    SLICE_X13Y11         FDRE                                         r  EX_MEM/mem_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.447    14.945    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  EX_MEM/mem_data_reg[15]/C
                         clock pessimism              0.460    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X13Y11         FDRE (Setup_fdre_C_R)       -0.429    14.940    EX_MEM/mem_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 1.926ns (22.771%)  route 6.532ns (77.229%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.564     5.441    ID_EX/CLK
    SLICE_X11Y14         FDRE                                         r  ID_EX/inst_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.897 r  ID_EX/inst_out_reg[14]/Q
                         net (fo=49, routed)          0.874     6.771    ID_EX/inst_out_reg[15]_0[14]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.152     6.923 r  ID_EX/prog_ctr[15]_i_25/O
                         net (fo=4, routed)           0.666     7.589    ID_EX/prog_ctr[15]_i_25_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.915 r  ID_EX/prog_ctr[15]_i_11/O
                         net (fo=10, routed)          0.666     8.581    ID_EX/wb_out_reg_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.705 f  ID_EX/Y0_i_35/O
                         net (fo=1, routed)           0.580     9.285    MEM_WB/ra_reg[0]_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.409 r  MEM_WB/Y0_i_32/O
                         net (fo=16, routed)          0.789    10.198    MEM_WB/Y0_6
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    10.322 f  MEM_WB/Y0_i_10/O
                         net (fo=14, routed)          0.833    11.155    MEM_WB/Y0_4
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124    11.279 r  MEM_WB/mem_addra[9]_i_6/O
                         net (fo=1, routed)           0.295    11.574    ID_EX/alu_result_out_reg[6]_2
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  ID_EX/mem_addra[9]_i_2/O
                         net (fo=2, routed)           0.415    12.113    MEM_WB/RD2_reg[2]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.124    12.237 r  MEM_WB/mem_data[15]_i_4/O
                         net (fo=3, routed)           0.275    12.512    ID_EX/alu_result_out_reg[13]_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.636 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.449    13.085    ID_EX/mem_data_reg[15]
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.209 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.691    13.900    EX_MEM/inst_out_reg[11]_0
    SLICE_X13Y11         FDRE                                         r  EX_MEM/mem_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.447    14.945    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  EX_MEM/mem_data_reg[2]/C
                         clock pessimism              0.460    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X13Y11         FDRE (Setup_fdre_C_R)       -0.429    14.940    EX_MEM/mem_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 1.926ns (22.771%)  route 6.532ns (77.229%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.564     5.441    ID_EX/CLK
    SLICE_X11Y14         FDRE                                         r  ID_EX/inst_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.897 r  ID_EX/inst_out_reg[14]/Q
                         net (fo=49, routed)          0.874     6.771    ID_EX/inst_out_reg[15]_0[14]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.152     6.923 r  ID_EX/prog_ctr[15]_i_25/O
                         net (fo=4, routed)           0.666     7.589    ID_EX/prog_ctr[15]_i_25_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.915 r  ID_EX/prog_ctr[15]_i_11/O
                         net (fo=10, routed)          0.666     8.581    ID_EX/wb_out_reg_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.705 f  ID_EX/Y0_i_35/O
                         net (fo=1, routed)           0.580     9.285    MEM_WB/ra_reg[0]_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.409 r  MEM_WB/Y0_i_32/O
                         net (fo=16, routed)          0.789    10.198    MEM_WB/Y0_6
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    10.322 f  MEM_WB/Y0_i_10/O
                         net (fo=14, routed)          0.833    11.155    MEM_WB/Y0_4
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124    11.279 r  MEM_WB/mem_addra[9]_i_6/O
                         net (fo=1, routed)           0.295    11.574    ID_EX/alu_result_out_reg[6]_2
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  ID_EX/mem_addra[9]_i_2/O
                         net (fo=2, routed)           0.415    12.113    MEM_WB/RD2_reg[2]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.124    12.237 r  MEM_WB/mem_data[15]_i_4/O
                         net (fo=3, routed)           0.275    12.512    ID_EX/alu_result_out_reg[13]_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.636 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.449    13.085    ID_EX/mem_data_reg[15]
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.209 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.691    13.900    EX_MEM/inst_out_reg[11]_0
    SLICE_X13Y11         FDRE                                         r  EX_MEM/mem_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.447    14.945    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  EX_MEM/mem_data_reg[3]/C
                         clock pessimism              0.460    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X13Y11         FDRE (Setup_fdre_C_R)       -0.429    14.940    EX_MEM/mem_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 1.926ns (22.850%)  route 6.503ns (77.150%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.564     5.441    ID_EX/CLK
    SLICE_X11Y14         FDRE                                         r  ID_EX/inst_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.897 r  ID_EX/inst_out_reg[14]/Q
                         net (fo=49, routed)          0.874     6.771    ID_EX/inst_out_reg[15]_0[14]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.152     6.923 r  ID_EX/prog_ctr[15]_i_25/O
                         net (fo=4, routed)           0.666     7.589    ID_EX/prog_ctr[15]_i_25_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.915 r  ID_EX/prog_ctr[15]_i_11/O
                         net (fo=10, routed)          0.666     8.581    ID_EX/wb_out_reg_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.705 f  ID_EX/Y0_i_35/O
                         net (fo=1, routed)           0.580     9.285    MEM_WB/ra_reg[0]_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.409 r  MEM_WB/Y0_i_32/O
                         net (fo=16, routed)          0.789    10.198    MEM_WB/Y0_6
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    10.322 f  MEM_WB/Y0_i_10/O
                         net (fo=14, routed)          0.833    11.155    MEM_WB/Y0_4
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124    11.279 r  MEM_WB/mem_addra[9]_i_6/O
                         net (fo=1, routed)           0.295    11.574    ID_EX/alu_result_out_reg[6]_2
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  ID_EX/mem_addra[9]_i_2/O
                         net (fo=2, routed)           0.415    12.113    MEM_WB/RD2_reg[2]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.124    12.237 r  MEM_WB/mem_data[15]_i_4/O
                         net (fo=3, routed)           0.275    12.512    ID_EX/alu_result_out_reg[13]_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.636 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.449    13.085    ID_EX/mem_data_reg[15]
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.209 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.662    13.870    EX_MEM/inst_out_reg[11]_0
    SLICE_X13Y7          FDRE                                         r  EX_MEM/mem_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.449    14.947    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  EX_MEM/mem_data_reg[14]/C
                         clock pessimism              0.460    15.406    
                         clock uncertainty           -0.035    15.371    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429    14.942    EX_MEM/mem_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 1.926ns (22.850%)  route 6.503ns (77.150%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.564     5.441    ID_EX/CLK
    SLICE_X11Y14         FDRE                                         r  ID_EX/inst_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.897 r  ID_EX/inst_out_reg[14]/Q
                         net (fo=49, routed)          0.874     6.771    ID_EX/inst_out_reg[15]_0[14]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.152     6.923 r  ID_EX/prog_ctr[15]_i_25/O
                         net (fo=4, routed)           0.666     7.589    ID_EX/prog_ctr[15]_i_25_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.915 r  ID_EX/prog_ctr[15]_i_11/O
                         net (fo=10, routed)          0.666     8.581    ID_EX/wb_out_reg_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.705 f  ID_EX/Y0_i_35/O
                         net (fo=1, routed)           0.580     9.285    MEM_WB/ra_reg[0]_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.409 r  MEM_WB/Y0_i_32/O
                         net (fo=16, routed)          0.789    10.198    MEM_WB/Y0_6
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    10.322 f  MEM_WB/Y0_i_10/O
                         net (fo=14, routed)          0.833    11.155    MEM_WB/Y0_4
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124    11.279 r  MEM_WB/mem_addra[9]_i_6/O
                         net (fo=1, routed)           0.295    11.574    ID_EX/alu_result_out_reg[6]_2
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  ID_EX/mem_addra[9]_i_2/O
                         net (fo=2, routed)           0.415    12.113    MEM_WB/RD2_reg[2]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.124    12.237 r  MEM_WB/mem_data[15]_i_4/O
                         net (fo=3, routed)           0.275    12.512    ID_EX/alu_result_out_reg[13]_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.636 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.449    13.085    ID_EX/mem_data_reg[15]
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.209 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.662    13.870    EX_MEM/inst_out_reg[11]_0
    SLICE_X13Y7          FDRE                                         r  EX_MEM/mem_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.449    14.947    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  EX_MEM/mem_data_reg[1]/C
                         clock pessimism              0.460    15.406    
                         clock uncertainty           -0.035    15.371    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429    14.942    EX_MEM/mem_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 1.926ns (22.850%)  route 6.503ns (77.150%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.564     5.441    ID_EX/CLK
    SLICE_X11Y14         FDRE                                         r  ID_EX/inst_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.897 r  ID_EX/inst_out_reg[14]/Q
                         net (fo=49, routed)          0.874     6.771    ID_EX/inst_out_reg[15]_0[14]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.152     6.923 r  ID_EX/prog_ctr[15]_i_25/O
                         net (fo=4, routed)           0.666     7.589    ID_EX/prog_ctr[15]_i_25_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.915 r  ID_EX/prog_ctr[15]_i_11/O
                         net (fo=10, routed)          0.666     8.581    ID_EX/wb_out_reg_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.705 f  ID_EX/Y0_i_35/O
                         net (fo=1, routed)           0.580     9.285    MEM_WB/ra_reg[0]_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.409 r  MEM_WB/Y0_i_32/O
                         net (fo=16, routed)          0.789    10.198    MEM_WB/Y0_6
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    10.322 f  MEM_WB/Y0_i_10/O
                         net (fo=14, routed)          0.833    11.155    MEM_WB/Y0_4
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124    11.279 r  MEM_WB/mem_addra[9]_i_6/O
                         net (fo=1, routed)           0.295    11.574    ID_EX/alu_result_out_reg[6]_2
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  ID_EX/mem_addra[9]_i_2/O
                         net (fo=2, routed)           0.415    12.113    MEM_WB/RD2_reg[2]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.124    12.237 r  MEM_WB/mem_data[15]_i_4/O
                         net (fo=3, routed)           0.275    12.512    ID_EX/alu_result_out_reg[13]_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.636 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.449    13.085    ID_EX/mem_data_reg[15]
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.209 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.662    13.870    EX_MEM/inst_out_reg[11]_0
    SLICE_X13Y7          FDRE                                         r  EX_MEM/mem_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.449    14.947    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  EX_MEM/mem_data_reg[4]/C
                         clock pessimism              0.460    15.406    
                         clock uncertainty           -0.035    15.371    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429    14.942    EX_MEM/mem_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 1.926ns (22.850%)  route 6.503ns (77.150%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.564     5.441    ID_EX/CLK
    SLICE_X11Y14         FDRE                                         r  ID_EX/inst_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.897 r  ID_EX/inst_out_reg[14]/Q
                         net (fo=49, routed)          0.874     6.771    ID_EX/inst_out_reg[15]_0[14]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.152     6.923 r  ID_EX/prog_ctr[15]_i_25/O
                         net (fo=4, routed)           0.666     7.589    ID_EX/prog_ctr[15]_i_25_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.915 r  ID_EX/prog_ctr[15]_i_11/O
                         net (fo=10, routed)          0.666     8.581    ID_EX/wb_out_reg_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.705 f  ID_EX/Y0_i_35/O
                         net (fo=1, routed)           0.580     9.285    MEM_WB/ra_reg[0]_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.409 r  MEM_WB/Y0_i_32/O
                         net (fo=16, routed)          0.789    10.198    MEM_WB/Y0_6
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    10.322 f  MEM_WB/Y0_i_10/O
                         net (fo=14, routed)          0.833    11.155    MEM_WB/Y0_4
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124    11.279 r  MEM_WB/mem_addra[9]_i_6/O
                         net (fo=1, routed)           0.295    11.574    ID_EX/alu_result_out_reg[6]_2
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  ID_EX/mem_addra[9]_i_2/O
                         net (fo=2, routed)           0.415    12.113    MEM_WB/RD2_reg[2]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.124    12.237 r  MEM_WB/mem_data[15]_i_4/O
                         net (fo=3, routed)           0.275    12.512    ID_EX/alu_result_out_reg[13]_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.636 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.449    13.085    ID_EX/mem_data_reg[15]
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.209 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.662    13.870    EX_MEM/inst_out_reg[11]_0
    SLICE_X13Y7          FDRE                                         r  EX_MEM/mem_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.449    14.947    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  EX_MEM/mem_data_reg[6]/C
                         clock pessimism              0.460    15.406    
                         clock uncertainty           -0.035    15.371    
    SLICE_X13Y7          FDRE (Setup_fdre_C_R)       -0.429    14.942    EX_MEM/mem_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 ID_EX/inst_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM/mem_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 1.926ns (23.023%)  route 6.440ns (76.977%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.564     5.441    ID_EX/CLK
    SLICE_X11Y14         FDRE                                         r  ID_EX/inst_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.897 r  ID_EX/inst_out_reg[14]/Q
                         net (fo=49, routed)          0.874     6.771    ID_EX/inst_out_reg[15]_0[14]
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.152     6.923 r  ID_EX/prog_ctr[15]_i_25/O
                         net (fo=4, routed)           0.666     7.589    ID_EX/prog_ctr[15]_i_25_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.326     7.915 r  ID_EX/prog_ctr[15]_i_11/O
                         net (fo=10, routed)          0.666     8.581    ID_EX/wb_out_reg_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.705 f  ID_EX/Y0_i_35/O
                         net (fo=1, routed)           0.580     9.285    MEM_WB/ra_reg[0]_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.409 r  MEM_WB/Y0_i_32/O
                         net (fo=16, routed)          0.789    10.198    MEM_WB/Y0_6
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    10.322 f  MEM_WB/Y0_i_10/O
                         net (fo=14, routed)          0.833    11.155    MEM_WB/Y0_4
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124    11.279 r  MEM_WB/mem_addra[9]_i_6/O
                         net (fo=1, routed)           0.295    11.574    ID_EX/alu_result_out_reg[6]_2
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  ID_EX/mem_addra[9]_i_2/O
                         net (fo=2, routed)           0.415    12.113    MEM_WB/RD2_reg[2]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.124    12.237 r  MEM_WB/mem_data[15]_i_4/O
                         net (fo=3, routed)           0.275    12.512    ID_EX/alu_result_out_reg[13]_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.124    12.636 r  ID_EX/mem_data[15]_i_2/O
                         net (fo=17, routed)          0.449    13.085    ID_EX/mem_data_reg[15]
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.209 r  ID_EX/mem_data[15]_i_1/O
                         net (fo=16, routed)          0.598    13.807    EX_MEM/inst_out_reg[11]_0
    SLICE_X13Y9          FDRE                                         r  EX_MEM/mem_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    13.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.497 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         1.448    14.946    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  EX_MEM/mem_data_reg[11]/C
                         clock pessimism              0.460    15.405    
                         clock uncertainty           -0.035    15.370    
    SLICE_X13Y9          FDRE (Setup_fdre_C_R)       -0.429    14.941    EX_MEM/mem_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                  1.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.566     1.827    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.968 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=385, routed)         0.254     2.222    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/A0
    SLICE_X12Y6          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.836     2.431    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/WCLK
    SLICE_X12Y6          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/DP.HIGH/CLK
                         clock pessimism             -0.591     1.840    
    SLICE_X12Y6          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.150    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.566     1.827    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.968 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=385, routed)         0.254     2.222    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/A0
    SLICE_X12Y6          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.836     2.431    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/WCLK
    SLICE_X12Y6          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/DP.LOW/CLK
                         clock pessimism             -0.591     1.840    
    SLICE_X12Y6          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.150    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.566     1.827    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.968 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=385, routed)         0.254     2.222    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/A0
    SLICE_X12Y6          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.836     2.431    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/WCLK
    SLICE_X12Y6          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/SP.HIGH/CLK
                         clock pessimism             -0.591     1.840    
    SLICE_X12Y6          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.150    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.566     1.827    EX_MEM/clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  EX_MEM/mem_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.968 r  EX_MEM/mem_addra_reg[0]/Q
                         net (fo=385, routed)         0.254     2.222    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/A0
    SLICE_X12Y6          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.836     2.431    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/WCLK
    SLICE_X12Y6          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/SP.LOW/CLK
                         clock pessimism             -0.591     1.840    
    SLICE_X12Y6          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.150    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 IF_ID/misc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_EX/misc_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.288%)  route 0.235ns (64.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.558     1.819    IF_ID/CLK
    SLICE_X35Y15         FDRE                                         r  IF_ID/misc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.128     1.947 r  IF_ID/misc_reg[3]/Q
                         net (fo=1, routed)           0.235     2.182    ID_EX/misc_reg[5][3]
    SLICE_X36Y12         FDRE                                         r  ID_EX/misc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.828     2.423    ID_EX/CLK
    SLICE_X36Y12         FDRE                                         r  ID_EX/misc_out_reg[3]/C
                         clock pessimism             -0.339     2.084    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.018     2.102    ID_EX/misc_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.460%)  route 0.169ns (54.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  EX_MEM/mem_addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[4]/Q
                         net (fo=385, routed)         0.169     2.137    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/A4
    SLICE_X12Y8          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/WCLK
    SLICE_X12Y8          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.HIGH/CLK
                         clock pessimism             -0.588     1.842    
    SLICE_X12Y8          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.042    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.460%)  route 0.169ns (54.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  EX_MEM/mem_addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[4]/Q
                         net (fo=385, routed)         0.169     2.137    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/A4
    SLICE_X12Y8          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/WCLK
    SLICE_X12Y8          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.LOW/CLK
                         clock pessimism             -0.588     1.842    
    SLICE_X12Y8          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.042    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.460%)  route 0.169ns (54.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  EX_MEM/mem_addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[4]/Q
                         net (fo=385, routed)         0.169     2.137    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/A4
    SLICE_X12Y8          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/WCLK
    SLICE_X12Y8          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.HIGH/CLK
                         clock pessimism             -0.588     1.842    
    SLICE_X12Y8          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.042    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.460%)  route 0.169ns (54.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  EX_MEM/mem_addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[4]/Q
                         net (fo=385, routed)         0.169     2.137    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/A4
    SLICE_X12Y8          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/WCLK
    SLICE_X12Y8          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.LOW/CLK
                         clock pessimism             -0.588     1.842    
    SLICE_X12Y8          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.042    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_2_2/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.366%)  route 0.170ns (54.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  EX_MEM/mem_addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_addra_reg[4]/Q
                         net (fo=385, routed)         0.170     2.137    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_2_2/A4
    SLICE_X12Y7          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_2_2/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=787, routed)         0.835     2.430    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_2_2/WCLK
    SLICE_X12Y7          RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_2_2/DP.HIGH/CLK
                         clock pessimism             -0.588     1.842    
    SLICE_X12Y7          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.042    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y13   led_display_memory/led_data_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y13   led_display_memory/led_data_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y12   led_display_memory/led_data_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y14   led_display_memory/led_data_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y13   led_display_memory/led_data_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y13   led_display_memory/led_data_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y12   led_display_memory/led_data_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y12   led_display_memory/led_data_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y14   led_display_memory/led_data_reg[2]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y13    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y13    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y13    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y13    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y18   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_8_8/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y18   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_8_8/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y18   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_8_8/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y18   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_8_8/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y12    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_15_15/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y12    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_15_15/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y7    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_5_5/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y7    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_5_5/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y7    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_5_5/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y7    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_5_5/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y4    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y4    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y4    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y4    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y8    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_13_13/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y8    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_13_13/DP.LOW/CLK



