<profile>

<section name = "Vivado HLS Report for 'dct'" level="0">
<item name = "Date">Wed May 26 18:04:08 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution5</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">8.00</item>
<item name = "Clock uncertainty (ns)">1.00</item>
<item name = "Estimated clock period (ns)">9.73</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">528, 528, 393, 393, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="dct_2d_U0">dct_2d, 392, 392, 392, 392, none</column>
<column name="write_data_U0">write_data, 67, 67, 67, 67, none</column>
<column name="read_data_U0">read_data, 67, 67, 67, 67, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 38</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 8, 1179, 1560</column>
<column name="Memory">2, -, 512, 32</column>
<column name="Multiplexer">-, -, -, 72</column>
<column name="Register">-, -, 8, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 3, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dct_2d_U0">dct_2d, 2, 8, 1094, 1207</column>
<column name="read_data_U0">read_data, 0, 0, 44, 169</column>
<column name="write_data_U0">write_data, 0, 0, 41, 184</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_2d_in_0_U">dct_buf_2d_in_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_1_U">dct_buf_2d_in_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_2_U">dct_buf_2d_in_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_3_U">dct_buf_2d_in_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_4_U">dct_buf_2d_in_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_5_U">dct_buf_2d_in_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_6_U">dct_buf_2d_in_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_7_U">dct_buf_2d_in_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_out_U">dct_buf_2d_out, 2, 0, 0, 64, 16, 2, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_buf_2d_in_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="dct_2d_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="read_data_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_7">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_buf_2d_in_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_7">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_buf_2d_in_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_7">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d0">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d1">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we1">out, 1, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q0">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_address1">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce1">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d1">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q1">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we1">out, 1, ap_memory, output_r, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.25</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'buf_2d_out', dct.c:82">alloca, 3.25, 3.25, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
