<stg><name>LSTM_Top_Pipeline_VITIS_LOOP_27_2</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_r, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln27 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc18.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc18.i:0 %i_10 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc18.i:1 %icmp_ln27 = icmp_eq  i4 %i_10, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc18.i:2 %add_ln27 = add i4 %i_10, i4 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc18.i:3 %br_ln27 = br i1 %icmp_ln27, void %for.inc18.i.split, void %_Z10mnist_lstmIfLi1ELi1ELi1EEvPN3hls4axisI7ap_uintILi32EELm1ELm1ELm1ELh56ELb0EEES5_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="4">
<![CDATA[
for.inc18.i.split:0 %zext_ln27 = zext i4 %i_10

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc18.i.split:4 %res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc18.i.split:5 %e_last = icmp_eq  i4 %i_10, i4 9

]]></Node>
<StgValue><ssdm name="e_last"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.inc18.i.split:6 %converter = load i4 %res_addr

]]></Node>
<StgValue><ssdm name="converter"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.i.split:11 %store_ln27 = store i4 %add_ln27, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
_Z10mnist_lstmIfLi1ELi1ELi1EEvPN3hls4axisI7ap_uintILi32EELm1ELm1ELm1ELh56ELb0EEES5_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc18.i.split:1 %specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc18.i.split:2 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc18.i.split:3 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.inc18.i.split:6 %converter = load i4 %res_addr

]]></Node>
<StgValue><ssdm name="converter"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
for.inc18.i.split:7 %e_data = bitcast i32 %converter

]]></Node>
<StgValue><ssdm name="e_data"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="24" op_3_bw="32">
<![CDATA[
for.inc18.i.split:8 %or_ln = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i24.i32, i1 %e_last, i24 3855, i32 %e_data

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="96" op_0_bw="57">
<![CDATA[
for.inc18.i.split:9 %zext_ln30 = zext i57 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
for.inc18.i.split:10 %write_ln30 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %out_r, i96 %zext_ln30

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc18.i.split:12 %br_ln27 = br void %for.inc18.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="res" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="i" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="43" from="out_r" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="45" from="empty_1" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="50" from="empty_12" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="55" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln27" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="i" to="store_ln27" fromId="5" toId="7">
</dataflow>
<dataflow id="70" from="i" to="i_10" fromId="5" toId="9">
</dataflow>
<dataflow id="71" from="i_10" to="icmp_ln27" fromId="9" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln27" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="i_10" to="add_ln27" fromId="9" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_75" to="add_ln27" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="icmp_ln27" to="br_ln27" fromId="10" toId="12">
</dataflow>
<dataflow id="78" from="i_10" to="zext_ln27" fromId="9" toId="13">
</dataflow>
<dataflow id="79" from="res" to="res_addr" fromId="37" toId="14">
</dataflow>
<dataflow id="81" from="StgValue_80" to="res_addr" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="zext_ln27" to="res_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="83" from="i_10" to="e_last" fromId="9" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_84" to="e_last" fromId="84" toId="15">
</dataflow>
<dataflow id="86" from="res_addr" to="converter" fromId="14" toId="16">
</dataflow>
<dataflow id="87" from="add_ln27" to="store_ln27" fromId="11" toId="17">
</dataflow>
<dataflow id="88" from="i" to="store_ln27" fromId="5" toId="17">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecPipeline" to="specpipeline_ln29" fromId="89" toId="18">
</dataflow>
<dataflow id="91" from="StgValue_39" to="specpipeline_ln29" fromId="39" toId="18">
</dataflow>
<dataflow id="92" from="StgValue_46" to="specpipeline_ln29" fromId="46" toId="18">
</dataflow>
<dataflow id="93" from="StgValue_46" to="specpipeline_ln29" fromId="46" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_46" to="specpipeline_ln29" fromId="46" toId="18">
</dataflow>
<dataflow id="95" from="empty_0" to="specpipeline_ln29" fromId="53" toId="18">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="96" toId="19">
</dataflow>
<dataflow id="99" from="StgValue_98" to="speclooptripcount_ln27" fromId="98" toId="19">
</dataflow>
<dataflow id="100" from="StgValue_98" to="speclooptripcount_ln27" fromId="98" toId="19">
</dataflow>
<dataflow id="101" from="StgValue_98" to="speclooptripcount_ln27" fromId="98" toId="19">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="102" toId="20">
</dataflow>
<dataflow id="105" from="empty_7" to="specloopname_ln27" fromId="104" toId="20">
</dataflow>
<dataflow id="106" from="res_addr" to="converter" fromId="14" toId="21">
</dataflow>
<dataflow id="107" from="converter" to="e_data" fromId="21" toId="22">
</dataflow>
<dataflow id="109" from="_ssdm_op_BitConcatenate.i57.i1.i24.i32" to="or_ln" fromId="108" toId="23">
</dataflow>
<dataflow id="110" from="e_last" to="or_ln" fromId="15" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_111" to="or_ln" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="e_data" to="or_ln" fromId="22" toId="23">
</dataflow>
<dataflow id="114" from="or_ln" to="zext_ln30" fromId="23" toId="24">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.axis.volatile.i96P128A" to="write_ln30" fromId="115" toId="25">
</dataflow>
<dataflow id="117" from="out_r" to="write_ln30" fromId="38" toId="25">
</dataflow>
<dataflow id="118" from="zext_ln30" to="write_ln30" fromId="24" toId="25">
</dataflow>
<dataflow id="119" from="icmp_ln27" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
