{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655219356359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655219356359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 17:08:59 2022 " "Processing started: Tue Jun 14 17:08:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655219356359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655219356359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off histogram_vhdl -c histogram_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655219356359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655219357145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655219357145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_32bits-behavior " "Found design unit 1: counter_32bits-behavior" {  } { { "counter_32bits.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counter_32bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219368324 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_32bits " "Found entity 1: counter_32bits" {  } { { "counter_32bits.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counter_32bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219368324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655219368324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histogram_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_vhdl-behavior " "Found design unit 1: histogram_vhdl-behavior" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219368326 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_vhdl " "Found entity 1: histogram_vhdl" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219368326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655219368326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_mux-SYN " "Found design unit 1: out_mux-SYN" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219368352 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219368352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655219368352 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk histogram_vhdl.vhd(310) " "VHDL error at histogram_vhdl.vhd(310): object \"clk\" is used but not declared" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 310 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1655219368354 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal histogram_vhdl.vhd(310) " "VHDL Subprogram Call error at histogram_vhdl.vhd(310): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 310 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655219368356 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk histogram_vhdl.vhd(308) " "VHDL error at histogram_vhdl.vhd(308): object \"clk\" is used but not declared" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 308 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1655219368356 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655219368483 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 14 17:09:28 2022 " "Processing ended: Tue Jun 14 17:09:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655219368483 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655219368483 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655219368483 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655219368483 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655219369106 ""}
