
Safety_Module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d08  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08008e18  08008e18  00009e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ef0  08008ef0  0000a064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008ef0  08008ef0  0000a064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008ef0  08008ef0  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ef0  08008ef0  00009ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ef4  08008ef4  00009ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08008ef8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020c4  20000064  08008f5c  0000a064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002128  08008f5c  0000a128  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018df1  00000000  00000000  0000a08d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c1f  00000000  00000000  00022e7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001658  00000000  00000000  00026aa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000116a  00000000  00000000  000280f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000034ca  00000000  00000000  00029262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019055  00000000  00000000  0002c72c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009aabd  00000000  00000000  00045781  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e023e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006280  00000000  00000000  000e0284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000e6504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000064 	.word	0x20000064
 800012c:	00000000 	.word	0x00000000
 8000130:	08008e00 	.word	0x08008e00

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000068 	.word	0x20000068
 800014c:	08008e00 	.word	0x08008e00

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	@ 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003be:	2afd      	cmp	r2, #253	@ 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	@ 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	@ 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	@ 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__gesf2>:
 800060c:	f04f 3cff 	mov.w	ip, #4294967295
 8000610:	e006      	b.n	8000620 <__cmpsf2+0x4>
 8000612:	bf00      	nop

08000614 <__lesf2>:
 8000614:	f04f 0c01 	mov.w	ip, #1
 8000618:	e002      	b.n	8000620 <__cmpsf2+0x4>
 800061a:	bf00      	nop

0800061c <__cmpsf2>:
 800061c:	f04f 0c01 	mov.w	ip, #1
 8000620:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000624:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000628:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800062c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000630:	bf18      	it	ne
 8000632:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000636:	d011      	beq.n	800065c <__cmpsf2+0x40>
 8000638:	b001      	add	sp, #4
 800063a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063e:	bf18      	it	ne
 8000640:	ea90 0f01 	teqne	r0, r1
 8000644:	bf58      	it	pl
 8000646:	ebb2 0003 	subspl.w	r0, r2, r3
 800064a:	bf88      	it	hi
 800064c:	17c8      	asrhi	r0, r1, #31
 800064e:	bf38      	it	cc
 8000650:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000654:	bf18      	it	ne
 8000656:	f040 0001 	orrne.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000660:	d102      	bne.n	8000668 <__cmpsf2+0x4c>
 8000662:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000666:	d105      	bne.n	8000674 <__cmpsf2+0x58>
 8000668:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800066c:	d1e4      	bne.n	8000638 <__cmpsf2+0x1c>
 800066e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000672:	d0e1      	beq.n	8000638 <__cmpsf2+0x1c>
 8000674:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <__aeabi_cfrcmple>:
 800067c:	4684      	mov	ip, r0
 800067e:	4608      	mov	r0, r1
 8000680:	4661      	mov	r1, ip
 8000682:	e7ff      	b.n	8000684 <__aeabi_cfcmpeq>

08000684 <__aeabi_cfcmpeq>:
 8000684:	b50f      	push	{r0, r1, r2, r3, lr}
 8000686:	f7ff ffc9 	bl	800061c <__cmpsf2>
 800068a:	2800      	cmp	r0, #0
 800068c:	bf48      	it	mi
 800068e:	f110 0f00 	cmnmi.w	r0, #0
 8000692:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000694 <__aeabi_fcmpeq>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff fff4 	bl	8000684 <__aeabi_cfcmpeq>
 800069c:	bf0c      	ite	eq
 800069e:	2001      	moveq	r0, #1
 80006a0:	2000      	movne	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_fcmplt>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff ffea 	bl	8000684 <__aeabi_cfcmpeq>
 80006b0:	bf34      	ite	cc
 80006b2:	2001      	movcc	r0, #1
 80006b4:	2000      	movcs	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_fcmple>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffe0 	bl	8000684 <__aeabi_cfcmpeq>
 80006c4:	bf94      	ite	ls
 80006c6:	2001      	movls	r0, #1
 80006c8:	2000      	movhi	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_fcmpge>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffd2 	bl	800067c <__aeabi_cfrcmple>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_fcmpgt>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffc8 	bl	800067c <__aeabi_cfrcmple>
 80006ec:	bf34      	ite	cc
 80006ee:	2001      	movcc	r0, #1
 80006f0:	2000      	movcs	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_fcmpun>:
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000700:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000704:	d102      	bne.n	800070c <__aeabi_fcmpun+0x14>
 8000706:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800070a:	d108      	bne.n	800071e <__aeabi_fcmpun+0x26>
 800070c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000710:	d102      	bne.n	8000718 <__aeabi_fcmpun+0x20>
 8000712:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000716:	d102      	bne.n	800071e <__aeabi_fcmpun+0x26>
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	4770      	bx	lr
 800071e:	f04f 0001 	mov.w	r0, #1
 8000722:	4770      	bx	lr

08000724 <__aeabi_f2uiz>:
 8000724:	0042      	lsls	r2, r0, #1
 8000726:	d20e      	bcs.n	8000746 <__aeabi_f2uiz+0x22>
 8000728:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800072c:	d30b      	bcc.n	8000746 <__aeabi_f2uiz+0x22>
 800072e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000732:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000736:	d409      	bmi.n	800074c <__aeabi_f2uiz+0x28>
 8000738:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800073c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	4770      	bx	lr
 8000746:	f04f 0000 	mov.w	r0, #0
 800074a:	4770      	bx	lr
 800074c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000750:	d101      	bne.n	8000756 <__aeabi_f2uiz+0x32>
 8000752:	0242      	lsls	r2, r0, #9
 8000754:	d102      	bne.n	800075c <__aeabi_f2uiz+0x38>
 8000756:	f04f 30ff 	mov.w	r0, #4294967295
 800075a:	4770      	bx	lr
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop

08000764 <Safety_Monitor_Init>:
Digital_Sensor_t g_digital_sensors[DIGITAL_SENSOR_COUNT];

volatile uint16_t adc_buffer[4];

// Khởi tạo các giá trị mặc định cho các cảm biến
HAL_StatusTypeDef Safety_Monitor_Init(void){
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
    // Hiệu chuẩn ADC trước khi bắt đầu DMA để đảm bảo độ chính xác
    if (HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK) {
 800076a:	484f      	ldr	r0, [pc, #316]	@ (80008a8 <Safety_Monitor_Init+0x144>)
 800076c:	f002 f966 	bl	8002a3c <HAL_ADCEx_Calibration_Start>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <Safety_Monitor_Init+0x16>
        return HAL_ERROR;
 8000776:	2301      	movs	r3, #1
 8000778:	e091      	b.n	800089e <Safety_Monitor_Init+0x13a>
    }
    // Bắt đầu chuyển đổi ADC ở chế độ quét 4 kênh với DMA vòng
    if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 4) != HAL_OK) {
 800077a:	2204      	movs	r2, #4
 800077c:	494b      	ldr	r1, [pc, #300]	@ (80008ac <Safety_Monitor_Init+0x148>)
 800077e:	484a      	ldr	r0, [pc, #296]	@ (80008a8 <Safety_Monitor_Init+0x144>)
 8000780:	f001 fe68 	bl	8002454 <HAL_ADC_Start_DMA>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <Safety_Monitor_Init+0x2a>
        return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
 800078c:	e087      	b.n	800089e <Safety_Monitor_Init+0x13a>
    }
    // Khởi tạo trạng thái hoạt động cho cảm biến analog
    g_analog_sensors[0].sensor_active = DEFAULT_ANALOG_1_ENABLE;
 800078e:	4b48      	ldr	r3, [pc, #288]	@ (80008b0 <Safety_Monitor_Init+0x14c>)
 8000790:	2200      	movs	r2, #0
 8000792:	705a      	strb	r2, [r3, #1]
    g_analog_sensors[1].sensor_active = DEFAULT_ANALOG_2_ENABLE;
 8000794:	4b46      	ldr	r3, [pc, #280]	@ (80008b0 <Safety_Monitor_Init+0x14c>)
 8000796:	2200      	movs	r2, #0
 8000798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    g_analog_sensors[2].sensor_active = DEFAULT_ANALOG_3_ENABLE;
 800079c:	4b44      	ldr	r3, [pc, #272]	@ (80008b0 <Safety_Monitor_Init+0x14c>)
 800079e:	2200      	movs	r2, #0
 80007a0:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
    g_analog_sensors[3].sensor_active = DEFAULT_ANALOG_4_ENABLE;
 80007a4:	4b42      	ldr	r3, [pc, #264]	@ (80008b0 <Safety_Monitor_Init+0x14c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5

    // Khởi tạo các thông số cân chỉnh cho cảm biến analog
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 80007ac:	2300      	movs	r3, #0
 80007ae:	71fb      	strb	r3, [r7, #7]
 80007b0:	e020      	b.n	80007f4 <Safety_Monitor_Init+0x90>
        g_analog_sensors[i].calibration_gain = DEFAULT_ANALOG_COEFFICIENT;
 80007b2:	79fa      	ldrb	r2, [r7, #7]
 80007b4:	493e      	ldr	r1, [pc, #248]	@ (80008b0 <Safety_Monitor_Init+0x14c>)
 80007b6:	4613      	mov	r3, r2
 80007b8:	011b      	lsls	r3, r3, #4
 80007ba:	1a9b      	subs	r3, r3, r2
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	440b      	add	r3, r1
 80007c0:	3328      	adds	r3, #40	@ 0x28
 80007c2:	4a3c      	ldr	r2, [pc, #240]	@ (80008b4 <Safety_Monitor_Init+0x150>)
 80007c4:	601a      	str	r2, [r3, #0]
        g_analog_sensors[i].calibration_offset = DEFAULT_ANALOG_CALIBRATION;
 80007c6:	79fa      	ldrb	r2, [r7, #7]
 80007c8:	4939      	ldr	r1, [pc, #228]	@ (80008b0 <Safety_Monitor_Init+0x14c>)
 80007ca:	4613      	mov	r3, r2
 80007cc:	011b      	lsls	r3, r3, #4
 80007ce:	1a9b      	subs	r3, r3, r2
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	440b      	add	r3, r1
 80007d4:	3324      	adds	r3, #36	@ 0x24
 80007d6:	4a38      	ldr	r2, [pc, #224]	@ (80008b8 <Safety_Monitor_Init+0x154>)
 80007d8:	601a      	str	r2, [r3, #0]
        g_analog_sensors[i].error_count = 0;
 80007da:	79fa      	ldrb	r2, [r7, #7]
 80007dc:	4934      	ldr	r1, [pc, #208]	@ (80008b0 <Safety_Monitor_Init+0x14c>)
 80007de:	4613      	mov	r3, r2
 80007e0:	011b      	lsls	r3, r3, #4
 80007e2:	1a9b      	subs	r3, r3, r2
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	440b      	add	r3, r1
 80007e8:	3338      	adds	r3, #56	@ 0x38
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	3301      	adds	r3, #1
 80007f2:	71fb      	strb	r3, [r7, #7]
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	2b03      	cmp	r3, #3
 80007f8:	d9db      	bls.n	80007b2 <Safety_Monitor_Init+0x4e>
    }

    // Khởi tạo giá trị mặc định cho cảm biến digital  
    g_digital_sensors[0].sensor_value = DEFAULT_DI1_STATUS;
 80007fa:	4b30      	ldr	r3, [pc, #192]	@ (80008bc <Safety_Monitor_Init+0x158>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	709a      	strb	r2, [r3, #2]
    g_digital_sensors[1].sensor_value = DEFAULT_DI2_STATUS;
 8000800:	4b2e      	ldr	r3, [pc, #184]	@ (80008bc <Safety_Monitor_Init+0x158>)
 8000802:	2200      	movs	r2, #0
 8000804:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    g_digital_sensors[2].sensor_value = DEFAULT_DI3_STATUS;
 8000808:	4b2c      	ldr	r3, [pc, #176]	@ (80008bc <Safety_Monitor_Init+0x158>)
 800080a:	2200      	movs	r2, #0
 800080c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    g_digital_sensors[3].sensor_value = DEFAULT_DI4_STATUS;
 8000810:	4b2a      	ldr	r3, [pc, #168]	@ (80008bc <Safety_Monitor_Init+0x158>)
 8000812:	2200      	movs	r2, #0
 8000814:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62

    // Khởi tạo trạng thái hoạt động cho cảm biến digital
    g_digital_sensors[0].sensor_active = DEFAULT_DI1_ENABLE;
 8000818:	4b28      	ldr	r3, [pc, #160]	@ (80008bc <Safety_Monitor_Init+0x158>)
 800081a:	2200      	movs	r2, #0
 800081c:	705a      	strb	r2, [r3, #1]
    g_digital_sensors[1].sensor_active = DEFAULT_DI2_ENABLE;
 800081e:	4b27      	ldr	r3, [pc, #156]	@ (80008bc <Safety_Monitor_Init+0x158>)
 8000820:	2200      	movs	r2, #0
 8000822:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    g_digital_sensors[2].sensor_active = DEFAULT_DI3_ENABLE;
 8000826:	4b25      	ldr	r3, [pc, #148]	@ (80008bc <Safety_Monitor_Init+0x158>)
 8000828:	2200      	movs	r2, #0
 800082a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    g_digital_sensors[3].sensor_active = DEFAULT_DI4_ENABLE;
 800082e:	4b23      	ldr	r3, [pc, #140]	@ (80008bc <Safety_Monitor_Init+0x158>)
 8000830:	2200      	movs	r2, #0
 8000832:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

    // Khởi tạo các thông số bổ sung cho cảm biến digital
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000836:	2300      	movs	r3, #0
 8000838:	71bb      	strb	r3, [r7, #6]
 800083a:	e02c      	b.n	8000896 <Safety_Monitor_Init+0x132>
        g_digital_sensors[i].error_count = 0;
 800083c:	79bb      	ldrb	r3, [r7, #6]
 800083e:	4a1f      	ldr	r2, [pc, #124]	@ (80008bc <Safety_Monitor_Init+0x158>)
 8000840:	015b      	lsls	r3, r3, #5
 8000842:	4413      	add	r3, r2
 8000844:	3318      	adds	r3, #24
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
        g_digital_sensors[i].state_change_count = 0;
 800084a:	79bb      	ldrb	r3, [r7, #6]
 800084c:	4a1b      	ldr	r2, [pc, #108]	@ (80008bc <Safety_Monitor_Init+0x158>)
 800084e:	015b      	lsls	r3, r3, #5
 8000850:	4413      	add	r3, r2
 8000852:	3314      	adds	r3, #20
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
        g_digital_sensors[i].last_edge_time = 0;
 8000858:	79bb      	ldrb	r3, [r7, #6]
 800085a:	4a18      	ldr	r2, [pc, #96]	@ (80008bc <Safety_Monitor_Init+0x158>)
 800085c:	015b      	lsls	r3, r3, #5
 800085e:	4413      	add	r3, r2
 8000860:	330c      	adds	r3, #12
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
        g_digital_sensors[i].previous_state = 0;
 8000866:	79bb      	ldrb	r3, [r7, #6]
 8000868:	4a14      	ldr	r2, [pc, #80]	@ (80008bc <Safety_Monitor_Init+0x158>)
 800086a:	015b      	lsls	r3, r3, #5
 800086c:	4413      	add	r3, r2
 800086e:	3303      	adds	r3, #3
 8000870:	2200      	movs	r2, #0
 8000872:	701a      	strb	r2, [r3, #0]
        g_digital_sensors[i].debounced_state = 0;
 8000874:	79bb      	ldrb	r3, [r7, #6]
 8000876:	4a11      	ldr	r2, [pc, #68]	@ (80008bc <Safety_Monitor_Init+0x158>)
 8000878:	015b      	lsls	r3, r3, #5
 800087a:	4413      	add	r3, r2
 800087c:	3304      	adds	r3, #4
 800087e:	2200      	movs	r2, #0
 8000880:	701a      	strb	r2, [r3, #0]
        g_digital_sensors[i].debounce_time_ms = DEFAULT_SAFETY_RESPONSE_TIME;
 8000882:	79bb      	ldrb	r3, [r7, #6]
 8000884:	4a0d      	ldr	r2, [pc, #52]	@ (80008bc <Safety_Monitor_Init+0x158>)
 8000886:	015b      	lsls	r3, r3, #5
 8000888:	4413      	add	r3, r2
 800088a:	3308      	adds	r3, #8
 800088c:	2232      	movs	r2, #50	@ 0x32
 800088e:	801a      	strh	r2, [r3, #0]
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000890:	79bb      	ldrb	r3, [r7, #6]
 8000892:	3301      	adds	r3, #1
 8000894:	71bb      	strb	r3, [r7, #6]
 8000896:	79bb      	ldrb	r3, [r7, #6]
 8000898:	2b03      	cmp	r3, #3
 800089a:	d9cf      	bls.n	800083c <Safety_Monitor_Init+0xd8>
    }
    
    return HAL_OK;
 800089c:	2300      	movs	r3, #0
}
 800089e:	4618      	mov	r0, r3
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000590 	.word	0x20000590
 80008ac:	2000020c 	.word	0x2000020c
 80008b0:	2000009c 	.word	0x2000009c
 80008b4:	452e2000 	.word	0x452e2000
 80008b8:	42e60000 	.word	0x42e60000
 80008bc:	2000018c 	.word	0x2000018c

080008c0 <Safety_Monitor_Process>:

// Xử lý dữ liệu từ các cảm biến
Safety_Monitor_Status_t Safety_Monitor_Process(void){
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 80008c6:	f001 fce3 	bl	8002290 <HAL_GetTick>
 80008ca:	6038      	str	r0, [r7, #0]
    Safety_Monitor_Status_t system_status = SAFETY_MONITOR_OK;
 80008cc:	2300      	movs	r3, #0
 80008ce:	71fb      	strb	r3, [r7, #7]

    // Xử lý tất cả các cảm biến
    Safety_Process_Analog_Sensors();
 80008d0:	f000 fa96 	bl	8000e00 <Safety_Process_Analog_Sensors>
    Safety_Process_Digital_Sensors();
 80008d4:	f000 fb60 	bl	8000f98 <Safety_Process_Digital_Sensors>

    // Kiểm tra trạng thái của các cảm biến analog
    for (uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++)
 80008d8:	2300      	movs	r3, #0
 80008da:	71bb      	strb	r3, [r7, #6]
 80008dc:	e04b      	b.n	8000976 <Safety_Monitor_Process+0xb6>
    {
        if (g_analog_sensors[i].sensor_active)
 80008de:	79ba      	ldrb	r2, [r7, #6]
 80008e0:	4977      	ldr	r1, [pc, #476]	@ (8000ac0 <Safety_Monitor_Process+0x200>)
 80008e2:	4613      	mov	r3, r2
 80008e4:	011b      	lsls	r3, r3, #4
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	440b      	add	r3, r1
 80008ec:	3301      	adds	r3, #1
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d03d      	beq.n	8000970 <Safety_Monitor_Process+0xb0>
        {
            // Kiểm tra theo thứ tự ưu tiên từ cao đến thấp
            if (g_holdingRegisters[REG_RESET_FLAG] == 0)
 80008f4:	4b73      	ldr	r3, [pc, #460]	@ (8000ac4 <Safety_Monitor_Process+0x204>)
 80008f6:	891b      	ldrh	r3, [r3, #8]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d139      	bne.n	8000970 <Safety_Monitor_Process+0xb0>
            {
                if (g_analog_sensors[i].sensor_status == SENSOR_STATUS_CRITICAL)
 80008fc:	79ba      	ldrb	r2, [r7, #6]
 80008fe:	4970      	ldr	r1, [pc, #448]	@ (8000ac0 <Safety_Monitor_Process+0x200>)
 8000900:	4613      	mov	r3, r2
 8000902:	011b      	lsls	r3, r3, #4
 8000904:	1a9b      	subs	r3, r3, r2
 8000906:	009b      	lsls	r3, r3, #2
 8000908:	440b      	add	r3, r1
 800090a:	332c      	adds	r3, #44	@ 0x2c
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b02      	cmp	r3, #2
 8000910:	d105      	bne.n	800091e <Safety_Monitor_Process+0x5e>
                {
                    system_status = SAFETY_MONITOR_CRITICAL;
 8000912:	2302      	movs	r3, #2
 8000914:	71fb      	strb	r3, [r7, #7]
                    g_safety_system.system_status = SAFETY_MONITOR_CRITICAL;
 8000916:	4b6c      	ldr	r3, [pc, #432]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000918:	2202      	movs	r2, #2
 800091a:	701a      	strb	r2, [r3, #0]
                    break; // Thoát ngay khi phát hiện lỗi nghiêm trọng
 800091c:	e02e      	b.n	800097c <Safety_Monitor_Process+0xbc>
                }
                else if (g_analog_sensors[i].sensor_status == SENSOR_STATUS_WARNING &&
 800091e:	79ba      	ldrb	r2, [r7, #6]
 8000920:	4967      	ldr	r1, [pc, #412]	@ (8000ac0 <Safety_Monitor_Process+0x200>)
 8000922:	4613      	mov	r3, r2
 8000924:	011b      	lsls	r3, r3, #4
 8000926:	1a9b      	subs	r3, r3, r2
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	440b      	add	r3, r1
 800092c:	332c      	adds	r3, #44	@ 0x2c
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d109      	bne.n	8000948 <Safety_Monitor_Process+0x88>
                         g_safety_system.system_status != SAFETY_MONITOR_CRITICAL)
 8000934:	4b64      	ldr	r3, [pc, #400]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000936:	781b      	ldrb	r3, [r3, #0]
                else if (g_analog_sensors[i].sensor_status == SENSOR_STATUS_WARNING &&
 8000938:	2b02      	cmp	r3, #2
 800093a:	d005      	beq.n	8000948 <Safety_Monitor_Process+0x88>
                {
                    system_status = SAFETY_MONITOR_WARNING;
 800093c:	2301      	movs	r3, #1
 800093e:	71fb      	strb	r3, [r7, #7]
                    g_safety_system.system_status = SAFETY_MONITOR_WARNING;
 8000940:	4b61      	ldr	r3, [pc, #388]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000942:	2201      	movs	r2, #1
 8000944:	701a      	strb	r2, [r3, #0]
 8000946:	e013      	b.n	8000970 <Safety_Monitor_Process+0xb0>
                }
                else if (g_analog_sensors[i].sensor_status == SENSOR_STATUS_ERROR &&
 8000948:	79ba      	ldrb	r2, [r7, #6]
 800094a:	495d      	ldr	r1, [pc, #372]	@ (8000ac0 <Safety_Monitor_Process+0x200>)
 800094c:	4613      	mov	r3, r2
 800094e:	011b      	lsls	r3, r3, #4
 8000950:	1a9b      	subs	r3, r3, r2
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	440b      	add	r3, r1
 8000956:	332c      	adds	r3, #44	@ 0x2c
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	2b04      	cmp	r3, #4
 800095c:	d108      	bne.n	8000970 <Safety_Monitor_Process+0xb0>
                         g_safety_system.system_status < SAFETY_MONITOR_CRITICAL)
 800095e:	4b5a      	ldr	r3, [pc, #360]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000960:	781b      	ldrb	r3, [r3, #0]
                else if (g_analog_sensors[i].sensor_status == SENSOR_STATUS_ERROR &&
 8000962:	2b01      	cmp	r3, #1
 8000964:	d804      	bhi.n	8000970 <Safety_Monitor_Process+0xb0>
                {
                    system_status = SAFETY_MONITOR_ERROR;
 8000966:	2303      	movs	r3, #3
 8000968:	71fb      	strb	r3, [r7, #7]
                    g_safety_system.system_status = SAFETY_MONITOR_ERROR;
 800096a:	4b57      	ldr	r3, [pc, #348]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 800096c:	2203      	movs	r2, #3
 800096e:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++)
 8000970:	79bb      	ldrb	r3, [r7, #6]
 8000972:	3301      	adds	r3, #1
 8000974:	71bb      	strb	r3, [r7, #6]
 8000976:	79bb      	ldrb	r3, [r7, #6]
 8000978:	2b03      	cmp	r3, #3
 800097a:	d9b0      	bls.n	80008de <Safety_Monitor_Process+0x1e>
            }
        }
    }

    // Kiểm tra trạng thái của các cảm biến digital
    for (uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++)
 800097c:	2300      	movs	r3, #0
 800097e:	717b      	strb	r3, [r7, #5]
 8000980:	e03f      	b.n	8000a02 <Safety_Monitor_Process+0x142>
    {
        if (g_digital_sensors[i].sensor_active)
 8000982:	797b      	ldrb	r3, [r7, #5]
 8000984:	4a51      	ldr	r2, [pc, #324]	@ (8000acc <Safety_Monitor_Process+0x20c>)
 8000986:	015b      	lsls	r3, r3, #5
 8000988:	4413      	add	r3, r2
 800098a:	3301      	adds	r3, #1
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d034      	beq.n	80009fc <Safety_Monitor_Process+0x13c>
        {
            if (g_holdingRegisters[REG_RESET_FLAG] == 0)
 8000992:	4b4c      	ldr	r3, [pc, #304]	@ (8000ac4 <Safety_Monitor_Process+0x204>)
 8000994:	891b      	ldrh	r3, [r3, #8]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d130      	bne.n	80009fc <Safety_Monitor_Process+0x13c>
            {
                if (g_digital_sensors[i].sensor_status == SENSOR_STATUS_CRITICAL)
 800099a:	797b      	ldrb	r3, [r7, #5]
 800099c:	4a4b      	ldr	r2, [pc, #300]	@ (8000acc <Safety_Monitor_Process+0x20c>)
 800099e:	015b      	lsls	r3, r3, #5
 80009a0:	4413      	add	r3, r2
 80009a2:	3310      	adds	r3, #16
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d105      	bne.n	80009b6 <Safety_Monitor_Process+0xf6>
                {
                    system_status = SAFETY_MONITOR_CRITICAL;
 80009aa:	2302      	movs	r3, #2
 80009ac:	71fb      	strb	r3, [r7, #7]
                    g_safety_system.system_status = SAFETY_MONITOR_CRITICAL;
 80009ae:	4b46      	ldr	r3, [pc, #280]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 80009b0:	2202      	movs	r2, #2
 80009b2:	701a      	strb	r2, [r3, #0]
                    break;
 80009b4:	e028      	b.n	8000a08 <Safety_Monitor_Process+0x148>
                }
                else if (g_digital_sensors[i].sensor_status == SENSOR_STATUS_WARNING &&
 80009b6:	797b      	ldrb	r3, [r7, #5]
 80009b8:	4a44      	ldr	r2, [pc, #272]	@ (8000acc <Safety_Monitor_Process+0x20c>)
 80009ba:	015b      	lsls	r3, r3, #5
 80009bc:	4413      	add	r3, r2
 80009be:	3310      	adds	r3, #16
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d109      	bne.n	80009da <Safety_Monitor_Process+0x11a>
                         g_safety_system.system_status != SAFETY_MONITOR_CRITICAL)
 80009c6:	4b40      	ldr	r3, [pc, #256]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
                else if (g_digital_sensors[i].sensor_status == SENSOR_STATUS_WARNING &&
 80009ca:	2b02      	cmp	r3, #2
 80009cc:	d005      	beq.n	80009da <Safety_Monitor_Process+0x11a>
                {
                    system_status = SAFETY_MONITOR_WARNING;
 80009ce:	2301      	movs	r3, #1
 80009d0:	71fb      	strb	r3, [r7, #7]
                    g_safety_system.system_status = SAFETY_MONITOR_WARNING;
 80009d2:	4b3d      	ldr	r3, [pc, #244]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	701a      	strb	r2, [r3, #0]
 80009d8:	e010      	b.n	80009fc <Safety_Monitor_Process+0x13c>
                }
                else if (g_digital_sensors[i].sensor_status == SENSOR_STATUS_ERROR &&
 80009da:	797b      	ldrb	r3, [r7, #5]
 80009dc:	4a3b      	ldr	r2, [pc, #236]	@ (8000acc <Safety_Monitor_Process+0x20c>)
 80009de:	015b      	lsls	r3, r3, #5
 80009e0:	4413      	add	r3, r2
 80009e2:	3310      	adds	r3, #16
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b04      	cmp	r3, #4
 80009e8:	d108      	bne.n	80009fc <Safety_Monitor_Process+0x13c>
                         g_safety_system.system_status < SAFETY_MONITOR_CRITICAL)
 80009ea:	4b37      	ldr	r3, [pc, #220]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
                else if (g_digital_sensors[i].sensor_status == SENSOR_STATUS_ERROR &&
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d804      	bhi.n	80009fc <Safety_Monitor_Process+0x13c>
                {
                    system_status = SAFETY_MONITOR_ERROR;
 80009f2:	2303      	movs	r3, #3
 80009f4:	71fb      	strb	r3, [r7, #7]
                    g_safety_system.system_status = SAFETY_MONITOR_ERROR;
 80009f6:	4b34      	ldr	r3, [pc, #208]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 80009f8:	2203      	movs	r2, #3
 80009fa:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++)
 80009fc:	797b      	ldrb	r3, [r7, #5]
 80009fe:	3301      	adds	r3, #1
 8000a00:	717b      	strb	r3, [r7, #5]
 8000a02:	797b      	ldrb	r3, [r7, #5]
 8000a04:	2b03      	cmp	r3, #3
 8000a06:	d9bc      	bls.n	8000982 <Safety_Monitor_Process+0xc2>
            }
        }
    }

    // Cập nhật trạng thái hệ thống
    g_safety_system.last_safety_check = current_time;
 8000a08:	4a2f      	ldr	r2, [pc, #188]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	6093      	str	r3, [r2, #8]

    // Cập nhật bộ đếm cảnh báo
    if(system_status == SAFETY_MONITOR_WARNING) {
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d105      	bne.n	8000a20 <Safety_Monitor_Process+0x160>
        g_safety_system.warning_count++;
 8000a14:	4b2c      	ldr	r3, [pc, #176]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	4a2b      	ldr	r2, [pc, #172]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000a1c:	60d3      	str	r3, [r2, #12]
 8000a1e:	e007      	b.n	8000a30 <Safety_Monitor_Process+0x170>
    }
    else if(system_status == SAFETY_MONITOR_CRITICAL) {
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	2b02      	cmp	r3, #2
 8000a24:	d104      	bne.n	8000a30 <Safety_Monitor_Process+0x170>
        g_safety_system.critical_count++;
 8000a26:	4b28      	ldr	r3, [pc, #160]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000a28:	691b      	ldr	r3, [r3, #16]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	4a26      	ldr	r2, [pc, #152]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000a2e:	6113      	str	r3, [r2, #16]
    // else if(system_status == SAFETY_MONITOR_EMERGENCY) {
    //     g_safety_system.emergency_count++;
    
    
    // Chỉ cập nhật trạng thái hệ thống nếu chưa có lỗi nghiêm trọng hoặc đã được reset
    if(g_holdingRegisters[REG_RESET_FLAG] == 0) {
 8000a30:	4b24      	ldr	r3, [pc, #144]	@ (8000ac4 <Safety_Monitor_Process+0x204>)
 8000a32:	891b      	ldrh	r3, [r3, #8]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d13e      	bne.n	8000ab6 <Safety_Monitor_Process+0x1f6>
        if(system_status == SAFETY_MONITOR_CRITICAL) {
 8000a38:	79fb      	ldrb	r3, [r7, #7]
 8000a3a:	2b02      	cmp	r3, #2
 8000a3c:	d112      	bne.n	8000a64 <Safety_Monitor_Process+0x1a4>
            HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, GPIO_PIN_SET);
 8000a3e:	2201      	movs	r2, #1
 8000a40:	2120      	movs	r1, #32
 8000a42:	4823      	ldr	r0, [pc, #140]	@ (8000ad0 <Safety_Monitor_Process+0x210>)
 8000a44:	f002 feeb 	bl	800381e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a4e:	4820      	ldr	r0, [pc, #128]	@ (8000ad0 <Safety_Monitor_Process+0x210>)
 8000a50:	f002 fee5 	bl	800381e <HAL_GPIO_WritePin>
            g_holdingRegisters[REG_RESET_FLAG] = 1;
 8000a54:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac4 <Safety_Monitor_Process+0x204>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	811a      	strh	r2, [r3, #8]
            g_safety_system.system_status = SAFETY_MONITOR_CRITICAL;
 8000a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000a5c:	2202      	movs	r2, #2
 8000a5e:	701a      	strb	r2, [r3, #0]
            return SAFETY_MONITOR_CRITICAL;
 8000a60:	2302      	movs	r3, #2
 8000a62:	e029      	b.n	8000ab8 <Safety_Monitor_Process+0x1f8>
        }
        else if(system_status == SAFETY_MONITOR_ERROR) {
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	2b03      	cmp	r3, #3
 8000a68:	d112      	bne.n	8000a90 <Safety_Monitor_Process+0x1d0>
            HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, GPIO_PIN_SET);
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	2120      	movs	r1, #32
 8000a6e:	4818      	ldr	r0, [pc, #96]	@ (8000ad0 <Safety_Monitor_Process+0x210>)
 8000a70:	f002 fed5 	bl	800381e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); 
 8000a74:	2201      	movs	r2, #1
 8000a76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a7a:	4815      	ldr	r0, [pc, #84]	@ (8000ad0 <Safety_Monitor_Process+0x210>)
 8000a7c:	f002 fecf 	bl	800381e <HAL_GPIO_WritePin>
            g_holdingRegisters[REG_RESET_FLAG] = 1;
 8000a80:	4b10      	ldr	r3, [pc, #64]	@ (8000ac4 <Safety_Monitor_Process+0x204>)
 8000a82:	2201      	movs	r2, #1
 8000a84:	811a      	strh	r2, [r3, #8]
            g_safety_system.system_status = SAFETY_MONITOR_ERROR;
 8000a86:	4b10      	ldr	r3, [pc, #64]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000a88:	2203      	movs	r2, #3
 8000a8a:	701a      	strb	r2, [r3, #0]
            return SAFETY_MONITOR_ERROR;
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	e013      	b.n	8000ab8 <Safety_Monitor_Process+0x1f8>
        }
        else if(system_status == SAFETY_MONITOR_OK) {
 8000a90:	79fb      	ldrb	r3, [r7, #7]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d10f      	bne.n	8000ab6 <Safety_Monitor_Process+0x1f6>
            HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, GPIO_PIN_RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2120      	movs	r1, #32
 8000a9a:	480d      	ldr	r0, [pc, #52]	@ (8000ad0 <Safety_Monitor_Process+0x210>)
 8000a9c:	f002 febf 	bl	800381e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000aa6:	480a      	ldr	r0, [pc, #40]	@ (8000ad0 <Safety_Monitor_Process+0x210>)
 8000aa8:	f002 feb9 	bl	800381e <HAL_GPIO_WritePin>
            g_safety_system.system_status = SAFETY_MONITOR_OK;
 8000aac:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <Safety_Monitor_Process+0x208>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
            return SAFETY_MONITOR_OK;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	e000      	b.n	8000ab8 <Safety_Monitor_Process+0x1f8>
        }
    }
    return system_status;
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	2000009c 	.word	0x2000009c
 8000ac4:	20000214 	.word	0x20000214
 8000ac8:	20000080 	.word	0x20000080
 8000acc:	2000018c 	.word	0x2000018c
 8000ad0:	40010c00 	.word	0x40010c00

08000ad4 <Safety_Register_Load>:

// Đọc cấu hình từ Modbus registers
HAL_StatusTypeDef Safety_Register_Load(void){
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
    // Đọc cấu hình cho cảm biến analog
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000ada:	2300      	movs	r3, #0
 8000adc:	71fb      	strb	r3, [r7, #7]
 8000ade:	e030      	b.n	8000b42 <Safety_Register_Load+0x6e>
        g_analog_sensors[i].sensor_active = g_holdingRegisters[REG_ANALOG_1_ENABLE + i];
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	331a      	adds	r3, #26
 8000ae4:	4a30      	ldr	r2, [pc, #192]	@ (8000ba8 <Safety_Register_Load+0xd4>)
 8000ae6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000aea:	79fa      	ldrb	r2, [r7, #7]
 8000aec:	b2d8      	uxtb	r0, r3
 8000aee:	492f      	ldr	r1, [pc, #188]	@ (8000bac <Safety_Register_Load+0xd8>)
 8000af0:	4613      	mov	r3, r2
 8000af2:	011b      	lsls	r3, r3, #4
 8000af4:	1a9b      	subs	r3, r3, r2
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	440b      	add	r3, r1
 8000afa:	3301      	adds	r3, #1
 8000afc:	4602      	mov	r2, r0
 8000afe:	701a      	strb	r2, [r3, #0]
        g_analog_sensors[i].calibration_gain = 
            (float)g_holdingRegisters[REG_ANALOG_COEFFICIENT];
 8000b00:	4b29      	ldr	r3, [pc, #164]	@ (8000ba8 <Safety_Register_Load+0xd4>)
 8000b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        g_analog_sensors[i].calibration_gain = 
 8000b04:	79fc      	ldrb	r4, [r7, #7]
            (float)g_holdingRegisters[REG_ANALOG_COEFFICIENT];
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff fbd8 	bl	80002bc <__aeabi_ui2f>
 8000b0c:	4602      	mov	r2, r0
        g_analog_sensors[i].calibration_gain = 
 8000b0e:	4927      	ldr	r1, [pc, #156]	@ (8000bac <Safety_Register_Load+0xd8>)
 8000b10:	4623      	mov	r3, r4
 8000b12:	011b      	lsls	r3, r3, #4
 8000b14:	1b1b      	subs	r3, r3, r4
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	440b      	add	r3, r1
 8000b1a:	3328      	adds	r3, #40	@ 0x28
 8000b1c:	601a      	str	r2, [r3, #0]
        g_analog_sensors[i].calibration_offset = 
            (float)g_holdingRegisters[REG_ANALOG_CALIBRATION];
 8000b1e:	4b22      	ldr	r3, [pc, #136]	@ (8000ba8 <Safety_Register_Load+0xd4>)
 8000b20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
        g_analog_sensors[i].calibration_offset = 
 8000b22:	79fc      	ldrb	r4, [r7, #7]
            (float)g_holdingRegisters[REG_ANALOG_CALIBRATION];
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff fbc9 	bl	80002bc <__aeabi_ui2f>
 8000b2a:	4602      	mov	r2, r0
        g_analog_sensors[i].calibration_offset = 
 8000b2c:	491f      	ldr	r1, [pc, #124]	@ (8000bac <Safety_Register_Load+0xd8>)
 8000b2e:	4623      	mov	r3, r4
 8000b30:	011b      	lsls	r3, r3, #4
 8000b32:	1b1b      	subs	r3, r3, r4
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	440b      	add	r3, r1
 8000b38:	3324      	adds	r3, #36	@ 0x24
 8000b3a:	601a      	str	r2, [r3, #0]
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000b3c:	79fb      	ldrb	r3, [r7, #7]
 8000b3e:	3301      	adds	r3, #1
 8000b40:	71fb      	strb	r3, [r7, #7]
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	2b03      	cmp	r3, #3
 8000b46:	d9cb      	bls.n	8000ae0 <Safety_Register_Load+0xc>
    }
    
    // Đọc cấu hình cho cảm biến digital
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000b48:	2300      	movs	r3, #0
 8000b4a:	71bb      	strb	r3, [r7, #6]
 8000b4c:	e023      	b.n	8000b96 <Safety_Register_Load+0xc2>
        g_digital_sensors[i].sensor_active = g_holdingRegisters[REG_DI1_ENABLE + i];
 8000b4e:	79bb      	ldrb	r3, [r7, #6]
 8000b50:	3326      	adds	r3, #38	@ 0x26
 8000b52:	4a15      	ldr	r2, [pc, #84]	@ (8000ba8 <Safety_Register_Load+0xd4>)
 8000b54:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000b58:	79bb      	ldrb	r3, [r7, #6]
 8000b5a:	b2d1      	uxtb	r1, r2
 8000b5c:	4a14      	ldr	r2, [pc, #80]	@ (8000bb0 <Safety_Register_Load+0xdc>)
 8000b5e:	015b      	lsls	r3, r3, #5
 8000b60:	4413      	add	r3, r2
 8000b62:	3301      	adds	r3, #1
 8000b64:	460a      	mov	r2, r1
 8000b66:	701a      	strb	r2, [r3, #0]
        g_digital_sensors[i].active_level = g_holdingRegisters[REG_DI1_ACTIVE_LEVEL + i];
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	332a      	adds	r3, #42	@ 0x2a
 8000b6c:	4a0e      	ldr	r2, [pc, #56]	@ (8000ba8 <Safety_Register_Load+0xd4>)
 8000b6e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000b72:	79bb      	ldrb	r3, [r7, #6]
 8000b74:	b2d1      	uxtb	r1, r2
 8000b76:	4a0e      	ldr	r2, [pc, #56]	@ (8000bb0 <Safety_Register_Load+0xdc>)
 8000b78:	015b      	lsls	r3, r3, #5
 8000b7a:	4413      	add	r3, r2
 8000b7c:	3305      	adds	r3, #5
 8000b7e:	460a      	mov	r2, r1
 8000b80:	701a      	strb	r2, [r3, #0]
        g_digital_sensors[i].debounce_time_ms = DEFAULT_SAFETY_RESPONSE_TIME;
 8000b82:	79bb      	ldrb	r3, [r7, #6]
 8000b84:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb0 <Safety_Register_Load+0xdc>)
 8000b86:	015b      	lsls	r3, r3, #5
 8000b88:	4413      	add	r3, r2
 8000b8a:	3308      	adds	r3, #8
 8000b8c:	2232      	movs	r2, #50	@ 0x32
 8000b8e:	801a      	strh	r2, [r3, #0]
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000b90:	79bb      	ldrb	r3, [r7, #6]
 8000b92:	3301      	adds	r3, #1
 8000b94:	71bb      	strb	r3, [r7, #6]
 8000b96:	79bb      	ldrb	r3, [r7, #6]
 8000b98:	2b03      	cmp	r3, #3
 8000b9a:	d9d8      	bls.n	8000b4e <Safety_Register_Load+0x7a>
    }
    return HAL_OK;
 8000b9c:	2300      	movs	r3, #0

}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd90      	pop	{r4, r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000214 	.word	0x20000214
 8000bac:	2000009c 	.word	0x2000009c
 8000bb0:	2000018c 	.word	0x2000018c

08000bb4 <Safety_Register_Save>:

// Lưu dữ liệu vào Modbus registers
HAL_StatusTypeDef Safety_Register_Save(void) {
 8000bb4:	b590      	push	{r4, r7, lr}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0

    // Lưu dữ liệu cảm biến analog
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000bba:	2300      	movs	r3, #0
 8000bbc:	71fb      	strb	r3, [r7, #7]
 8000bbe:	e025      	b.n	8000c0c <Safety_Register_Save+0x58>
        // Lưu giá trị điện áp đã được xử lý (mV)
        g_holdingRegisters[REG_ANALOG_INPUT_1 + i] = 
            (uint16_t)(g_analog_sensors[i].filtered_value);
 8000bc0:	79fa      	ldrb	r2, [r7, #7]
 8000bc2:	492c      	ldr	r1, [pc, #176]	@ (8000c74 <Safety_Register_Save+0xc0>)
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	011b      	lsls	r3, r3, #4
 8000bc8:	1a9b      	subs	r3, r3, r2
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	440b      	add	r3, r1
 8000bce:	3308      	adds	r3, #8
 8000bd0:	681a      	ldr	r2, [r3, #0]
        g_holdingRegisters[REG_ANALOG_INPUT_1 + i] = 
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	f103 0410 	add.w	r4, r3, #16
            (uint16_t)(g_analog_sensors[i].filtered_value);
 8000bd8:	4610      	mov	r0, r2
 8000bda:	f7ff fda3 	bl	8000724 <__aeabi_f2uiz>
 8000bde:	4603      	mov	r3, r0
 8000be0:	b29a      	uxth	r2, r3
        g_holdingRegisters[REG_ANALOG_INPUT_1 + i] = 
 8000be2:	4b25      	ldr	r3, [pc, #148]	@ (8000c78 <Safety_Register_Save+0xc4>)
 8000be4:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
        
        // Lưu trạng thái kích hoạt của cảm biến
        g_holdingRegisters[REG_ANALOG_1_ENABLE + i] = 
            g_analog_sensors[i].sensor_active;
 8000be8:	79fa      	ldrb	r2, [r7, #7]
 8000bea:	4922      	ldr	r1, [pc, #136]	@ (8000c74 <Safety_Register_Save+0xc0>)
 8000bec:	4613      	mov	r3, r2
 8000bee:	011b      	lsls	r3, r3, #4
 8000bf0:	1a9b      	subs	r3, r3, r2
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	440b      	add	r3, r1
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	781a      	ldrb	r2, [r3, #0]
        g_holdingRegisters[REG_ANALOG_1_ENABLE + i] = 
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	331a      	adds	r3, #26
            g_analog_sensors[i].sensor_active;
 8000bfe:	4611      	mov	r1, r2
        g_holdingRegisters[REG_ANALOG_1_ENABLE + i] = 
 8000c00:	4a1d      	ldr	r2, [pc, #116]	@ (8000c78 <Safety_Register_Save+0xc4>)
 8000c02:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint8_t i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	71fb      	strb	r3, [r7, #7]
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	2b03      	cmp	r3, #3
 8000c10:	d9d6      	bls.n	8000bc0 <Safety_Register_Save+0xc>
    }
    
    // Lưu dữ liệu cảm biến digital 
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000c12:	2300      	movs	r3, #0
 8000c14:	71bb      	strb	r3, [r7, #6]
 8000c16:	e01a      	b.n	8000c4e <Safety_Register_Save+0x9a>
        // Lưu trạng thái và cấu hình của cảm biến digital
        g_holdingRegisters[REG_DI1_STATUS + i] = 
            g_digital_sensors[i].sensor_state;
 8000c18:	79bb      	ldrb	r3, [r7, #6]
 8000c1a:	4a18      	ldr	r2, [pc, #96]	@ (8000c7c <Safety_Register_Save+0xc8>)
 8000c1c:	015b      	lsls	r3, r3, #5
 8000c1e:	4413      	add	r3, r2
 8000c20:	3306      	adds	r3, #6
 8000c22:	781a      	ldrb	r2, [r3, #0]
        g_holdingRegisters[REG_DI1_STATUS + i] = 
 8000c24:	79bb      	ldrb	r3, [r7, #6]
 8000c26:	3322      	adds	r3, #34	@ 0x22
            g_digital_sensors[i].sensor_state;
 8000c28:	4611      	mov	r1, r2
        g_holdingRegisters[REG_DI1_STATUS + i] = 
 8000c2a:	4a13      	ldr	r2, [pc, #76]	@ (8000c78 <Safety_Register_Save+0xc4>)
 8000c2c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        g_holdingRegisters[REG_DI1_ENABLE + i] = 
            g_digital_sensors[i].sensor_active;
 8000c30:	79bb      	ldrb	r3, [r7, #6]
 8000c32:	4a12      	ldr	r2, [pc, #72]	@ (8000c7c <Safety_Register_Save+0xc8>)
 8000c34:	015b      	lsls	r3, r3, #5
 8000c36:	4413      	add	r3, r2
 8000c38:	3301      	adds	r3, #1
 8000c3a:	781a      	ldrb	r2, [r3, #0]
        g_holdingRegisters[REG_DI1_ENABLE + i] = 
 8000c3c:	79bb      	ldrb	r3, [r7, #6]
 8000c3e:	3326      	adds	r3, #38	@ 0x26
            g_digital_sensors[i].sensor_active;
 8000c40:	4611      	mov	r1, r2
        g_holdingRegisters[REG_DI1_ENABLE + i] = 
 8000c42:	4a0d      	ldr	r2, [pc, #52]	@ (8000c78 <Safety_Register_Save+0xc4>)
 8000c44:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint8_t i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000c48:	79bb      	ldrb	r3, [r7, #6]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	71bb      	strb	r3, [r7, #6]
 8000c4e:	79bb      	ldrb	r3, [r7, #6]
 8000c50:	2b03      	cmp	r3, #3
 8000c52:	d9e1      	bls.n	8000c18 <Safety_Register_Save+0x64>
    //     g_holdingRegisters[REG_SAFETY_SYSTEM_STATUS] = SAFETY_MONITOR_CRITICAL;
    // }
    // else {
    //     g_holdingRegisters[REG_SAFETY_SYSTEM_STATUS] = g_safety_system.system_status;
    // }
    g_holdingRegisters[REG_SAFETY_SYSTEM_STATUS] = g_safety_system.system_status;
 8000c54:	4b0a      	ldr	r3, [pc, #40]	@ (8000c80 <Safety_Register_Save+0xcc>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4b07      	ldr	r3, [pc, #28]	@ (8000c78 <Safety_Register_Save+0xc4>)
 8000c5c:	801a      	strh	r2, [r3, #0]
    g_holdingRegisters[REG_CONFIG_BAUDRATE] = current_baudrate;
 8000c5e:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <Safety_Register_Save+0xd0>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	461a      	mov	r2, r3
 8000c64:	4b04      	ldr	r3, [pc, #16]	@ (8000c78 <Safety_Register_Save+0xc4>)
 8000c66:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
    return HAL_OK;
 8000c6a:	2300      	movs	r3, #0
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd90      	pop	{r4, r7, pc}
 8000c74:	2000009c 	.word	0x2000009c
 8000c78:	20000214 	.word	0x20000214
 8000c7c:	2000018c 	.word	0x2000018c
 8000c80:	20000080 	.word	0x20000080
 8000c84:	20000000 	.word	0x20000000

08000c88 <Safety_Get_Digital_State>:


uint8_t Safety_Get_Digital_State(uint8_t sensor_id){
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	71fb      	strb	r3, [r7, #7]
    
    switch (sensor_id)
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	2b03      	cmp	r3, #3
 8000c96:	d841      	bhi.n	8000d1c <Safety_Get_Digital_State+0x94>
 8000c98:	a201      	add	r2, pc, #4	@ (adr r2, 8000ca0 <Safety_Get_Digital_State+0x18>)
 8000c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c9e:	bf00      	nop
 8000ca0:	08000cb1 	.word	0x08000cb1
 8000ca4:	08000cc9 	.word	0x08000cc9
 8000ca8:	08000ce5 	.word	0x08000ce5
 8000cac:	08000d01 	.word	0x08000d01
    {
    case 0:
        g_digital_sensors[0].sensor_value = HAL_GPIO_ReadPin(DI1_GPIO_Port, DI1_Pin);
 8000cb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cb4:	481c      	ldr	r0, [pc, #112]	@ (8000d28 <Safety_Get_Digital_State+0xa0>)
 8000cb6:	f002 fd9b 	bl	80037f0 <HAL_GPIO_ReadPin>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4b1b      	ldr	r3, [pc, #108]	@ (8000d2c <Safety_Get_Digital_State+0xa4>)
 8000cc0:	709a      	strb	r2, [r3, #2]
        return g_digital_sensors[0].sensor_value;
 8000cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d2c <Safety_Get_Digital_State+0xa4>)
 8000cc4:	789b      	ldrb	r3, [r3, #2]
 8000cc6:	e02a      	b.n	8000d1e <Safety_Get_Digital_State+0x96>
        break;
    case 1:
        g_digital_sensors[1].sensor_value = HAL_GPIO_ReadPin(DI2_GPIO_Port, DI2_Pin);
 8000cc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ccc:	4816      	ldr	r0, [pc, #88]	@ (8000d28 <Safety_Get_Digital_State+0xa0>)
 8000cce:	f002 fd8f 	bl	80037f0 <HAL_GPIO_ReadPin>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b15      	ldr	r3, [pc, #84]	@ (8000d2c <Safety_Get_Digital_State+0xa4>)
 8000cd8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        return g_digital_sensors[1].sensor_value;
 8000cdc:	4b13      	ldr	r3, [pc, #76]	@ (8000d2c <Safety_Get_Digital_State+0xa4>)
 8000cde:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000ce2:	e01c      	b.n	8000d1e <Safety_Get_Digital_State+0x96>
        break;
    case 2:
        g_digital_sensors[2].sensor_value = HAL_GPIO_ReadPin(DI3_GPIO_Port, DI3_Pin);
 8000ce4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce8:	480f      	ldr	r0, [pc, #60]	@ (8000d28 <Safety_Get_Digital_State+0xa0>)
 8000cea:	f002 fd81 	bl	80037f0 <HAL_GPIO_ReadPin>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	461a      	mov	r2, r3
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d2c <Safety_Get_Digital_State+0xa4>)
 8000cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        return g_digital_sensors[2].sensor_value;
 8000cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <Safety_Get_Digital_State+0xa4>)
 8000cfa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8000cfe:	e00e      	b.n	8000d1e <Safety_Get_Digital_State+0x96>
        break;
    case 3:
        g_digital_sensors[3].sensor_value = HAL_GPIO_ReadPin(DI4_GPIO_Port, DI4_Pin);
 8000d00:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d04:	4808      	ldr	r0, [pc, #32]	@ (8000d28 <Safety_Get_Digital_State+0xa0>)
 8000d06:	f002 fd73 	bl	80037f0 <HAL_GPIO_ReadPin>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b07      	ldr	r3, [pc, #28]	@ (8000d2c <Safety_Get_Digital_State+0xa4>)
 8000d10:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
        return g_digital_sensors[3].sensor_value;
 8000d14:	4b05      	ldr	r3, [pc, #20]	@ (8000d2c <Safety_Get_Digital_State+0xa4>)
 8000d16:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8000d1a:	e000      	b.n	8000d1e <Safety_Get_Digital_State+0x96>
        break;
    default:
        return 0;
 8000d1c:	2300      	movs	r3, #0
    }
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40010c00 	.word	0x40010c00
 8000d2c:	2000018c 	.word	0x2000018c

08000d30 <Safety_Convert_To_Distance>:
 * @param sensor_id: Sensor ID (0-3) 
 * @return uint16_t Raw ADC value (0-4095)
 * @note Đọc giá trị cảm biến analog từ ADC với xử lý lỗi toàn diện
 */

float Safety_Convert_To_Distance(uint8_t sensor_id){
 8000d30:	b590      	push	{r4, r7, lr}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	71fb      	strb	r3, [r7, #7]
    float distance, voltage;
    voltage = adc_buffer[sensor_id] * 3.3f / 4095.0f;
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	4a29      	ldr	r2, [pc, #164]	@ (8000de4 <Safety_Convert_To_Distance+0xb4>)
 8000d3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff fabd 	bl	80002c4 <__aeabi_i2f>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	4926      	ldr	r1, [pc, #152]	@ (8000de8 <Safety_Convert_To_Distance+0xb8>)
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f7ff fb0c 	bl	800036c <__aeabi_fmul>
 8000d54:	4603      	mov	r3, r0
 8000d56:	4925      	ldr	r1, [pc, #148]	@ (8000dec <Safety_Convert_To_Distance+0xbc>)
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff fbbb 	bl	80004d4 <__aeabi_fdiv>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	60fb      	str	r3, [r7, #12]
    if(voltage < 0.1f) return 0;
 8000d62:	4923      	ldr	r1, [pc, #140]	@ (8000df0 <Safety_Convert_To_Distance+0xc0>)
 8000d64:	68f8      	ldr	r0, [r7, #12]
 8000d66:	f7ff fc9f 	bl	80006a8 <__aeabi_fcmplt>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d002      	beq.n	8000d76 <Safety_Convert_To_Distance+0x46>
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	e032      	b.n	8000ddc <Safety_Convert_To_Distance+0xac>

    distance = g_analog_sensors[sensor_id].calibration_gain/100.0f * powf(voltage, (g_analog_sensors[sensor_id].calibration_offset)/(-100.0f));
 8000d76:	79fa      	ldrb	r2, [r7, #7]
 8000d78:	491e      	ldr	r1, [pc, #120]	@ (8000df4 <Safety_Convert_To_Distance+0xc4>)
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	011b      	lsls	r3, r3, #4
 8000d7e:	1a9b      	subs	r3, r3, r2
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	440b      	add	r3, r1
 8000d84:	3328      	adds	r3, #40	@ 0x28
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	491b      	ldr	r1, [pc, #108]	@ (8000df8 <Safety_Convert_To_Distance+0xc8>)
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fba2 	bl	80004d4 <__aeabi_fdiv>
 8000d90:	4603      	mov	r3, r0
 8000d92:	461c      	mov	r4, r3
 8000d94:	79fa      	ldrb	r2, [r7, #7]
 8000d96:	4917      	ldr	r1, [pc, #92]	@ (8000df4 <Safety_Convert_To_Distance+0xc4>)
 8000d98:	4613      	mov	r3, r2
 8000d9a:	011b      	lsls	r3, r3, #4
 8000d9c:	1a9b      	subs	r3, r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	440b      	add	r3, r1
 8000da2:	3324      	adds	r3, #36	@ 0x24
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4915      	ldr	r1, [pc, #84]	@ (8000dfc <Safety_Convert_To_Distance+0xcc>)
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff fb93 	bl	80004d4 <__aeabi_fdiv>
 8000dae:	4603      	mov	r3, r0
 8000db0:	4619      	mov	r1, r3
 8000db2:	68f8      	ldr	r0, [r7, #12]
 8000db4:	f007 fb90 	bl	80084d8 <powf>
 8000db8:	4603      	mov	r3, r0
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4620      	mov	r0, r4
 8000dbe:	f7ff fad5 	bl	800036c <__aeabi_fmul>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	60bb      	str	r3, [r7, #8]
    g_analog_sensors[sensor_id].filtered_value = distance;
 8000dc6:	79fa      	ldrb	r2, [r7, #7]
 8000dc8:	490a      	ldr	r1, [pc, #40]	@ (8000df4 <Safety_Convert_To_Distance+0xc4>)
 8000dca:	4613      	mov	r3, r2
 8000dcc:	011b      	lsls	r3, r3, #4
 8000dce:	1a9b      	subs	r3, r3, r2
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	440b      	add	r3, r1
 8000dd4:	3308      	adds	r3, #8
 8000dd6:	68ba      	ldr	r2, [r7, #8]
 8000dd8:	601a      	str	r2, [r3, #0]
    return distance;
 8000dda:	68bb      	ldr	r3, [r7, #8]
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd90      	pop	{r4, r7, pc}
 8000de4:	2000020c 	.word	0x2000020c
 8000de8:	40533333 	.word	0x40533333
 8000dec:	457ff000 	.word	0x457ff000
 8000df0:	3dcccccd 	.word	0x3dcccccd
 8000df4:	2000009c 	.word	0x2000009c
 8000df8:	42c80000 	.word	0x42c80000
 8000dfc:	c2c80000 	.word	0xc2c80000

08000e00 <Safety_Process_Analog_Sensors>:
 * @brief Process all analog sensors with comprehensive error handling
 * @param None
 * @return HAL_StatusTypeDef Overall processing status
 */
HAL_StatusTypeDef Safety_Process_Analog_Sensors(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef overall_status = HAL_OK;
 8000e06:	2300      	movs	r3, #0
 8000e08:	73bb      	strb	r3, [r7, #14]
    uint32_t current_time = HAL_GetTick();
 8000e0a:	f001 fa41 	bl	8002290 <HAL_GetTick>
 8000e0e:	60b8      	str	r0, [r7, #8]
    uint16_t distance;
    uint8_t i;
    
    // Process each analog sensor
    for (i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000e10:	2300      	movs	r3, #0
 8000e12:	73fb      	strb	r3, [r7, #15]
 8000e14:	e0b3      	b.n	8000f7e <Safety_Process_Analog_Sensors+0x17e>
        if (g_analog_sensors[i].sensor_active) {
 8000e16:	7bfa      	ldrb	r2, [r7, #15]
 8000e18:	495d      	ldr	r1, [pc, #372]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	011b      	lsls	r3, r3, #4
 8000e1e:	1a9b      	subs	r3, r3, r2
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	440b      	add	r3, r1
 8000e24:	3301      	adds	r3, #1
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	f000 80a5 	beq.w	8000f78 <Safety_Process_Analog_Sensors+0x178>
            // Read sensor value
            distance = Safety_Convert_To_Distance(i);
 8000e2e:	7bfb      	ldrb	r3, [r7, #15]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff ff7d 	bl	8000d30 <Safety_Convert_To_Distance>
 8000e36:	4603      	mov	r3, r0
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff fc73 	bl	8000724 <__aeabi_f2uiz>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	80fb      	strh	r3, [r7, #6]
            
            // Kiểm tra các ngưỡng khoảng cách cho từng cảm biến
            if(distance < 10 || distance > 95) {
 8000e42:	88fb      	ldrh	r3, [r7, #6]
 8000e44:	2b09      	cmp	r3, #9
 8000e46:	d902      	bls.n	8000e4e <Safety_Process_Analog_Sensors+0x4e>
 8000e48:	88fb      	ldrh	r3, [r7, #6]
 8000e4a:	2b5f      	cmp	r3, #95	@ 0x5f
 8000e4c:	d914      	bls.n	8000e78 <Safety_Process_Analog_Sensors+0x78>
                // Cảm biến không hoạt động hoặc lỗi
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_ERROR;
 8000e4e:	7bfa      	ldrb	r2, [r7, #15]
 8000e50:	494f      	ldr	r1, [pc, #316]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000e52:	4613      	mov	r3, r2
 8000e54:	011b      	lsls	r3, r3, #4
 8000e56:	1a9b      	subs	r3, r3, r2
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	440b      	add	r3, r1
 8000e5c:	332c      	adds	r3, #44	@ 0x2c
 8000e5e:	2204      	movs	r2, #4
 8000e60:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0x01;
 8000e62:	7bfa      	ldrb	r2, [r7, #15]
 8000e64:	494a      	ldr	r1, [pc, #296]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000e66:	4613      	mov	r3, r2
 8000e68:	011b      	lsls	r3, r3, #4
 8000e6a:	1a9b      	subs	r3, r3, r2
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	440b      	add	r3, r1
 8000e70:	332d      	adds	r3, #45	@ 0x2d
 8000e72:	2201      	movs	r2, #1
 8000e74:	701a      	strb	r2, [r3, #0]
 8000e76:	e07f      	b.n	8000f78 <Safety_Process_Analog_Sensors+0x178>
            }
            else if(distance <= g_holdingRegisters[REG_SAFETY_ZONE1_THRESHOLD]) {
 8000e78:	4b46      	ldr	r3, [pc, #280]	@ (8000f94 <Safety_Process_Analog_Sensors+0x194>)
 8000e7a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8000e7e:	88fa      	ldrh	r2, [r7, #6]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d814      	bhi.n	8000eae <Safety_Process_Analog_Sensors+0xae>
                // Vùng nguy hiểm 1 - Nguy hiểm cao nhất
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_CRITICAL;
 8000e84:	7bfa      	ldrb	r2, [r7, #15]
 8000e86:	4942      	ldr	r1, [pc, #264]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000e88:	4613      	mov	r3, r2
 8000e8a:	011b      	lsls	r3, r3, #4
 8000e8c:	1a9b      	subs	r3, r3, r2
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	440b      	add	r3, r1
 8000e92:	332c      	adds	r3, #44	@ 0x2c
 8000e94:	2202      	movs	r2, #2
 8000e96:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0x08;
 8000e98:	7bfa      	ldrb	r2, [r7, #15]
 8000e9a:	493d      	ldr	r1, [pc, #244]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000e9c:	4613      	mov	r3, r2
 8000e9e:	011b      	lsls	r3, r3, #4
 8000ea0:	1a9b      	subs	r3, r3, r2
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	440b      	add	r3, r1
 8000ea6:	332d      	adds	r3, #45	@ 0x2d
 8000ea8:	2208      	movs	r2, #8
 8000eaa:	701a      	strb	r2, [r3, #0]
 8000eac:	e064      	b.n	8000f78 <Safety_Process_Analog_Sensors+0x178>
            }
            else if(distance <= g_holdingRegisters[REG_SAFETY_ZONE2_THRESHOLD]) {
 8000eae:	4b39      	ldr	r3, [pc, #228]	@ (8000f94 <Safety_Process_Analog_Sensors+0x194>)
 8000eb0:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8000eb4:	88fa      	ldrh	r2, [r7, #6]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d814      	bhi.n	8000ee4 <Safety_Process_Analog_Sensors+0xe4>
                // Vùng nguy hiểm 2 - Cảnh báo cao
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_WARNING;
 8000eba:	7bfa      	ldrb	r2, [r7, #15]
 8000ebc:	4934      	ldr	r1, [pc, #208]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	011b      	lsls	r3, r3, #4
 8000ec2:	1a9b      	subs	r3, r3, r2
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	440b      	add	r3, r1
 8000ec8:	332c      	adds	r3, #44	@ 0x2c
 8000eca:	2201      	movs	r2, #1
 8000ecc:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0x04;
 8000ece:	7bfa      	ldrb	r2, [r7, #15]
 8000ed0:	492f      	ldr	r1, [pc, #188]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	011b      	lsls	r3, r3, #4
 8000ed6:	1a9b      	subs	r3, r3, r2
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	440b      	add	r3, r1
 8000edc:	332d      	adds	r3, #45	@ 0x2d
 8000ede:	2204      	movs	r2, #4
 8000ee0:	701a      	strb	r2, [r3, #0]
 8000ee2:	e049      	b.n	8000f78 <Safety_Process_Analog_Sensors+0x178>
            }
            else if(distance <= g_holdingRegisters[REG_SAFETY_ZONE3_THRESHOLD]) {
 8000ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8000f94 <Safety_Process_Analog_Sensors+0x194>)
 8000ee6:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8000eea:	88fa      	ldrh	r2, [r7, #6]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d814      	bhi.n	8000f1a <Safety_Process_Analog_Sensors+0x11a>
                // Vùng nguy hiểm 3 - Cảnh báo trung bình
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_WARNING;
 8000ef0:	7bfa      	ldrb	r2, [r7, #15]
 8000ef2:	4927      	ldr	r1, [pc, #156]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	011b      	lsls	r3, r3, #4
 8000ef8:	1a9b      	subs	r3, r3, r2
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	440b      	add	r3, r1
 8000efe:	332c      	adds	r3, #44	@ 0x2c
 8000f00:	2201      	movs	r2, #1
 8000f02:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0x02;
 8000f04:	7bfa      	ldrb	r2, [r7, #15]
 8000f06:	4922      	ldr	r1, [pc, #136]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000f08:	4613      	mov	r3, r2
 8000f0a:	011b      	lsls	r3, r3, #4
 8000f0c:	1a9b      	subs	r3, r3, r2
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	440b      	add	r3, r1
 8000f12:	332d      	adds	r3, #45	@ 0x2d
 8000f14:	2202      	movs	r2, #2
 8000f16:	701a      	strb	r2, [r3, #0]
 8000f18:	e02e      	b.n	8000f78 <Safety_Process_Analog_Sensors+0x178>
            }
            else if(distance <= g_holdingRegisters[REG_SAFETY_ZONE4_THRESHOLD]) {
 8000f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f94 <Safety_Process_Analog_Sensors+0x194>)
 8000f1c:	f8b3 308e 	ldrh.w	r3, [r3, #142]	@ 0x8e
 8000f20:	88fa      	ldrh	r2, [r7, #6]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d814      	bhi.n	8000f50 <Safety_Process_Analog_Sensors+0x150>
                // Vùng nguy hiểm 4 - Cảnh báo thấp
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_OK;
 8000f26:	7bfa      	ldrb	r2, [r7, #15]
 8000f28:	4919      	ldr	r1, [pc, #100]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	011b      	lsls	r3, r3, #4
 8000f2e:	1a9b      	subs	r3, r3, r2
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	440b      	add	r3, r1
 8000f34:	332c      	adds	r3, #44	@ 0x2c
 8000f36:	2200      	movs	r2, #0
 8000f38:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0x01;
 8000f3a:	7bfa      	ldrb	r2, [r7, #15]
 8000f3c:	4914      	ldr	r1, [pc, #80]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000f3e:	4613      	mov	r3, r2
 8000f40:	011b      	lsls	r3, r3, #4
 8000f42:	1a9b      	subs	r3, r3, r2
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	440b      	add	r3, r1
 8000f48:	332d      	adds	r3, #45	@ 0x2d
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	701a      	strb	r2, [r3, #0]
 8000f4e:	e013      	b.n	8000f78 <Safety_Process_Analog_Sensors+0x178>
            }
            else {
                // Khoảng cách an toàn
                g_analog_sensors[i].sensor_status = SENSOR_STATUS_OK;
 8000f50:	7bfa      	ldrb	r2, [r7, #15]
 8000f52:	490f      	ldr	r1, [pc, #60]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000f54:	4613      	mov	r3, r2
 8000f56:	011b      	lsls	r3, r3, #4
 8000f58:	1a9b      	subs	r3, r3, r2
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	440b      	add	r3, r1
 8000f5e:	332c      	adds	r3, #44	@ 0x2c
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
                g_analog_sensors[i].alarm_flags = 0;
 8000f64:	7bfa      	ldrb	r2, [r7, #15]
 8000f66:	490a      	ldr	r1, [pc, #40]	@ (8000f90 <Safety_Process_Analog_Sensors+0x190>)
 8000f68:	4613      	mov	r3, r2
 8000f6a:	011b      	lsls	r3, r3, #4
 8000f6c:	1a9b      	subs	r3, r3, r2
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	440b      	add	r3, r1
 8000f72:	332d      	adds	r3, #45	@ 0x2d
 8000f74:	2200      	movs	r2, #0
 8000f76:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ANALOG_SENSOR_COUNT; i++) {
 8000f78:	7bfb      	ldrb	r3, [r7, #15]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	73fb      	strb	r3, [r7, #15]
 8000f7e:	7bfb      	ldrb	r3, [r7, #15]
 8000f80:	2b03      	cmp	r3, #3
 8000f82:	f67f af48 	bls.w	8000e16 <Safety_Process_Analog_Sensors+0x16>
            }
        }
    }
    
    return overall_status;
 8000f86:	7bbb      	ldrb	r3, [r7, #14]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	2000009c 	.word	0x2000009c
 8000f94:	20000214 	.word	0x20000214

08000f98 <Safety_Process_Digital_Sensors>:

HAL_StatusTypeDef Safety_Process_Digital_Sensors(void){
 8000f98:	b590      	push	{r4, r7, lr}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef overall_status = HAL_OK;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	71bb      	strb	r3, [r7, #6]
    uint32_t current_time = HAL_GetTick();
 8000fa2:	f001 f975 	bl	8002290 <HAL_GetTick>
 8000fa6:	6038      	str	r0, [r7, #0]
    uint8_t i;
    
    for (i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 8000fa8:	2300      	movs	r3, #0
 8000faa:	71fb      	strb	r3, [r7, #7]
 8000fac:	e050      	b.n	8001050 <Safety_Process_Digital_Sensors+0xb8>
        if (g_digital_sensors[i].sensor_active) {
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	4a2b      	ldr	r2, [pc, #172]	@ (8001060 <Safety_Process_Digital_Sensors+0xc8>)
 8000fb2:	015b      	lsls	r3, r3, #5
 8000fb4:	4413      	add	r3, r2
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d045      	beq.n	800104a <Safety_Process_Digital_Sensors+0xb2>
            // Read sensor value
            g_digital_sensors[i].sensor_value = Safety_Get_Digital_State(i);
 8000fbe:	79fc      	ldrb	r4, [r7, #7]
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fe60 	bl	8000c88 <Safety_Get_Digital_State>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4a24      	ldr	r2, [pc, #144]	@ (8001060 <Safety_Process_Digital_Sensors+0xc8>)
 8000fce:	0163      	lsls	r3, r4, #5
 8000fd0:	4413      	add	r3, r2
 8000fd2:	3302      	adds	r3, #2
 8000fd4:	460a      	mov	r2, r1
 8000fd6:	701a      	strb	r2, [r3, #0]
            if(g_digital_sensors[i].sensor_value == g_digital_sensors[i].active_level) {
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	4a21      	ldr	r2, [pc, #132]	@ (8001060 <Safety_Process_Digital_Sensors+0xc8>)
 8000fdc:	015b      	lsls	r3, r3, #5
 8000fde:	4413      	add	r3, r2
 8000fe0:	3302      	adds	r3, #2
 8000fe2:	781a      	ldrb	r2, [r3, #0]
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	491e      	ldr	r1, [pc, #120]	@ (8001060 <Safety_Process_Digital_Sensors+0xc8>)
 8000fe8:	015b      	lsls	r3, r3, #5
 8000fea:	440b      	add	r3, r1
 8000fec:	3305      	adds	r3, #5
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d115      	bne.n	8001020 <Safety_Process_Digital_Sensors+0x88>
                g_digital_sensors[i].sensor_status = SENSOR_STATUS_CRITICAL;
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	4a1a      	ldr	r2, [pc, #104]	@ (8001060 <Safety_Process_Digital_Sensors+0xc8>)
 8000ff8:	015b      	lsls	r3, r3, #5
 8000ffa:	4413      	add	r3, r2
 8000ffc:	3310      	adds	r3, #16
 8000ffe:	2202      	movs	r2, #2
 8001000:	701a      	strb	r2, [r3, #0]
                g_digital_sensors[i].sensor_state = 1;
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	4a16      	ldr	r2, [pc, #88]	@ (8001060 <Safety_Process_Digital_Sensors+0xc8>)
 8001006:	015b      	lsls	r3, r3, #5
 8001008:	4413      	add	r3, r2
 800100a:	3306      	adds	r3, #6
 800100c:	2201      	movs	r2, #1
 800100e:	701a      	strb	r2, [r3, #0]
                g_digital_sensors[i].alarm_flags = 0x08;
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	4a13      	ldr	r2, [pc, #76]	@ (8001060 <Safety_Process_Digital_Sensors+0xc8>)
 8001014:	015b      	lsls	r3, r3, #5
 8001016:	4413      	add	r3, r2
 8001018:	331c      	adds	r3, #28
 800101a:	2208      	movs	r2, #8
 800101c:	701a      	strb	r2, [r3, #0]
 800101e:	e014      	b.n	800104a <Safety_Process_Digital_Sensors+0xb2>
            }
            else {
                g_digital_sensors[i].sensor_status = SENSOR_STATUS_OK;
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	4a0f      	ldr	r2, [pc, #60]	@ (8001060 <Safety_Process_Digital_Sensors+0xc8>)
 8001024:	015b      	lsls	r3, r3, #5
 8001026:	4413      	add	r3, r2
 8001028:	3310      	adds	r3, #16
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
                g_digital_sensors[i].sensor_state = 0;
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	4a0b      	ldr	r2, [pc, #44]	@ (8001060 <Safety_Process_Digital_Sensors+0xc8>)
 8001032:	015b      	lsls	r3, r3, #5
 8001034:	4413      	add	r3, r2
 8001036:	3306      	adds	r3, #6
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
                g_digital_sensors[i].alarm_flags = 0;
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	4a08      	ldr	r2, [pc, #32]	@ (8001060 <Safety_Process_Digital_Sensors+0xc8>)
 8001040:	015b      	lsls	r3, r3, #5
 8001042:	4413      	add	r3, r2
 8001044:	331c      	adds	r3, #28
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < DIGITAL_SENSOR_COUNT; i++) {
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	3301      	adds	r3, #1
 800104e:	71fb      	strb	r3, [r7, #7]
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	2b03      	cmp	r3, #3
 8001054:	d9ab      	bls.n	8000fae <Safety_Process_Digital_Sensors+0x16>
            }
        }
    }
    
    return overall_status;
 8001056:	79bb      	ldrb	r3, [r7, #6]
}
 8001058:	4618      	mov	r0, r3
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	bd90      	pop	{r4, r7, pc}
 8001060:	2000018c 	.word	0x2000018c

08001064 <initializeModbusRegisters>:
uint32_t g_corruptionCount = 0;
uint8_t g_receivedIndex = 0;



void initializeModbusRegisters(void) {
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
    // Initialize all registers to default values
    
    // System Registers (0x00F0-0x00F6)
    g_holdingRegisters[REG_DEVICE_ID] = DEFAULT_DEVICE_ID;  
 800106a:	4b55      	ldr	r3, [pc, #340]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 800106c:	2205      	movs	r2, #5
 800106e:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
    g_holdingRegisters[REG_CONFIG_BAUDRATE] = DEFAULT_CONFIG_BAUDRATE;
 8001072:	4b53      	ldr	r3, [pc, #332]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 8001074:	2205      	movs	r2, #5
 8001076:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
    g_holdingRegisters[REG_CONFIG_PARITY] = DEFAULT_CONFIG_PARITY;
 800107a:	4b51      	ldr	r3, [pc, #324]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 800107c:	2200      	movs	r2, #0
 800107e:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
    g_holdingRegisters[REG_CONFIG_STOP_BIT] = DEFAULT_CONFIG_STOP_BIT;
 8001082:	4b4f      	ldr	r3, [pc, #316]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 8001084:	2201      	movs	r2, #1
 8001086:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
    g_holdingRegisters[REG_MODULE_TYPE] = DEFAULT_MODULE_TYPE;
 800108a:	4b4d      	ldr	r3, [pc, #308]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 800108c:	2206      	movs	r2, #6
 800108e:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208
    g_holdingRegisters[REG_FIRMWARE_VERSION] = DEFAULT_FIRMWARE_VERSION;
 8001092:	4b4b      	ldr	r3, [pc, #300]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 8001094:	2201      	movs	r2, #1
 8001096:	f8a3 220a 	strh.w	r2, [r3, #522]	@ 0x20a
    g_holdingRegisters[REG_HARDWARE_VERSION] = DEFAULT_HARDWARE_VERSION;
 800109a:	4b49      	ldr	r3, [pc, #292]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 800109c:	2201      	movs	r2, #1
 800109e:	f8a3 220c 	strh.w	r2, [r3, #524]	@ 0x20c
    g_holdingRegisters[REG_SYSTEM_STATUS] = DEFAULT_SYSTEM_STATUS;
 80010a2:	4b47      	ldr	r3, [pc, #284]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	f8a3 220e 	strh.w	r2, [r3, #526]	@ 0x20e
    g_holdingRegisters[REG_SYSTEM_ERROR] = DEFAULT_SYSTEM_ERROR;
 80010aa:	4b45      	ldr	r3, [pc, #276]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
    g_holdingRegisters[REG_RESET_ERROR_COMMAND] = DEFAULT_RESET_ERROR_COMMAND;
 80010b2:	4b43      	ldr	r3, [pc, #268]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
    
    // Safety Module Registers (0x0000-0x000C)
    g_holdingRegisters[REG_ANALOG_1_ENABLE] = DEFAULT_ANALOG_1_ENABLE;
 80010ba:	4b41      	ldr	r3, [pc, #260]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010bc:	2200      	movs	r2, #0
 80010be:	869a      	strh	r2, [r3, #52]	@ 0x34
    g_holdingRegisters[REG_ANALOG_2_ENABLE] = DEFAULT_ANALOG_2_ENABLE;
 80010c0:	4b3f      	ldr	r3, [pc, #252]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	86da      	strh	r2, [r3, #54]	@ 0x36
    g_holdingRegisters[REG_ANALOG_3_ENABLE] = DEFAULT_ANALOG_3_ENABLE;
 80010c6:	4b3e      	ldr	r3, [pc, #248]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	871a      	strh	r2, [r3, #56]	@ 0x38
    g_holdingRegisters[REG_ANALOG_4_ENABLE] = DEFAULT_ANALOG_4_ENABLE;
 80010cc:	4b3c      	ldr	r3, [pc, #240]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	875a      	strh	r2, [r3, #58]	@ 0x3a
    g_holdingRegisters[REG_ANALOG_COEFFICIENT] = DEFAULT_ANALOG_COEFFICIENT;
 80010d2:	4b3b      	ldr	r3, [pc, #236]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010d4:	f640 22e2 	movw	r2, #2786	@ 0xae2
 80010d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    g_holdingRegisters[REG_ANALOG_CALIBRATION] = DEFAULT_ANALOG_CALIBRATION;
 80010da:	4b39      	ldr	r3, [pc, #228]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010dc:	2273      	movs	r2, #115	@ 0x73
 80010de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    g_holdingRegisters[REG_DI1_ENABLE] = DEFAULT_DI1_ENABLE;
 80010e0:	4b37      	ldr	r3, [pc, #220]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    g_holdingRegisters[REG_DI2_ENABLE] = DEFAULT_DI2_ENABLE;
 80010e8:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
    g_holdingRegisters[REG_DI3_ENABLE] = DEFAULT_DI3_ENABLE;
 80010f0:	4b33      	ldr	r3, [pc, #204]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    g_holdingRegisters[REG_DI4_ENABLE] = DEFAULT_DI4_ENABLE;
 80010f8:	4b31      	ldr	r3, [pc, #196]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    g_holdingRegisters[REG_RELAY1_CONTROL] = DEFAULT_RELAY1_CONTROL;
 8001100:	4b2f      	ldr	r3, [pc, #188]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 8001102:	2200      	movs	r2, #0
 8001104:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
    g_holdingRegisters[REG_RELAY2_CONTROL] = DEFAULT_RELAY2_CONTROL;
 8001108:	4b2d      	ldr	r3, [pc, #180]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 800110a:	2200      	movs	r2, #0
 800110c:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
    g_holdingRegisters[REG_RELAY3_CONTROL] = DEFAULT_RELAY3_CONTROL;
 8001110:	4b2b      	ldr	r3, [pc, #172]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 8001112:	2200      	movs	r2, #0
 8001114:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    g_holdingRegisters[REG_RELAY4_CONTROL] = DEFAULT_RELAY4_CONTROL;
 8001118:	4b29      	ldr	r3, [pc, #164]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 800111a:	2200      	movs	r2, #0
 800111c:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
    g_holdingRegisters[REG_SAFETY_ZONE1_THRESHOLD] = DEFAULT_SAFETY_ZONE1_THRESHOLD;
 8001120:	4b27      	ldr	r3, [pc, #156]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 8001122:	221e      	movs	r2, #30
 8001124:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    g_holdingRegisters[REG_SAFETY_ZONE2_THRESHOLD] = DEFAULT_SAFETY_ZONE2_THRESHOLD;
 8001128:	4b25      	ldr	r3, [pc, #148]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 800112a:	2232      	movs	r2, #50	@ 0x32
 800112c:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
    g_holdingRegisters[REG_SAFETY_ZONE3_THRESHOLD] = DEFAULT_SAFETY_ZONE3_THRESHOLD;
 8001130:	4b23      	ldr	r3, [pc, #140]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 8001132:	223c      	movs	r2, #60	@ 0x3c
 8001134:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
    g_holdingRegisters[REG_SAFETY_ZONE4_THRESHOLD] = DEFAULT_SAFETY_ZONE4_THRESHOLD;
 8001138:	4b21      	ldr	r3, [pc, #132]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 800113a:	2246      	movs	r2, #70	@ 0x46
 800113c:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
    g_holdingRegisters[REG_PROXIMITY_THRESHOLD] = DEFAULT_PROXIMITY_THRESHOLD;
 8001140:	4b1f      	ldr	r3, [pc, #124]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 8001142:	2264      	movs	r2, #100	@ 0x64
 8001144:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
    g_holdingRegisters[REG_SAFETY_RESPONSE_TIME] = DEFAULT_SAFETY_RESPONSE_TIME;
 8001148:	4b1d      	ldr	r3, [pc, #116]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 800114a:	2232      	movs	r2, #50	@ 0x32
 800114c:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
    g_holdingRegisters[REG_AUTO_RESET_ENABLE] = DEFAULT_AUTO_RESET_ENABLE;
 8001150:	4b1b      	ldr	r3, [pc, #108]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 8001152:	2200      	movs	r2, #0
 8001154:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
    g_holdingRegisters[REG_SAFETY_MODE] = DEFAULT_SAFETY_MODE;
 8001158:	4b19      	ldr	r3, [pc, #100]	@ (80011c0 <initializeModbusRegisters+0x15c>)
 800115a:	2201      	movs	r2, #1
 800115c:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
    

    // Initialize other arrays
    for (int i = 0; i < INPUT_REG_COUNT; i++) {
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	e007      	b.n	8001176 <initializeModbusRegisters+0x112>
        g_inputRegisters[i] = 0;
 8001166:	4a17      	ldr	r2, [pc, #92]	@ (80011c4 <initializeModbusRegisters+0x160>)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	2100      	movs	r1, #0
 800116c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < INPUT_REG_COUNT; i++) {
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	3301      	adds	r3, #1
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	2b04      	cmp	r3, #4
 800117a:	ddf4      	ble.n	8001166 <initializeModbusRegisters+0x102>
    }
    
    for (int i = 0; i < COIL_COUNT; i++) {
 800117c:	2300      	movs	r3, #0
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	e007      	b.n	8001192 <initializeModbusRegisters+0x12e>
        g_coils[i] = 0;
 8001182:	4a11      	ldr	r2, [pc, #68]	@ (80011c8 <initializeModbusRegisters+0x164>)
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	4413      	add	r3, r2
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < COIL_COUNT; i++) {
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	3301      	adds	r3, #1
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	2b07      	cmp	r3, #7
 8001196:	ddf4      	ble.n	8001182 <initializeModbusRegisters+0x11e>
    }
    
    for (int i = 0; i < DISCRETE_COUNT; i++) {
 8001198:	2300      	movs	r3, #0
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	e007      	b.n	80011ae <initializeModbusRegisters+0x14a>
        g_discreteInputs[i] = 0;
 800119e:	4a0b      	ldr	r2, [pc, #44]	@ (80011cc <initializeModbusRegisters+0x168>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4413      	add	r3, r2
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < DISCRETE_COUNT; i++) {
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3301      	adds	r3, #1
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2b03      	cmp	r3, #3
 80011b2:	ddf4      	ble.n	800119e <initializeModbusRegisters+0x13a>
    }
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	3714      	adds	r7, #20
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr
 80011c0:	20000214 	.word	0x20000214
 80011c4:	2000046c 	.word	0x2000046c
 80011c8:	20000478 	.word	0x20000478
 80011cc:	20000480 	.word	0x20000480

080011d0 <calcCRC>:


uint16_t calcCRC(uint8_t *buf, int len) {
 80011d0:	b480      	push	{r7}
 80011d2:	b087      	sub	sp, #28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 80011da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011de:	82fb      	strh	r3, [r7, #22]
    for (int pos = 0; pos < len; pos++) {
 80011e0:	2300      	movs	r3, #0
 80011e2:	613b      	str	r3, [r7, #16]
 80011e4:	e026      	b.n	8001234 <calcCRC+0x64>
        crc ^= (uint16_t)buf[pos];
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	4413      	add	r3, r2
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	461a      	mov	r2, r3
 80011f0:	8afb      	ldrh	r3, [r7, #22]
 80011f2:	4053      	eors	r3, r2
 80011f4:	82fb      	strh	r3, [r7, #22]
        for (int i = 8; i != 0; i--) {
 80011f6:	2308      	movs	r3, #8
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	e015      	b.n	8001228 <calcCRC+0x58>
            if ((crc & 0x0001) != 0) {
 80011fc:	8afb      	ldrh	r3, [r7, #22]
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00a      	beq.n	800121c <calcCRC+0x4c>
                crc >>= 1;
 8001206:	8afb      	ldrh	r3, [r7, #22]
 8001208:	085b      	lsrs	r3, r3, #1
 800120a:	82fb      	strh	r3, [r7, #22]
                crc ^= 0xA001;
 800120c:	8afb      	ldrh	r3, [r7, #22]
 800120e:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8001212:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8001216:	43db      	mvns	r3, r3
 8001218:	82fb      	strh	r3, [r7, #22]
 800121a:	e002      	b.n	8001222 <calcCRC+0x52>
            } else {
                crc >>= 1;
 800121c:	8afb      	ldrh	r3, [r7, #22]
 800121e:	085b      	lsrs	r3, r3, #1
 8001220:	82fb      	strh	r3, [r7, #22]
        for (int i = 8; i != 0; i--) {
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	3b01      	subs	r3, #1
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1e6      	bne.n	80011fc <calcCRC+0x2c>
    for (int pos = 0; pos < len; pos++) {
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	3301      	adds	r3, #1
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	693a      	ldr	r2, [r7, #16]
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	429a      	cmp	r2, r3
 800123a:	dbd4      	blt.n	80011e6 <calcCRC+0x16>
            }
        }
    }
    return crc;
 800123c:	8afb      	ldrh	r3, [r7, #22]
}
 800123e:	4618      	mov	r0, r3
 8001240:	371c      	adds	r7, #28
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr

08001248 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a2d      	ldr	r2, [pc, #180]	@ (800130c <HAL_UART_RxCpltCallback+0xc4>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d154      	bne.n	8001304 <HAL_UART_RxCpltCallback+0xbc>
        g_lastUARTActivity = HAL_GetTick();
 800125a:	f001 f819 	bl	8002290 <HAL_GetTick>
 800125e:	4603      	mov	r3, r0
 8001260:	4a2b      	ldr	r2, [pc, #172]	@ (8001310 <HAL_UART_RxCpltCallback+0xc8>)
 8001262:	6013      	str	r3, [r2, #0]
        
        if (rxIndex < RX_BUFFER_SIZE - 1) {
 8001264:	4b2b      	ldr	r3, [pc, #172]	@ (8001314 <HAL_UART_RxCpltCallback+0xcc>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2bff      	cmp	r3, #255	@ 0xff
 800126a:	d03b      	beq.n	80012e4 <HAL_UART_RxCpltCallback+0x9c>
            rxBuffer[rxIndex++] = huart->Instance->DR;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	6859      	ldr	r1, [r3, #4]
 8001272:	4b28      	ldr	r3, [pc, #160]	@ (8001314 <HAL_UART_RxCpltCallback+0xcc>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	1c5a      	adds	r2, r3, #1
 8001278:	b2d0      	uxtb	r0, r2
 800127a:	4a26      	ldr	r2, [pc, #152]	@ (8001314 <HAL_UART_RxCpltCallback+0xcc>)
 800127c:	7010      	strb	r0, [r2, #0]
 800127e:	461a      	mov	r2, r3
 8001280:	b2c9      	uxtb	r1, r1
 8001282:	4b25      	ldr	r3, [pc, #148]	@ (8001318 <HAL_UART_RxCpltCallback+0xd0>)
 8001284:	5499      	strb	r1, [r3, r2]
            frameReceived = 1;
 8001286:	4b25      	ldr	r3, [pc, #148]	@ (800131c <HAL_UART_RxCpltCallback+0xd4>)
 8001288:	2201      	movs	r2, #1
 800128a:	701a      	strb	r2, [r3, #0]
            
            if (rxIndex >= 6) {
 800128c:	4b21      	ldr	r3, [pc, #132]	@ (8001314 <HAL_UART_RxCpltCallback+0xcc>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b05      	cmp	r3, #5
 8001292:	d92d      	bls.n	80012f0 <HAL_UART_RxCpltCallback+0xa8>
                uint8_t expectedLength = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	73fb      	strb	r3, [r7, #15]
                if (rxBuffer[1] == 3 || rxBuffer[1] == 6) {
 8001298:	4b1f      	ldr	r3, [pc, #124]	@ (8001318 <HAL_UART_RxCpltCallback+0xd0>)
 800129a:	785b      	ldrb	r3, [r3, #1]
 800129c:	2b03      	cmp	r3, #3
 800129e:	d003      	beq.n	80012a8 <HAL_UART_RxCpltCallback+0x60>
 80012a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001318 <HAL_UART_RxCpltCallback+0xd0>)
 80012a2:	785b      	ldrb	r3, [r3, #1]
 80012a4:	2b06      	cmp	r3, #6
 80012a6:	d102      	bne.n	80012ae <HAL_UART_RxCpltCallback+0x66>
                    expectedLength = 8;
 80012a8:	2308      	movs	r3, #8
 80012aa:	73fb      	strb	r3, [r7, #15]
 80012ac:	e012      	b.n	80012d4 <HAL_UART_RxCpltCallback+0x8c>
                } else if (rxBuffer[1] == 4) {
 80012ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001318 <HAL_UART_RxCpltCallback+0xd0>)
 80012b0:	785b      	ldrb	r3, [r3, #1]
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d102      	bne.n	80012bc <HAL_UART_RxCpltCallback+0x74>
                    expectedLength = 8;
 80012b6:	2308      	movs	r3, #8
 80012b8:	73fb      	strb	r3, [r7, #15]
 80012ba:	e00b      	b.n	80012d4 <HAL_UART_RxCpltCallback+0x8c>
                } else if (rxBuffer[1] == 16) {
 80012bc:	4b16      	ldr	r3, [pc, #88]	@ (8001318 <HAL_UART_RxCpltCallback+0xd0>)
 80012be:	785b      	ldrb	r3, [r3, #1]
 80012c0:	2b10      	cmp	r3, #16
 80012c2:	d107      	bne.n	80012d4 <HAL_UART_RxCpltCallback+0x8c>
                    if (rxIndex >= 7) {
 80012c4:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <HAL_UART_RxCpltCallback+0xcc>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b06      	cmp	r3, #6
 80012ca:	d903      	bls.n	80012d4 <HAL_UART_RxCpltCallback+0x8c>
                        expectedLength = 9 + rxBuffer[6];
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <HAL_UART_RxCpltCallback+0xd0>)
 80012ce:	799b      	ldrb	r3, [r3, #6]
 80012d0:	3309      	adds	r3, #9
 80012d2:	73fb      	strb	r3, [r7, #15]
                    }
                }
                
                if (rxIndex >= expectedLength) {
 80012d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <HAL_UART_RxCpltCallback+0xcc>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	7bfa      	ldrb	r2, [r7, #15]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d808      	bhi.n	80012f0 <HAL_UART_RxCpltCallback+0xa8>
                    processModbusFrame();
 80012de:	f000 f865 	bl	80013ac <processModbusFrame>
 80012e2:	e005      	b.n	80012f0 <HAL_UART_RxCpltCallback+0xa8>
                }
            }
        } else {
            rxIndex = 0;
 80012e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001314 <HAL_UART_RxCpltCallback+0xcc>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	701a      	strb	r2, [r3, #0]
            frameReceived = 0;
 80012ea:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <HAL_UART_RxCpltCallback+0xd4>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart2, &rxBuffer[rxIndex], 1);
 80012f0:	4b08      	ldr	r3, [pc, #32]	@ (8001314 <HAL_UART_RxCpltCallback+0xcc>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b08      	ldr	r3, [pc, #32]	@ (8001318 <HAL_UART_RxCpltCallback+0xd0>)
 80012f8:	4413      	add	r3, r2
 80012fa:	2201      	movs	r2, #1
 80012fc:	4619      	mov	r1, r3
 80012fe:	4808      	ldr	r0, [pc, #32]	@ (8001320 <HAL_UART_RxCpltCallback+0xd8>)
 8001300:	f003 fcef 	bl	8004ce2 <HAL_UART_Receive_IT>
    }
}
 8001304:	bf00      	nop
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40004400 	.word	0x40004400
 8001310:	2000058c 	.word	0x2000058c
 8001314:	20000588 	.word	0x20000588
 8001318:	20000488 	.word	0x20000488
 800131c:	20000589 	.word	0x20000589
 8001320:	2000064c 	.word	0x2000064c

08001324 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a0c      	ldr	r2, [pc, #48]	@ (8001364 <HAL_UART_ErrorCallback+0x40>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d112      	bne.n	800135c <HAL_UART_ErrorCallback+0x38>
        rxIndex = 0;
 8001336:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <HAL_UART_ErrorCallback+0x44>)
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]
        frameReceived = 0;
 800133c:	4b0b      	ldr	r3, [pc, #44]	@ (800136c <HAL_UART_ErrorCallback+0x48>)
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
        HAL_UART_Abort(&huart2);
 8001342:	480b      	ldr	r0, [pc, #44]	@ (8001370 <HAL_UART_ErrorCallback+0x4c>)
 8001344:	f003 fcf2 	bl	8004d2c <HAL_UART_Abort>
        HAL_UART_Receive_IT(&huart2, &rxBuffer[rxIndex], 1);
 8001348:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <HAL_UART_ErrorCallback+0x44>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	461a      	mov	r2, r3
 800134e:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <HAL_UART_ErrorCallback+0x50>)
 8001350:	4413      	add	r3, r2
 8001352:	2201      	movs	r2, #1
 8001354:	4619      	mov	r1, r3
 8001356:	4806      	ldr	r0, [pc, #24]	@ (8001370 <HAL_UART_ErrorCallback+0x4c>)
 8001358:	f003 fcc3 	bl	8004ce2 <HAL_UART_Receive_IT>
    }
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40004400 	.word	0x40004400
 8001368:	20000588 	.word	0x20000588
 800136c:	20000589 	.word	0x20000589
 8001370:	2000064c 	.word	0x2000064c
 8001374:	20000488 	.word	0x20000488

08001378 <resetUARTCommunication>:

void resetUARTCommunication(void) {
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
    HAL_UART_Abort(&huart2);
 800137c:	4807      	ldr	r0, [pc, #28]	@ (800139c <resetUARTCommunication+0x24>)
 800137e:	f003 fcd5 	bl	8004d2c <HAL_UART_Abort>
    rxIndex = 0;
 8001382:	4b07      	ldr	r3, [pc, #28]	@ (80013a0 <resetUARTCommunication+0x28>)
 8001384:	2200      	movs	r2, #0
 8001386:	701a      	strb	r2, [r3, #0]
    frameReceived = 0;
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <resetUARTCommunication+0x2c>)
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart2, &rxBuffer[0], 1);
 800138e:	2201      	movs	r2, #1
 8001390:	4905      	ldr	r1, [pc, #20]	@ (80013a8 <resetUARTCommunication+0x30>)
 8001392:	4802      	ldr	r0, [pc, #8]	@ (800139c <resetUARTCommunication+0x24>)
 8001394:	f003 fca5 	bl	8004ce2 <HAL_UART_Receive_IT>
}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000064c 	.word	0x2000064c
 80013a0:	20000588 	.word	0x20000588
 80013a4:	20000589 	.word	0x20000589
 80013a8:	20000488 	.word	0x20000488

080013ac <processModbusFrame>:

void processModbusFrame(void) {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b0ca      	sub	sp, #296	@ 0x128
 80013b0:	af00      	add	r7, sp, #0
    if (rxIndex < 6) return;
 80013b2:	4ba2      	ldr	r3, [pc, #648]	@ (800163c <processModbusFrame+0x290>)
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2b05      	cmp	r3, #5
 80013b8:	f240 8299 	bls.w	80018ee <processModbusFrame+0x542>
    if (rxBuffer[0] != MODBUS_SLAVE_ADDRESS) return;
 80013bc:	4ba0      	ldr	r3, [pc, #640]	@ (8001640 <processModbusFrame+0x294>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b05      	cmp	r3, #5
 80013c2:	f040 8296 	bne.w	80018f2 <processModbusFrame+0x546>

    uint16_t crc = calcCRC(rxBuffer, rxIndex - 2);
 80013c6:	4b9d      	ldr	r3, [pc, #628]	@ (800163c <processModbusFrame+0x290>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	3b02      	subs	r3, #2
 80013cc:	4619      	mov	r1, r3
 80013ce:	489c      	ldr	r0, [pc, #624]	@ (8001640 <processModbusFrame+0x294>)
 80013d0:	f7ff fefe 	bl	80011d0 <calcCRC>
 80013d4:	4603      	mov	r3, r0
 80013d6:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    if (rxBuffer[rxIndex - 2] != (crc & 0xFF) || rxBuffer[rxIndex - 1] != (crc >> 8)) {
 80013da:	4b98      	ldr	r3, [pc, #608]	@ (800163c <processModbusFrame+0x290>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	3b02      	subs	r3, #2
 80013e0:	4a97      	ldr	r2, [pc, #604]	@ (8001640 <processModbusFrame+0x294>)
 80013e2:	5cd3      	ldrb	r3, [r2, r3]
 80013e4:	461a      	mov	r2, r3
 80013e6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	429a      	cmp	r2, r3
 80013ee:	f040 8282 	bne.w	80018f6 <processModbusFrame+0x54a>
 80013f2:	4b92      	ldr	r3, [pc, #584]	@ (800163c <processModbusFrame+0x290>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	4a91      	ldr	r2, [pc, #580]	@ (8001640 <processModbusFrame+0x294>)
 80013fa:	5cd3      	ldrb	r3, [r2, r3]
 80013fc:	461a      	mov	r2, r3
 80013fe:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001402:	0a1b      	lsrs	r3, r3, #8
 8001404:	b29b      	uxth	r3, r3
 8001406:	429a      	cmp	r2, r3
 8001408:	f040 8275 	bne.w	80018f6 <processModbusFrame+0x54a>
        return;
    }

    uint8_t funcCode = rxBuffer[1];
 800140c:	4b8c      	ldr	r3, [pc, #560]	@ (8001640 <processModbusFrame+0x294>)
 800140e:	785b      	ldrb	r3, [r3, #1]
 8001410:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
    uint8_t txBuffer[256];
    uint8_t txIndex = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    txBuffer[0] = MODBUS_SLAVE_ADDRESS;
 800141a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800141e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001422:	2205      	movs	r2, #5
 8001424:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = funcCode;
 8001426:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800142a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800142e:	f897 2115 	ldrb.w	r2, [r7, #277]	@ 0x115
 8001432:	705a      	strb	r2, [r3, #1]

    if (funcCode == 3) {
 8001434:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8001438:	2b03      	cmp	r3, #3
 800143a:	d17d      	bne.n	8001538 <processModbusFrame+0x18c>
        uint16_t addr = (rxBuffer[2] << 8) | rxBuffer[3];
 800143c:	4b80      	ldr	r3, [pc, #512]	@ (8001640 <processModbusFrame+0x294>)
 800143e:	789b      	ldrb	r3, [r3, #2]
 8001440:	b21b      	sxth	r3, r3
 8001442:	021b      	lsls	r3, r3, #8
 8001444:	b21a      	sxth	r2, r3
 8001446:	4b7e      	ldr	r3, [pc, #504]	@ (8001640 <processModbusFrame+0x294>)
 8001448:	78db      	ldrb	r3, [r3, #3]
 800144a:	b21b      	sxth	r3, r3
 800144c:	4313      	orrs	r3, r2
 800144e:	b21b      	sxth	r3, r3
 8001450:	f8a7 3104 	strh.w	r3, [r7, #260]	@ 0x104
        uint16_t qty = (rxBuffer[4] << 8) | rxBuffer[5];
 8001454:	4b7a      	ldr	r3, [pc, #488]	@ (8001640 <processModbusFrame+0x294>)
 8001456:	791b      	ldrb	r3, [r3, #4]
 8001458:	b21b      	sxth	r3, r3
 800145a:	021b      	lsls	r3, r3, #8
 800145c:	b21a      	sxth	r2, r3
 800145e:	4b78      	ldr	r3, [pc, #480]	@ (8001640 <processModbusFrame+0x294>)
 8001460:	795b      	ldrb	r3, [r3, #5]
 8001462:	b21b      	sxth	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	b21b      	sxth	r3, r3
 8001468:	f8a7 3102 	strh.w	r3, [r7, #258]	@ 0x102
        if (addr + qty <= HOLDING_REG_COUNT) {
 800146c:	f8b7 2104 	ldrh.w	r2, [r7, #260]	@ 0x104
 8001470:	f8b7 3102 	ldrh.w	r3, [r7, #258]	@ 0x102
 8001474:	4413      	add	r3, r2
 8001476:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800147a:	dc46      	bgt.n	800150a <processModbusFrame+0x15e>
            txBuffer[2] = qty * 2;
 800147c:	f8b7 3102 	ldrh.w	r3, [r7, #258]	@ 0x102
 8001480:	b2db      	uxtb	r3, r3
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	b2da      	uxtb	r2, r3
 8001486:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800148a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800148e:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 8001490:	2303      	movs	r3, #3
 8001492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            for (int i = 0; i < qty; i++) {
 8001496:	2300      	movs	r3, #0
 8001498:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800149c:	e02e      	b.n	80014fc <processModbusFrame+0x150>
                txBuffer[txIndex++] = g_holdingRegisters[addr + i] >> 8;
 800149e:	f8b7 2104 	ldrh.w	r2, [r7, #260]	@ 0x104
 80014a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80014a6:	4413      	add	r3, r2
 80014a8:	4a66      	ldr	r2, [pc, #408]	@ (8001644 <processModbusFrame+0x298>)
 80014aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014ae:	0a1b      	lsrs	r3, r3, #8
 80014b0:	b299      	uxth	r1, r3
 80014b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80014b6:	1c5a      	adds	r2, r3, #1
 80014b8:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 80014bc:	461a      	mov	r2, r3
 80014be:	b2c9      	uxtb	r1, r1
 80014c0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80014c4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014c8:	5499      	strb	r1, [r3, r2]
                txBuffer[txIndex++] = g_holdingRegisters[addr + i] & 0xFF;
 80014ca:	f8b7 2104 	ldrh.w	r2, [r7, #260]	@ 0x104
 80014ce:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80014d2:	4413      	add	r3, r2
 80014d4:	4a5b      	ldr	r2, [pc, #364]	@ (8001644 <processModbusFrame+0x298>)
 80014d6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80014da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80014de:	1c5a      	adds	r2, r3, #1
 80014e0:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 80014e4:	461a      	mov	r2, r3
 80014e6:	b2c9      	uxtb	r1, r1
 80014e8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80014ec:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014f0:	5499      	strb	r1, [r3, r2]
            for (int i = 0; i < qty; i++) {
 80014f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80014f6:	3301      	adds	r3, #1
 80014f8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80014fc:	f8b7 3102 	ldrh.w	r3, [r7, #258]	@ 0x102
 8001500:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8001504:	429a      	cmp	r2, r3
 8001506:	dbca      	blt.n	800149e <processModbusFrame+0xf2>
 8001508:	e1b4      	b.n	8001874 <processModbusFrame+0x4c8>
            }
        } else {
            txBuffer[1] |= 0x80;
 800150a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800150e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001512:	785b      	ldrb	r3, [r3, #1]
 8001514:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001518:	b2da      	uxtb	r2, r3
 800151a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800151e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001522:	705a      	strb	r2, [r3, #1]
            txBuffer[2] = 0x02;
 8001524:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001528:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800152c:	2202      	movs	r2, #2
 800152e:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 8001530:	2303      	movs	r3, #3
 8001532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 8001536:	e19d      	b.n	8001874 <processModbusFrame+0x4c8>
        }
    } else if (funcCode == 4) {
 8001538:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800153c:	2b04      	cmp	r3, #4
 800153e:	f040 8085 	bne.w	800164c <processModbusFrame+0x2a0>
        uint16_t addr = (rxBuffer[2] << 8) | rxBuffer[3];
 8001542:	4b3f      	ldr	r3, [pc, #252]	@ (8001640 <processModbusFrame+0x294>)
 8001544:	789b      	ldrb	r3, [r3, #2]
 8001546:	b21b      	sxth	r3, r3
 8001548:	021b      	lsls	r3, r3, #8
 800154a:	b21a      	sxth	r2, r3
 800154c:	4b3c      	ldr	r3, [pc, #240]	@ (8001640 <processModbusFrame+0x294>)
 800154e:	78db      	ldrb	r3, [r3, #3]
 8001550:	b21b      	sxth	r3, r3
 8001552:	4313      	orrs	r3, r2
 8001554:	b21b      	sxth	r3, r3
 8001556:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
        uint16_t qty = (rxBuffer[4] << 8) | rxBuffer[5];
 800155a:	4b39      	ldr	r3, [pc, #228]	@ (8001640 <processModbusFrame+0x294>)
 800155c:	791b      	ldrb	r3, [r3, #4]
 800155e:	b21b      	sxth	r3, r3
 8001560:	021b      	lsls	r3, r3, #8
 8001562:	b21a      	sxth	r2, r3
 8001564:	4b36      	ldr	r3, [pc, #216]	@ (8001640 <processModbusFrame+0x294>)
 8001566:	795b      	ldrb	r3, [r3, #5]
 8001568:	b21b      	sxth	r3, r3
 800156a:	4313      	orrs	r3, r2
 800156c:	b21b      	sxth	r3, r3
 800156e:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
        if (addr + qty <= INPUT_REG_COUNT) {
 8001572:	f8b7 2108 	ldrh.w	r2, [r7, #264]	@ 0x108
 8001576:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800157a:	4413      	add	r3, r2
 800157c:	2b05      	cmp	r3, #5
 800157e:	dc46      	bgt.n	800160e <processModbusFrame+0x262>
            txBuffer[2] = qty * 2;
 8001580:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8001584:	b2db      	uxtb	r3, r3
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	b2da      	uxtb	r2, r3
 800158a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800158e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001592:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 8001594:	2303      	movs	r3, #3
 8001596:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            for (int i = 0; i < qty; i++) {
 800159a:	2300      	movs	r3, #0
 800159c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80015a0:	e02e      	b.n	8001600 <processModbusFrame+0x254>
                txBuffer[txIndex++] = g_inputRegisters[addr + i] >> 8;
 80015a2:	f8b7 2108 	ldrh.w	r2, [r7, #264]	@ 0x108
 80015a6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80015aa:	4413      	add	r3, r2
 80015ac:	4a26      	ldr	r2, [pc, #152]	@ (8001648 <processModbusFrame+0x29c>)
 80015ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015b2:	0a1b      	lsrs	r3, r3, #8
 80015b4:	b299      	uxth	r1, r3
 80015b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80015ba:	1c5a      	adds	r2, r3, #1
 80015bc:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 80015c0:	461a      	mov	r2, r3
 80015c2:	b2c9      	uxtb	r1, r1
 80015c4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80015c8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80015cc:	5499      	strb	r1, [r3, r2]
                txBuffer[txIndex++] = g_inputRegisters[addr + i] & 0xFF;
 80015ce:	f8b7 2108 	ldrh.w	r2, [r7, #264]	@ 0x108
 80015d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80015d6:	4413      	add	r3, r2
 80015d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001648 <processModbusFrame+0x29c>)
 80015da:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80015de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80015e2:	1c5a      	adds	r2, r3, #1
 80015e4:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 80015e8:	461a      	mov	r2, r3
 80015ea:	b2c9      	uxtb	r1, r1
 80015ec:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80015f0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80015f4:	5499      	strb	r1, [r3, r2]
            for (int i = 0; i < qty; i++) {
 80015f6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80015fa:	3301      	adds	r3, #1
 80015fc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001600:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8001604:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001608:	429a      	cmp	r2, r3
 800160a:	dbca      	blt.n	80015a2 <processModbusFrame+0x1f6>
 800160c:	e132      	b.n	8001874 <processModbusFrame+0x4c8>
            }
        } else {
            txBuffer[1] |= 0x80;
 800160e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001612:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001616:	785b      	ldrb	r3, [r3, #1]
 8001618:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800161c:	b2da      	uxtb	r2, r3
 800161e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001622:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001626:	705a      	strb	r2, [r3, #1]
            txBuffer[2] = 0x02;
 8001628:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800162c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001630:	2202      	movs	r2, #2
 8001632:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 8001634:	2303      	movs	r3, #3
 8001636:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 800163a:	e11b      	b.n	8001874 <processModbusFrame+0x4c8>
 800163c:	20000588 	.word	0x20000588
 8001640:	20000488 	.word	0x20000488
 8001644:	20000214 	.word	0x20000214
 8001648:	2000046c 	.word	0x2000046c
        }
    } else if (funcCode == 6) {
 800164c:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8001650:	2b06      	cmp	r3, #6
 8001652:	d168      	bne.n	8001726 <processModbusFrame+0x37a>
        uint16_t addr = (rxBuffer[2] << 8) | rxBuffer[3];
 8001654:	4baa      	ldr	r3, [pc, #680]	@ (8001900 <processModbusFrame+0x554>)
 8001656:	789b      	ldrb	r3, [r3, #2]
 8001658:	b21b      	sxth	r3, r3
 800165a:	021b      	lsls	r3, r3, #8
 800165c:	b21a      	sxth	r2, r3
 800165e:	4ba8      	ldr	r3, [pc, #672]	@ (8001900 <processModbusFrame+0x554>)
 8001660:	78db      	ldrb	r3, [r3, #3]
 8001662:	b21b      	sxth	r3, r3
 8001664:	4313      	orrs	r3, r2
 8001666:	b21b      	sxth	r3, r3
 8001668:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
        uint16_t value = (rxBuffer[4] << 8) | rxBuffer[5];
 800166c:	4ba4      	ldr	r3, [pc, #656]	@ (8001900 <processModbusFrame+0x554>)
 800166e:	791b      	ldrb	r3, [r3, #4]
 8001670:	b21b      	sxth	r3, r3
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	b21a      	sxth	r2, r3
 8001676:	4ba2      	ldr	r3, [pc, #648]	@ (8001900 <processModbusFrame+0x554>)
 8001678:	795b      	ldrb	r3, [r3, #5]
 800167a:	b21b      	sxth	r3, r3
 800167c:	4313      	orrs	r3, r2
 800167e:	b21b      	sxth	r3, r3
 8001680:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
        if (addr < HOLDING_REG_COUNT) {
 8001684:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001688:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800168c:	d234      	bcs.n	80016f8 <processModbusFrame+0x34c>
            g_holdingRegisters[addr] = value;
 800168e:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001692:	499c      	ldr	r1, [pc, #624]	@ (8001904 <processModbusFrame+0x558>)
 8001694:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 8001698:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            
            // Handle special register writes
            if (addr == REG_RESET_ERROR_COMMAND && value == 1) {
 800169c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80016a0:	f240 1209 	movw	r2, #265	@ 0x109
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d107      	bne.n	80016b8 <processModbusFrame+0x30c>
 80016a8:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d103      	bne.n	80016b8 <processModbusFrame+0x30c>
                g_holdingRegisters[REG_SYSTEM_ERROR] = 0;
 80016b0:	4b94      	ldr	r3, [pc, #592]	@ (8001904 <processModbusFrame+0x558>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
            }
            
            txBuffer[2] = rxBuffer[2];
 80016b8:	4b91      	ldr	r3, [pc, #580]	@ (8001900 <processModbusFrame+0x554>)
 80016ba:	789a      	ldrb	r2, [r3, #2]
 80016bc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80016c0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80016c4:	709a      	strb	r2, [r3, #2]
            txBuffer[3] = rxBuffer[3];
 80016c6:	4b8e      	ldr	r3, [pc, #568]	@ (8001900 <processModbusFrame+0x554>)
 80016c8:	78da      	ldrb	r2, [r3, #3]
 80016ca:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80016ce:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80016d2:	70da      	strb	r2, [r3, #3]
            txBuffer[4] = rxBuffer[4];
 80016d4:	4b8a      	ldr	r3, [pc, #552]	@ (8001900 <processModbusFrame+0x554>)
 80016d6:	791a      	ldrb	r2, [r3, #4]
 80016d8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80016dc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80016e0:	711a      	strb	r2, [r3, #4]
            txBuffer[5] = rxBuffer[5];
 80016e2:	4b87      	ldr	r3, [pc, #540]	@ (8001900 <processModbusFrame+0x554>)
 80016e4:	795a      	ldrb	r2, [r3, #5]
 80016e6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80016ea:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80016ee:	715a      	strb	r2, [r3, #5]
            txIndex = 6;
 80016f0:	2306      	movs	r3, #6
 80016f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 80016f6:	e0bd      	b.n	8001874 <processModbusFrame+0x4c8>
        } else {
            txBuffer[1] |= 0x80;
 80016f8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80016fc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001700:	785b      	ldrb	r3, [r3, #1]
 8001702:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001706:	b2da      	uxtb	r2, r3
 8001708:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800170c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001710:	705a      	strb	r2, [r3, #1]
            txBuffer[2] = 0x02;
 8001712:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001716:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800171a:	2202      	movs	r2, #2
 800171c:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 800171e:	2303      	movs	r3, #3
 8001720:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 8001724:	e0a6      	b.n	8001874 <processModbusFrame+0x4c8>
        }
    } else if (funcCode == 16) {
 8001726:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800172a:	2b10      	cmp	r3, #16
 800172c:	f040 808c 	bne.w	8001848 <processModbusFrame+0x49c>
        uint16_t addr = (rxBuffer[2] << 8) | rxBuffer[3];
 8001730:	4b73      	ldr	r3, [pc, #460]	@ (8001900 <processModbusFrame+0x554>)
 8001732:	789b      	ldrb	r3, [r3, #2]
 8001734:	b21b      	sxth	r3, r3
 8001736:	021b      	lsls	r3, r3, #8
 8001738:	b21a      	sxth	r2, r3
 800173a:	4b71      	ldr	r3, [pc, #452]	@ (8001900 <processModbusFrame+0x554>)
 800173c:	78db      	ldrb	r3, [r3, #3]
 800173e:	b21b      	sxth	r3, r3
 8001740:	4313      	orrs	r3, r2
 8001742:	b21b      	sxth	r3, r3
 8001744:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
        uint16_t qty = (rxBuffer[4] << 8) | rxBuffer[5];
 8001748:	4b6d      	ldr	r3, [pc, #436]	@ (8001900 <processModbusFrame+0x554>)
 800174a:	791b      	ldrb	r3, [r3, #4]
 800174c:	b21b      	sxth	r3, r3
 800174e:	021b      	lsls	r3, r3, #8
 8001750:	b21a      	sxth	r2, r3
 8001752:	4b6b      	ldr	r3, [pc, #428]	@ (8001900 <processModbusFrame+0x554>)
 8001754:	795b      	ldrb	r3, [r3, #5]
 8001756:	b21b      	sxth	r3, r3
 8001758:	4313      	orrs	r3, r2
 800175a:	b21b      	sxth	r3, r3
 800175c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
        uint8_t byteCount = rxBuffer[6];
 8001760:	4b67      	ldr	r3, [pc, #412]	@ (8001900 <processModbusFrame+0x554>)
 8001762:	799b      	ldrb	r3, [r3, #6]
 8001764:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        if (addr + qty <= HOLDING_REG_COUNT && byteCount == qty * 2) {
 8001768:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 800176c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001770:	4413      	add	r3, r2
 8001772:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001776:	dc50      	bgt.n	800181a <processModbusFrame+0x46e>
 8001778:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 800177c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	429a      	cmp	r2, r3
 8001784:	d149      	bne.n	800181a <processModbusFrame+0x46e>
            for (int i = 0; i < qty; i++) {
 8001786:	2300      	movs	r3, #0
 8001788:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800178c:	e01f      	b.n	80017ce <processModbusFrame+0x422>
                g_holdingRegisters[addr + i] = (rxBuffer[7 + i*2] << 8) | rxBuffer[8 + i*2];
 800178e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	3307      	adds	r3, #7
 8001796:	4a5a      	ldr	r2, [pc, #360]	@ (8001900 <processModbusFrame+0x554>)
 8001798:	5cd3      	ldrb	r3, [r2, r3]
 800179a:	b21b      	sxth	r3, r3
 800179c:	021b      	lsls	r3, r3, #8
 800179e:	b21a      	sxth	r2, r3
 80017a0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80017a4:	3304      	adds	r3, #4
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4955      	ldr	r1, [pc, #340]	@ (8001900 <processModbusFrame+0x554>)
 80017aa:	5ccb      	ldrb	r3, [r1, r3]
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	4313      	orrs	r3, r2
 80017b0:	b219      	sxth	r1, r3
 80017b2:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 80017b6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80017ba:	4413      	add	r3, r2
 80017bc:	b289      	uxth	r1, r1
 80017be:	4a51      	ldr	r2, [pc, #324]	@ (8001904 <processModbusFrame+0x558>)
 80017c0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for (int i = 0; i < qty; i++) {
 80017c4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80017c8:	3301      	adds	r3, #1
 80017ca:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80017ce:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80017d2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80017d6:	429a      	cmp	r2, r3
 80017d8:	dbd9      	blt.n	800178e <processModbusFrame+0x3e2>
            }
            txBuffer[2] = rxBuffer[2];
 80017da:	4b49      	ldr	r3, [pc, #292]	@ (8001900 <processModbusFrame+0x554>)
 80017dc:	789a      	ldrb	r2, [r3, #2]
 80017de:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80017e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80017e6:	709a      	strb	r2, [r3, #2]
            txBuffer[3] = rxBuffer[3];
 80017e8:	4b45      	ldr	r3, [pc, #276]	@ (8001900 <processModbusFrame+0x554>)
 80017ea:	78da      	ldrb	r2, [r3, #3]
 80017ec:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80017f0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80017f4:	70da      	strb	r2, [r3, #3]
            txBuffer[4] = rxBuffer[4];
 80017f6:	4b42      	ldr	r3, [pc, #264]	@ (8001900 <processModbusFrame+0x554>)
 80017f8:	791a      	ldrb	r2, [r3, #4]
 80017fa:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80017fe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001802:	711a      	strb	r2, [r3, #4]
            txBuffer[5] = rxBuffer[5];
 8001804:	4b3e      	ldr	r3, [pc, #248]	@ (8001900 <processModbusFrame+0x554>)
 8001806:	795a      	ldrb	r2, [r3, #5]
 8001808:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800180c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001810:	715a      	strb	r2, [r3, #5]
            txIndex = 6;
 8001812:	2306      	movs	r3, #6
 8001814:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 8001818:	e02c      	b.n	8001874 <processModbusFrame+0x4c8>
        } else {
            txBuffer[1] |= 0x80;
 800181a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800181e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001822:	785b      	ldrb	r3, [r3, #1]
 8001824:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001828:	b2da      	uxtb	r2, r3
 800182a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800182e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001832:	705a      	strb	r2, [r3, #1]
            txBuffer[2] = 0x02;
 8001834:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001838:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800183c:	2202      	movs	r2, #2
 800183e:	709a      	strb	r2, [r3, #2]
            txIndex = 3;
 8001840:	2303      	movs	r3, #3
 8001842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 8001846:	e015      	b.n	8001874 <processModbusFrame+0x4c8>
        }
    } else {
        txBuffer[1] |= 0x80;
 8001848:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800184c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001850:	785b      	ldrb	r3, [r3, #1]
 8001852:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001856:	b2da      	uxtb	r2, r3
 8001858:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800185c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001860:	705a      	strb	r2, [r3, #1]
        txBuffer[2] = 0x01;
 8001862:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001866:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800186a:	2201      	movs	r2, #1
 800186c:	709a      	strb	r2, [r3, #2]
        txIndex = 3;
 800186e:	2303      	movs	r3, #3
 8001870:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    }

    crc = calcCRC(txBuffer, txIndex);
 8001874:	f897 2127 	ldrb.w	r2, [r7, #295]	@ 0x127
 8001878:	463b      	mov	r3, r7
 800187a:	4611      	mov	r1, r2
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff fca7 	bl	80011d0 <calcCRC>
 8001882:	4603      	mov	r3, r0
 8001884:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    txBuffer[txIndex++] = crc & 0xFF;
 8001888:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800188c:	1c5a      	adds	r2, r3, #1
 800188e:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 8001892:	461a      	mov	r2, r3
 8001894:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001898:	b2d9      	uxtb	r1, r3
 800189a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800189e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80018a2:	5499      	strb	r1, [r3, r2]
    txBuffer[txIndex++] = crc >> 8;
 80018a4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80018a8:	0a1b      	lsrs	r3, r3, #8
 80018aa:	b299      	uxth	r1, r3
 80018ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80018b0:	1c5a      	adds	r2, r3, #1
 80018b2:	f887 2127 	strb.w	r2, [r7, #295]	@ 0x127
 80018b6:	461a      	mov	r2, r3
 80018b8:	b2c9      	uxtb	r1, r1
 80018ba:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018be:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80018c2:	5499      	strb	r1, [r3, r2]
    
    if (HAL_UART_Transmit(&huart2, txBuffer, txIndex, 100) != HAL_OK) {
 80018c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	4639      	mov	r1, r7
 80018cc:	2364      	movs	r3, #100	@ 0x64
 80018ce:	480e      	ldr	r0, [pc, #56]	@ (8001908 <processModbusFrame+0x55c>)
 80018d0:	f003 f97c 	bl	8004bcc <HAL_UART_Transmit>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d002      	beq.n	80018e0 <processModbusFrame+0x534>
        HAL_UART_Abort(&huart2);
 80018da:	480b      	ldr	r0, [pc, #44]	@ (8001908 <processModbusFrame+0x55c>)
 80018dc:	f003 fa26 	bl	8004d2c <HAL_UART_Abort>

    } else {
    }
    
    rxIndex = 0;
 80018e0:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <processModbusFrame+0x560>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
    frameReceived = 0;
 80018e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001910 <processModbusFrame+0x564>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
 80018ec:	e004      	b.n	80018f8 <processModbusFrame+0x54c>
    if (rxIndex < 6) return;
 80018ee:	bf00      	nop
 80018f0:	e002      	b.n	80018f8 <processModbusFrame+0x54c>
    if (rxBuffer[0] != MODBUS_SLAVE_ADDRESS) return;
 80018f2:	bf00      	nop
 80018f4:	e000      	b.n	80018f8 <processModbusFrame+0x54c>
        return;
 80018f6:	bf00      	nop
}
 80018f8:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	20000488 	.word	0x20000488
 8001904:	20000214 	.word	0x20000214
 8001908:	2000064c 	.word	0x2000064c
 800190c:	20000588 	.word	0x20000588
 8001910:	20000589 	.word	0x20000589

08001914 <updateBaudrate>:

void updateBaudrate(void) {
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
    if(current_baudrate == g_holdingRegisters[REG_CONFIG_BAUDRATE])
 8001918:	4b38      	ldr	r3, [pc, #224]	@ (80019fc <updateBaudrate+0xe8>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	4b38      	ldr	r3, [pc, #224]	@ (8001a00 <updateBaudrate+0xec>)
 8001920:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8001924:	429a      	cmp	r2, r3
 8001926:	d067      	beq.n	80019f8 <updateBaudrate+0xe4>
        return;
    else {
        switch(g_holdingRegisters[REG_CONFIG_BAUDRATE]) {
 8001928:	4b35      	ldr	r3, [pc, #212]	@ (8001a00 <updateBaudrate+0xec>)
 800192a:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 800192e:	3b01      	subs	r3, #1
 8001930:	2b04      	cmp	r3, #4
 8001932:	d853      	bhi.n	80019dc <updateBaudrate+0xc8>
 8001934:	a201      	add	r2, pc, #4	@ (adr r2, 800193c <updateBaudrate+0x28>)
 8001936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800193a:	bf00      	nop
 800193c:	08001951 	.word	0x08001951
 8001940:	0800196d 	.word	0x0800196d
 8001944:	08001989 	.word	0x08001989
 8001948:	080019a5 	.word	0x080019a5
 800194c:	080019c1 	.word	0x080019c1
            case 1:
                current_baudrate = 1;
 8001950:	4b2a      	ldr	r3, [pc, #168]	@ (80019fc <updateBaudrate+0xe8>)
 8001952:	2201      	movs	r2, #1
 8001954:	701a      	strb	r2, [r3, #0]
                huart2.Init.BaudRate = 9600;
 8001956:	4b2b      	ldr	r3, [pc, #172]	@ (8001a04 <updateBaudrate+0xf0>)
 8001958:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800195c:	605a      	str	r2, [r3, #4]
                HAL_UART_DeInit(&huart2);
 800195e:	4829      	ldr	r0, [pc, #164]	@ (8001a04 <updateBaudrate+0xf0>)
 8001960:	f003 f902 	bl	8004b68 <HAL_UART_DeInit>
                HAL_UART_Init(&huart2);
 8001964:	4827      	ldr	r0, [pc, #156]	@ (8001a04 <updateBaudrate+0xf0>)
 8001966:	f003 f8af 	bl	8004ac8 <HAL_UART_Init>
                break;
 800196a:	e046      	b.n	80019fa <updateBaudrate+0xe6>
            case 2:
                current_baudrate = 2;
 800196c:	4b23      	ldr	r3, [pc, #140]	@ (80019fc <updateBaudrate+0xe8>)
 800196e:	2202      	movs	r2, #2
 8001970:	701a      	strb	r2, [r3, #0]
                huart2.Init.BaudRate = 19200;
 8001972:	4b24      	ldr	r3, [pc, #144]	@ (8001a04 <updateBaudrate+0xf0>)
 8001974:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8001978:	605a      	str	r2, [r3, #4]
                HAL_UART_DeInit(&huart2);
 800197a:	4822      	ldr	r0, [pc, #136]	@ (8001a04 <updateBaudrate+0xf0>)
 800197c:	f003 f8f4 	bl	8004b68 <HAL_UART_DeInit>
                HAL_UART_Init(&huart2);
 8001980:	4820      	ldr	r0, [pc, #128]	@ (8001a04 <updateBaudrate+0xf0>)
 8001982:	f003 f8a1 	bl	8004ac8 <HAL_UART_Init>
                break;
 8001986:	e038      	b.n	80019fa <updateBaudrate+0xe6>
            case 3:
                current_baudrate = 3;
 8001988:	4b1c      	ldr	r3, [pc, #112]	@ (80019fc <updateBaudrate+0xe8>)
 800198a:	2203      	movs	r2, #3
 800198c:	701a      	strb	r2, [r3, #0]
                huart2.Init.BaudRate = 38400;
 800198e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a04 <updateBaudrate+0xf0>)
 8001990:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001994:	605a      	str	r2, [r3, #4]
                HAL_UART_DeInit(&huart2);
 8001996:	481b      	ldr	r0, [pc, #108]	@ (8001a04 <updateBaudrate+0xf0>)
 8001998:	f003 f8e6 	bl	8004b68 <HAL_UART_DeInit>
                HAL_UART_Init(&huart2);
 800199c:	4819      	ldr	r0, [pc, #100]	@ (8001a04 <updateBaudrate+0xf0>)
 800199e:	f003 f893 	bl	8004ac8 <HAL_UART_Init>
                break;
 80019a2:	e02a      	b.n	80019fa <updateBaudrate+0xe6>
            case 4:
                current_baudrate = 4;
 80019a4:	4b15      	ldr	r3, [pc, #84]	@ (80019fc <updateBaudrate+0xe8>)
 80019a6:	2204      	movs	r2, #4
 80019a8:	701a      	strb	r2, [r3, #0]
                huart2.Init.BaudRate = 57600;
 80019aa:	4b16      	ldr	r3, [pc, #88]	@ (8001a04 <updateBaudrate+0xf0>)
 80019ac:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 80019b0:	605a      	str	r2, [r3, #4]
                HAL_UART_DeInit(&huart2);
 80019b2:	4814      	ldr	r0, [pc, #80]	@ (8001a04 <updateBaudrate+0xf0>)
 80019b4:	f003 f8d8 	bl	8004b68 <HAL_UART_DeInit>
                HAL_UART_Init(&huart2);
 80019b8:	4812      	ldr	r0, [pc, #72]	@ (8001a04 <updateBaudrate+0xf0>)
 80019ba:	f003 f885 	bl	8004ac8 <HAL_UART_Init>
                break;
 80019be:	e01c      	b.n	80019fa <updateBaudrate+0xe6>
            case 5:
                current_baudrate = 5;
 80019c0:	4b0e      	ldr	r3, [pc, #56]	@ (80019fc <updateBaudrate+0xe8>)
 80019c2:	2205      	movs	r2, #5
 80019c4:	701a      	strb	r2, [r3, #0]
                huart2.Init.BaudRate = 115200;
 80019c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a04 <updateBaudrate+0xf0>)
 80019c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019cc:	605a      	str	r2, [r3, #4]
                HAL_UART_DeInit(&huart2);
 80019ce:	480d      	ldr	r0, [pc, #52]	@ (8001a04 <updateBaudrate+0xf0>)
 80019d0:	f003 f8ca 	bl	8004b68 <HAL_UART_DeInit>
                HAL_UART_Init(&huart2);
 80019d4:	480b      	ldr	r0, [pc, #44]	@ (8001a04 <updateBaudrate+0xf0>)
 80019d6:	f003 f877 	bl	8004ac8 <HAL_UART_Init>
                break;
 80019da:	e00e      	b.n	80019fa <updateBaudrate+0xe6>
            default:
                current_baudrate = 5;
 80019dc:	4b07      	ldr	r3, [pc, #28]	@ (80019fc <updateBaudrate+0xe8>)
 80019de:	2205      	movs	r2, #5
 80019e0:	701a      	strb	r2, [r3, #0]
                huart2.Init.BaudRate = 115200;
 80019e2:	4b08      	ldr	r3, [pc, #32]	@ (8001a04 <updateBaudrate+0xf0>)
 80019e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019e8:	605a      	str	r2, [r3, #4]
                HAL_UART_DeInit(&huart2);
 80019ea:	4806      	ldr	r0, [pc, #24]	@ (8001a04 <updateBaudrate+0xf0>)
 80019ec:	f003 f8bc 	bl	8004b68 <HAL_UART_DeInit>
                HAL_UART_Init(&huart2);
 80019f0:	4804      	ldr	r0, [pc, #16]	@ (8001a04 <updateBaudrate+0xf0>)
 80019f2:	f003 f869 	bl	8004ac8 <HAL_UART_Init>
                break;
 80019f6:	e000      	b.n	80019fa <updateBaudrate+0xe6>
        return;
 80019f8:	bf00      	nop
        }
    }
}
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000000 	.word	0x20000000
 8001a00:	20000214 	.word	0x20000214
 8001a04:	2000064c 	.word	0x2000064c

08001a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a0c:	f000 fbe8 	bl	80021e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a10:	f000 f830 	bl	8001a74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a14:	f000 f972 	bl	8001cfc <MX_GPIO_Init>
  MX_DMA_Init();
 8001a18:	f000 f952 	bl	8001cc0 <MX_DMA_Init>
  MX_TIM2_Init();
 8001a1c:	f000 f8da 	bl	8001bd4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001a20:	f000 f924 	bl	8001c6c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001a24:	f000 f880 	bl	8001b28 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  initializeModbusRegisters();
 8001a28:	f7ff fb1c 	bl	8001064 <initializeModbusRegisters>
  Safety_Monitor_Init();
 8001a2c:	f7fe fe9a 	bl	8000764 <Safety_Monitor_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a30:	f003 fffe 	bl	8005a30 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001a34:	4a09      	ldr	r2, [pc, #36]	@ (8001a5c <main+0x54>)
 8001a36:	2100      	movs	r1, #0
 8001a38:	4809      	ldr	r0, [pc, #36]	@ (8001a60 <main+0x58>)
 8001a3a:	f004 f841 	bl	8005ac0 <osThreadNew>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	4a08      	ldr	r2, [pc, #32]	@ (8001a64 <main+0x5c>)
 8001a42:	6013      	str	r3, [r2, #0]

  /* creation of modbusTask */
  modbusTaskHandle = osThreadNew(StartModbusTask, NULL, &modbusTask_attributes);
 8001a44:	4a08      	ldr	r2, [pc, #32]	@ (8001a68 <main+0x60>)
 8001a46:	2100      	movs	r1, #0
 8001a48:	4808      	ldr	r0, [pc, #32]	@ (8001a6c <main+0x64>)
 8001a4a:	f004 f839 	bl	8005ac0 <osThreadNew>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	4a07      	ldr	r2, [pc, #28]	@ (8001a70 <main+0x68>)
 8001a52:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a54:	f004 f80e 	bl	8005a74 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <main+0x50>
 8001a5c:	08008e48 	.word	0x08008e48
 8001a60:	08001dad 	.word	0x08001dad
 8001a64:	20000694 	.word	0x20000694
 8001a68:	08008e6c 	.word	0x08008e6c
 8001a6c:	08001dd1 	.word	0x08001dd1
 8001a70:	20000698 	.word	0x20000698

08001a74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b094      	sub	sp, #80	@ 0x50
 8001a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a7e:	2228      	movs	r2, #40	@ 0x28
 8001a80:	2100      	movs	r1, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	f006 fce8 	bl	8008458 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a88:	f107 0314 	add.w	r3, r7, #20
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a98:	1d3b      	adds	r3, r7, #4
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001aa8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001abe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ac4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f001 fed9 	bl	8003880 <HAL_RCC_OscConfig>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001ad4:	f000 f9ae 	bl	8001e34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ad8:	230f      	movs	r3, #15
 8001ada:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001adc:	2302      	movs	r3, #2
 8001ade:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ae4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ae8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aea:	2300      	movs	r3, #0
 8001aec:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001aee:	f107 0314 	add.w	r3, r7, #20
 8001af2:	2100      	movs	r1, #0
 8001af4:	4618      	mov	r0, r3
 8001af6:	f002 f945 	bl	8003d84 <HAL_RCC_ClockConfig>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001b00:	f000 f998 	bl	8001e34 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b04:	2302      	movs	r3, #2
 8001b06:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f002 fac6 	bl	80040a0 <HAL_RCCEx_PeriphCLKConfig>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001b1a:	f000 f98b 	bl	8001e34 <Error_Handler>
  }
}
 8001b1e:	bf00      	nop
 8001b20:	3750      	adds	r7, #80	@ 0x50
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
	...

08001b28 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b2e:	1d3b      	adds	r3, r7, #4
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b38:	4b24      	ldr	r3, [pc, #144]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001b3a:	4a25      	ldr	r2, [pc, #148]	@ (8001bd0 <MX_ADC1_Init+0xa8>)
 8001b3c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001b3e:	4b23      	ldr	r3, [pc, #140]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001b40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b44:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b46:	4b21      	ldr	r3, [pc, #132]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b52:	4b1e      	ldr	r3, [pc, #120]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001b54:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001b58:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001b60:	4b1a      	ldr	r3, [pc, #104]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001b62:	2204      	movs	r2, #4
 8001b64:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b66:	4819      	ldr	r0, [pc, #100]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001b68:	f000 fb9c 	bl	80022a4 <HAL_ADC_Init>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001b72:	f000 f95f 	bl	8001e34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001b76:	2307      	movs	r3, #7
 8001b78:	60fb      	str	r3, [r7, #12]

  sConfig.Channel = ADC_CHANNEL_0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	4619      	mov	r1, r3
 8001b86:	4811      	ldr	r0, [pc, #68]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001b88:	f000 fd5e 	bl	8002648 <HAL_ADC_ConfigChannel>

  sConfig.Channel = ADC_CHANNEL_1;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001b90:	2302      	movs	r3, #2
 8001b92:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	4619      	mov	r1, r3
 8001b98:	480c      	ldr	r0, [pc, #48]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001b9a:	f000 fd55 	bl	8002648 <HAL_ADC_ConfigChannel>

  sConfig.Channel = ADC_CHANNEL_4;
 8001b9e:	2304      	movs	r3, #4
 8001ba0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4808      	ldr	r0, [pc, #32]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001bac:	f000 fd4c 	bl	8002648 <HAL_ADC_ConfigChannel>

  sConfig.Channel = ADC_CHANNEL_8;
 8001bb0:	2308      	movs	r3, #8
 8001bb2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001bb8:	1d3b      	adds	r3, r7, #4
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4803      	ldr	r0, [pc, #12]	@ (8001bcc <MX_ADC1_Init+0xa4>)
 8001bbe:	f000 fd43 	bl	8002648 <HAL_ADC_ConfigChannel>
 /* USER CODE BEGIN ADC1_Init 2 */

 /* USER CODE END ADC1_Init 2 */

}
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000590 	.word	0x20000590
 8001bd0:	40012400 	.word	0x40012400

08001bd4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bda:	f107 0308 	add.w	r3, r7, #8
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be8:	463b      	mov	r3, r7
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bf0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c68 <MX_TIM2_Init+0x94>)
 8001bf2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bf6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c68 <MX_TIM2_Init+0x94>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8001c68 <MX_TIM2_Init+0x94>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001c04:	4b18      	ldr	r3, [pc, #96]	@ (8001c68 <MX_TIM2_Init+0x94>)
 8001c06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c0a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c0c:	4b16      	ldr	r3, [pc, #88]	@ (8001c68 <MX_TIM2_Init+0x94>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c12:	4b15      	ldr	r3, [pc, #84]	@ (8001c68 <MX_TIM2_Init+0x94>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c18:	4813      	ldr	r0, [pc, #76]	@ (8001c68 <MX_TIM2_Init+0x94>)
 8001c1a:	f002 fbad 	bl	8004378 <HAL_TIM_Base_Init>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001c24:	f000 f906 	bl	8001e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c2e:	f107 0308 	add.w	r3, r7, #8
 8001c32:	4619      	mov	r1, r3
 8001c34:	480c      	ldr	r0, [pc, #48]	@ (8001c68 <MX_TIM2_Init+0x94>)
 8001c36:	f002 fcde 	bl	80045f6 <HAL_TIM_ConfigClockSource>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001c40:	f000 f8f8 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c44:	2300      	movs	r3, #0
 8001c46:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c4c:	463b      	mov	r3, r7
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4805      	ldr	r0, [pc, #20]	@ (8001c68 <MX_TIM2_Init+0x94>)
 8001c52:	f002 fec9 	bl	80049e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001c5c:	f000 f8ea 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c60:	bf00      	nop
 8001c62:	3718      	adds	r7, #24
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	20000604 	.word	0x20000604

08001c6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c70:	4b11      	ldr	r3, [pc, #68]	@ (8001cb8 <MX_USART2_UART_Init+0x4c>)
 8001c72:	4a12      	ldr	r2, [pc, #72]	@ (8001cbc <MX_USART2_UART_Init+0x50>)
 8001c74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c76:	4b10      	ldr	r3, [pc, #64]	@ (8001cb8 <MX_USART2_UART_Init+0x4c>)
 8001c78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb8 <MX_USART2_UART_Init+0x4c>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c84:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb8 <MX_USART2_UART_Init+0x4c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb8 <MX_USART2_UART_Init+0x4c>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c90:	4b09      	ldr	r3, [pc, #36]	@ (8001cb8 <MX_USART2_UART_Init+0x4c>)
 8001c92:	220c      	movs	r2, #12
 8001c94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c96:	4b08      	ldr	r3, [pc, #32]	@ (8001cb8 <MX_USART2_UART_Init+0x4c>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c9c:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <MX_USART2_UART_Init+0x4c>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ca2:	4805      	ldr	r0, [pc, #20]	@ (8001cb8 <MX_USART2_UART_Init+0x4c>)
 8001ca4:	f002 ff10 	bl	8004ac8 <HAL_UART_Init>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cae:	f000 f8c1 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	2000064c 	.word	0x2000064c
 8001cbc:	40004400 	.word	0x40004400

08001cc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf8 <MX_DMA_Init+0x38>)
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	4a0b      	ldr	r2, [pc, #44]	@ (8001cf8 <MX_DMA_Init+0x38>)
 8001ccc:	f043 0301 	orr.w	r3, r3, #1
 8001cd0:	6153      	str	r3, [r2, #20]
 8001cd2:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <MX_DMA_Init+0x38>)
 8001cd4:	695b      	ldr	r3, [r3, #20]
 8001cd6:	f003 0301 	and.w	r3, r3, #1
 8001cda:	607b      	str	r3, [r7, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001cde:	2200      	movs	r2, #0
 8001ce0:	2105      	movs	r1, #5
 8001ce2:	200b      	movs	r0, #11
 8001ce4:	f001 f853 	bl	8002d8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001ce8:	200b      	movs	r0, #11
 8001cea:	f001 f86c 	bl	8002dc6 <HAL_NVIC_EnableIRQ>

}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40021000 	.word	0x40021000

08001cfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b088      	sub	sp, #32
 8001d00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d02:	f107 0310 	add.w	r3, r7, #16
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	605a      	str	r2, [r3, #4]
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d10:	4b24      	ldr	r3, [pc, #144]	@ (8001da4 <MX_GPIO_Init+0xa8>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	4a23      	ldr	r2, [pc, #140]	@ (8001da4 <MX_GPIO_Init+0xa8>)
 8001d16:	f043 0320 	orr.w	r3, r3, #32
 8001d1a:	6193      	str	r3, [r2, #24]
 8001d1c:	4b21      	ldr	r3, [pc, #132]	@ (8001da4 <MX_GPIO_Init+0xa8>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f003 0320 	and.w	r3, r3, #32
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d28:	4b1e      	ldr	r3, [pc, #120]	@ (8001da4 <MX_GPIO_Init+0xa8>)
 8001d2a:	699b      	ldr	r3, [r3, #24]
 8001d2c:	4a1d      	ldr	r2, [pc, #116]	@ (8001da4 <MX_GPIO_Init+0xa8>)
 8001d2e:	f043 0304 	orr.w	r3, r3, #4
 8001d32:	6193      	str	r3, [r2, #24]
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <MX_GPIO_Init+0xa8>)
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	f003 0304 	and.w	r3, r3, #4
 8001d3c:	60bb      	str	r3, [r7, #8]
 8001d3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d40:	4b18      	ldr	r3, [pc, #96]	@ (8001da4 <MX_GPIO_Init+0xa8>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	4a17      	ldr	r2, [pc, #92]	@ (8001da4 <MX_GPIO_Init+0xa8>)
 8001d46:	f043 0308 	orr.w	r3, r3, #8
 8001d4a:	6193      	str	r3, [r2, #24]
 8001d4c:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <MX_GPIO_Init+0xa8>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	f003 0308 	and.w	r3, r3, #8
 8001d54:	607b      	str	r3, [r7, #4]
 8001d56:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|RELAY2_Pin|RELAY1_Pin, GPIO_PIN_RESET);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 8001d5e:	4812      	ldr	r0, [pc, #72]	@ (8001da8 <MX_GPIO_Init+0xac>)
 8001d60:	f001 fd5d 	bl	800381e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin RELAY2_Pin RELAY1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|RELAY2_Pin|RELAY1_Pin;
 8001d64:	f44f 6343 	mov.w	r3, #3120	@ 0xc30
 8001d68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2302      	movs	r3, #2
 8001d74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d76:	f107 0310 	add.w	r3, r7, #16
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	480a      	ldr	r0, [pc, #40]	@ (8001da8 <MX_GPIO_Init+0xac>)
 8001d7e:	f001 faf7 	bl	8003370 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI1_Pin DI2_Pin DI3_Pin DI4_Pin */
  GPIO_InitStruct.Pin = DI1_Pin|DI2_Pin|DI3_Pin|DI4_Pin;
 8001d82:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001d86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d90:	f107 0310 	add.w	r3, r7, #16
 8001d94:	4619      	mov	r1, r3
 8001d96:	4804      	ldr	r0, [pc, #16]	@ (8001da8 <MX_GPIO_Init+0xac>)
 8001d98:	f001 faea 	bl	8003370 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d9c:	bf00      	nop
 8001d9e:	3720      	adds	r7, #32
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40021000 	.word	0x40021000
 8001da8:	40010c00 	.word	0x40010c00

08001dac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  { 
    Safety_Register_Load();
 8001db4:	f7fe fe8e 	bl	8000ad4 <Safety_Register_Load>
    updateBaudrate();
 8001db8:	f7ff fdac 	bl	8001914 <updateBaudrate>
    Safety_Monitor_Process();
 8001dbc:	f7fe fd80 	bl	80008c0 <Safety_Monitor_Process>
    Safety_Register_Save();
 8001dc0:	f7fe fef8 	bl	8000bb4 <Safety_Register_Save>
    osDelay(1);
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	f003 ff0d 	bl	8005be4 <osDelay>
    Safety_Register_Load();
 8001dca:	bf00      	nop
 8001dcc:	e7f2      	b.n	8001db4 <StartDefaultTask+0x8>
	...

08001dd0 <StartModbusTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartModbusTask */
void StartModbusTask(void *argument)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartModbusTask */
  /* Infinite loop */
  for(;;)
  {
    // Update Modbus counter
    g_modbusCounter++;
 8001dd8:	4b12      	ldr	r3, [pc, #72]	@ (8001e24 <StartModbusTask+0x54>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	4a11      	ldr	r2, [pc, #68]	@ (8001e24 <StartModbusTask+0x54>)
 8001de0:	6013      	str	r3, [r2, #0]
    
    // Check for UART timeout (10 seconds)
    if (HAL_GetTick() - g_lastUARTActivity > 10000) {
 8001de2:	f000 fa55 	bl	8002290 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	4b0f      	ldr	r3, [pc, #60]	@ (8001e28 <StartModbusTask+0x58>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d906      	bls.n	8001e04 <StartModbusTask+0x34>
      resetUARTCommunication();
 8001df6:	f7ff fabf 	bl	8001378 <resetUARTCommunication>
      g_lastUARTActivity = HAL_GetTick();
 8001dfa:	f000 fa49 	bl	8002290 <HAL_GetTick>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	4a09      	ldr	r2, [pc, #36]	@ (8001e28 <StartModbusTask+0x58>)
 8001e02:	6013      	str	r3, [r2, #0]
    }
    
    // Process Modbus frame if received
    if (frameReceived) {
 8001e04:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <StartModbusTask+0x5c>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <StartModbusTask+0x40>
      processModbusFrame();
 8001e0c:	f7ff face 	bl	80013ac <processModbusFrame>
    }
    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001e10:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e14:	4806      	ldr	r0, [pc, #24]	@ (8001e30 <StartModbusTask+0x60>)
 8001e16:	f001 fd1a 	bl	800384e <HAL_GPIO_TogglePin>
    osDelay(100); // 100ms delay
 8001e1a:	2064      	movs	r0, #100	@ 0x64
 8001e1c:	f003 fee2 	bl	8005be4 <osDelay>
    g_modbusCounter++;
 8001e20:	e7da      	b.n	8001dd8 <StartModbusTask+0x8>
 8001e22:	bf00      	nop
 8001e24:	20000484 	.word	0x20000484
 8001e28:	2000058c 	.word	0x2000058c
 8001e2c:	20000589 	.word	0x20000589
 8001e30:	40010c00 	.word	0x40010c00

08001e34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e38:	b672      	cpsid	i
}
 8001e3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e3c:	bf00      	nop
 8001e3e:	e7fd      	b.n	8001e3c <Error_Handler+0x8>

08001e40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e46:	4b1c      	ldr	r3, [pc, #112]	@ (8001eb8 <HAL_MspInit+0x78>)
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	4a1b      	ldr	r2, [pc, #108]	@ (8001eb8 <HAL_MspInit+0x78>)
 8001e4c:	f043 0301 	orr.w	r3, r3, #1
 8001e50:	6193      	str	r3, [r2, #24]
 8001e52:	4b19      	ldr	r3, [pc, #100]	@ (8001eb8 <HAL_MspInit+0x78>)
 8001e54:	699b      	ldr	r3, [r3, #24]
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e5e:	4b16      	ldr	r3, [pc, #88]	@ (8001eb8 <HAL_MspInit+0x78>)
 8001e60:	69db      	ldr	r3, [r3, #28]
 8001e62:	4a15      	ldr	r2, [pc, #84]	@ (8001eb8 <HAL_MspInit+0x78>)
 8001e64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e68:	61d3      	str	r3, [r2, #28]
 8001e6a:	4b13      	ldr	r3, [pc, #76]	@ (8001eb8 <HAL_MspInit+0x78>)
 8001e6c:	69db      	ldr	r3, [r3, #28]
 8001e6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e72:	607b      	str	r3, [r7, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e76:	2200      	movs	r2, #0
 8001e78:	210f      	movs	r1, #15
 8001e7a:	f06f 0001 	mvn.w	r0, #1
 8001e7e:	f000 ff86 	bl	8002d8e <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8001e82:	2200      	movs	r2, #0
 8001e84:	2105      	movs	r1, #5
 8001e86:	2005      	movs	r0, #5
 8001e88:	f000 ff81 	bl	8002d8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001e8c:	2005      	movs	r0, #5
 8001e8e:	f000 ff9a 	bl	8002dc6 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e92:	4b0a      	ldr	r3, [pc, #40]	@ (8001ebc <HAL_MspInit+0x7c>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	4a04      	ldr	r2, [pc, #16]	@ (8001ebc <HAL_MspInit+0x7c>)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	40010000 	.word	0x40010000

08001ec0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08a      	sub	sp, #40	@ 0x28
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec8:	f107 0318 	add.w	r3, r7, #24
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a34      	ldr	r2, [pc, #208]	@ (8001fac <HAL_ADC_MspInit+0xec>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d160      	bne.n	8001fa2 <HAL_ADC_MspInit+0xe2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ee0:	4b33      	ldr	r3, [pc, #204]	@ (8001fb0 <HAL_ADC_MspInit+0xf0>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	4a32      	ldr	r2, [pc, #200]	@ (8001fb0 <HAL_ADC_MspInit+0xf0>)
 8001ee6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eea:	6193      	str	r3, [r2, #24]
 8001eec:	4b30      	ldr	r3, [pc, #192]	@ (8001fb0 <HAL_ADC_MspInit+0xf0>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ef4:	617b      	str	r3, [r7, #20]
 8001ef6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef8:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb0 <HAL_ADC_MspInit+0xf0>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	4a2c      	ldr	r2, [pc, #176]	@ (8001fb0 <HAL_ADC_MspInit+0xf0>)
 8001efe:	f043 0304 	orr.w	r3, r3, #4
 8001f02:	6193      	str	r3, [r2, #24]
 8001f04:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb0 <HAL_ADC_MspInit+0xf0>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	f003 0304 	and.w	r3, r3, #4
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f10:	4b27      	ldr	r3, [pc, #156]	@ (8001fb0 <HAL_ADC_MspInit+0xf0>)
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	4a26      	ldr	r2, [pc, #152]	@ (8001fb0 <HAL_ADC_MspInit+0xf0>)
 8001f16:	f043 0308 	orr.w	r3, r3, #8
 8001f1a:	6193      	str	r3, [r2, #24]
 8001f1c:	4b24      	ldr	r3, [pc, #144]	@ (8001fb0 <HAL_ADC_MspInit+0xf0>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	f003 0308 	and.w	r3, r3, #8
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = AI4_Pin|AI3_Pin|AI2_Pin;
 8001f28:	2313      	movs	r3, #19
 8001f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f30:	f107 0318 	add.w	r3, r7, #24
 8001f34:	4619      	mov	r1, r3
 8001f36:	481f      	ldr	r0, [pc, #124]	@ (8001fb4 <HAL_ADC_MspInit+0xf4>)
 8001f38:	f001 fa1a 	bl	8003370 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AI1_Pin;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f40:	2303      	movs	r3, #3
 8001f42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AI1_GPIO_Port, &GPIO_InitStruct);
 8001f44:	f107 0318 	add.w	r3, r7, #24
 8001f48:	4619      	mov	r1, r3
 8001f4a:	481b      	ldr	r0, [pc, #108]	@ (8001fb8 <HAL_ADC_MspInit+0xf8>)
 8001f4c:	f001 fa10 	bl	8003370 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001f50:	4b1a      	ldr	r3, [pc, #104]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f52:	4a1b      	ldr	r2, [pc, #108]	@ (8001fc0 <HAL_ADC_MspInit+0x100>)
 8001f54:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f56:	4b19      	ldr	r3, [pc, #100]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f5c:	4b17      	ldr	r3, [pc, #92]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f62:	4b16      	ldr	r3, [pc, #88]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f64:	2280      	movs	r2, #128	@ 0x80
 8001f66:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f68:	4b14      	ldr	r3, [pc, #80]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f6e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f70:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f76:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f78:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f84:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f86:	480d      	ldr	r0, [pc, #52]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f88:	f000 ff46 	bl	8002e18 <HAL_DMA_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_ADC_MspInit+0xd6>
    {
      Error_Handler();
 8001f92:	f7ff ff4f 	bl	8001e34 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a08      	ldr	r2, [pc, #32]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f9a:	621a      	str	r2, [r3, #32]
 8001f9c:	4a07      	ldr	r2, [pc, #28]	@ (8001fbc <HAL_ADC_MspInit+0xfc>)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001fa2:	bf00      	nop
 8001fa4:	3728      	adds	r7, #40	@ 0x28
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40012400 	.word	0x40012400
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	40010800 	.word	0x40010800
 8001fb8:	40010c00 	.word	0x40010c00
 8001fbc:	200005c0 	.word	0x200005c0
 8001fc0:	40020008 	.word	0x40020008

08001fc4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fd4:	d113      	bne.n	8001ffe <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8002008 <HAL_TIM_Base_MspInit+0x44>)
 8001fd8:	69db      	ldr	r3, [r3, #28]
 8001fda:	4a0b      	ldr	r2, [pc, #44]	@ (8002008 <HAL_TIM_Base_MspInit+0x44>)
 8001fdc:	f043 0301 	orr.w	r3, r3, #1
 8001fe0:	61d3      	str	r3, [r2, #28]
 8001fe2:	4b09      	ldr	r3, [pc, #36]	@ (8002008 <HAL_TIM_Base_MspInit+0x44>)
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2105      	movs	r1, #5
 8001ff2:	201c      	movs	r0, #28
 8001ff4:	f000 fecb 	bl	8002d8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ff8:	201c      	movs	r0, #28
 8001ffa:	f000 fee4 	bl	8002dc6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001ffe:	bf00      	nop
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40021000 	.word	0x40021000

0800200c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002014:	f107 0310 	add.w	r3, r7, #16
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	609a      	str	r2, [r3, #8]
 8002020:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a1f      	ldr	r2, [pc, #124]	@ (80020a4 <HAL_UART_MspInit+0x98>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d137      	bne.n	800209c <HAL_UART_MspInit+0x90>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800202c:	4b1e      	ldr	r3, [pc, #120]	@ (80020a8 <HAL_UART_MspInit+0x9c>)
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	4a1d      	ldr	r2, [pc, #116]	@ (80020a8 <HAL_UART_MspInit+0x9c>)
 8002032:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002036:	61d3      	str	r3, [r2, #28]
 8002038:	4b1b      	ldr	r3, [pc, #108]	@ (80020a8 <HAL_UART_MspInit+0x9c>)
 800203a:	69db      	ldr	r3, [r3, #28]
 800203c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002044:	4b18      	ldr	r3, [pc, #96]	@ (80020a8 <HAL_UART_MspInit+0x9c>)
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	4a17      	ldr	r2, [pc, #92]	@ (80020a8 <HAL_UART_MspInit+0x9c>)
 800204a:	f043 0304 	orr.w	r3, r3, #4
 800204e:	6193      	str	r3, [r2, #24]
 8002050:	4b15      	ldr	r3, [pc, #84]	@ (80020a8 <HAL_UART_MspInit+0x9c>)
 8002052:	699b      	ldr	r3, [r3, #24]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800205c:	2304      	movs	r3, #4
 800205e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002060:	2302      	movs	r3, #2
 8002062:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002064:	2303      	movs	r3, #3
 8002066:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002068:	f107 0310 	add.w	r3, r7, #16
 800206c:	4619      	mov	r1, r3
 800206e:	480f      	ldr	r0, [pc, #60]	@ (80020ac <HAL_UART_MspInit+0xa0>)
 8002070:	f001 f97e 	bl	8003370 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002074:	2308      	movs	r3, #8
 8002076:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002080:	f107 0310 	add.w	r3, r7, #16
 8002084:	4619      	mov	r1, r3
 8002086:	4809      	ldr	r0, [pc, #36]	@ (80020ac <HAL_UART_MspInit+0xa0>)
 8002088:	f001 f972 	bl	8003370 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800208c:	2200      	movs	r2, #0
 800208e:	2105      	movs	r1, #5
 8002090:	2026      	movs	r0, #38	@ 0x26
 8002092:	f000 fe7c 	bl	8002d8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002096:	2026      	movs	r0, #38	@ 0x26
 8002098:	f000 fe95 	bl	8002dc6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800209c:	bf00      	nop
 800209e:	3720      	adds	r7, #32
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40004400 	.word	0x40004400
 80020a8:	40021000 	.word	0x40021000
 80020ac:	40010800 	.word	0x40010800

080020b0 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a09      	ldr	r2, [pc, #36]	@ (80020e4 <HAL_UART_MspDeInit+0x34>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d10c      	bne.n	80020dc <HAL_UART_MspDeInit+0x2c>
  {
    /* USER CODE BEGIN USART2_MspDeInit 0 */

    /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80020c2:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <HAL_UART_MspDeInit+0x38>)
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	4a08      	ldr	r2, [pc, #32]	@ (80020e8 <HAL_UART_MspDeInit+0x38>)
 80020c8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80020cc:	61d3      	str	r3, [r2, #28]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80020ce:	210c      	movs	r1, #12
 80020d0:	4806      	ldr	r0, [pc, #24]	@ (80020ec <HAL_UART_MspDeInit+0x3c>)
 80020d2:	f001 fad1 	bl	8003678 <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80020d6:	2026      	movs	r0, #38	@ 0x26
 80020d8:	f000 fe83 	bl	8002de2 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }

}
 80020dc:	bf00      	nop
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40004400 	.word	0x40004400
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40010800 	.word	0x40010800

080020f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <NMI_Handler+0x4>

080020f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020fc:	bf00      	nop
 80020fe:	e7fd      	b.n	80020fc <HardFault_Handler+0x4>

08002100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002104:	bf00      	nop
 8002106:	e7fd      	b.n	8002104 <MemManage_Handler+0x4>

08002108 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800210c:	bf00      	nop
 800210e:	e7fd      	b.n	800210c <BusFault_Handler+0x4>

08002110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002114:	bf00      	nop
 8002116:	e7fd      	b.n	8002114 <UsageFault_Handler+0x4>

08002118 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	bc80      	pop	{r7}
 8002122:	4770      	bx	lr

08002124 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002128:	f000 f8a0 	bl	800226c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800212c:	f005 f978 	bl	8007420 <xTaskGetSchedulerState>
 8002130:	4603      	mov	r3, r0
 8002132:	2b01      	cmp	r3, #1
 8002134:	d001      	beq.n	800213a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002136:	f005 ff1f 	bl	8007f78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}

0800213e <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800213e:	b480      	push	{r7}
 8002140:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
	...

0800214c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002150:	4802      	ldr	r0, [pc, #8]	@ (800215c <DMA1_Channel1_IRQHandler+0x10>)
 8002152:	f000 ffcf 	bl	80030f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	200005c0 	.word	0x200005c0

08002160 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002164:	4802      	ldr	r0, [pc, #8]	@ (8002170 <TIM2_IRQHandler+0x10>)
 8002166:	f002 f956 	bl	8004416 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000604 	.word	0x20000604

08002174 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002178:	4802      	ldr	r0, [pc, #8]	@ (8002184 <USART2_IRQHandler+0x10>)
 800217a:	f002 fec3 	bl	8004f04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	2000064c 	.word	0x2000064c

08002188 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr

08002194 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002194:	f7ff fff8 	bl	8002188 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002198:	480b      	ldr	r0, [pc, #44]	@ (80021c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800219a:	490c      	ldr	r1, [pc, #48]	@ (80021cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800219c:	4a0c      	ldr	r2, [pc, #48]	@ (80021d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800219e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a0:	e002      	b.n	80021a8 <LoopCopyDataInit>

080021a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021a6:	3304      	adds	r3, #4

080021a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021ac:	d3f9      	bcc.n	80021a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ae:	4a09      	ldr	r2, [pc, #36]	@ (80021d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80021b0:	4c09      	ldr	r4, [pc, #36]	@ (80021d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021b4:	e001      	b.n	80021ba <LoopFillZerobss>

080021b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021b8:	3204      	adds	r2, #4

080021ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021bc:	d3fb      	bcc.n	80021b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021be:	f006 f959 	bl	8008474 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021c2:	f7ff fc21 	bl	8001a08 <main>
  bx lr
 80021c6:	4770      	bx	lr
  ldr r0, =_sdata
 80021c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021cc:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80021d0:	08008ef8 	.word	0x08008ef8
  ldr r2, =_sbss
 80021d4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80021d8:	20002128 	.word	0x20002128

080021dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021dc:	e7fe      	b.n	80021dc <ADC1_2_IRQHandler>
	...

080021e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021e4:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <HAL_Init+0x28>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a07      	ldr	r2, [pc, #28]	@ (8002208 <HAL_Init+0x28>)
 80021ea:	f043 0310 	orr.w	r3, r3, #16
 80021ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021f0:	2003      	movs	r0, #3
 80021f2:	f000 fdc1 	bl	8002d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021f6:	200f      	movs	r0, #15
 80021f8:	f000 f808 	bl	800220c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021fc:	f7ff fe20 	bl	8001e40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40022000 	.word	0x40022000

0800220c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002214:	4b12      	ldr	r3, [pc, #72]	@ (8002260 <HAL_InitTick+0x54>)
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	4b12      	ldr	r3, [pc, #72]	@ (8002264 <HAL_InitTick+0x58>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	4619      	mov	r1, r3
 800221e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002222:	fbb3 f3f1 	udiv	r3, r3, r1
 8002226:	fbb2 f3f3 	udiv	r3, r2, r3
 800222a:	4618      	mov	r0, r3
 800222c:	f000 fde7 	bl	8002dfe <HAL_SYSTICK_Config>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e00e      	b.n	8002258 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2b0f      	cmp	r3, #15
 800223e:	d80a      	bhi.n	8002256 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002240:	2200      	movs	r2, #0
 8002242:	6879      	ldr	r1, [r7, #4]
 8002244:	f04f 30ff 	mov.w	r0, #4294967295
 8002248:	f000 fda1 	bl	8002d8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800224c:	4a06      	ldr	r2, [pc, #24]	@ (8002268 <HAL_InitTick+0x5c>)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002252:	2300      	movs	r3, #0
 8002254:	e000      	b.n	8002258 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
}
 8002258:	4618      	mov	r0, r3
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	20000004 	.word	0x20000004
 8002264:	2000000c 	.word	0x2000000c
 8002268:	20000008 	.word	0x20000008

0800226c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002270:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <HAL_IncTick+0x1c>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	461a      	mov	r2, r3
 8002276:	4b05      	ldr	r3, [pc, #20]	@ (800228c <HAL_IncTick+0x20>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4413      	add	r3, r2
 800227c:	4a03      	ldr	r2, [pc, #12]	@ (800228c <HAL_IncTick+0x20>)
 800227e:	6013      	str	r3, [r2, #0]
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr
 8002288:	2000000c 	.word	0x2000000c
 800228c:	2000069c 	.word	0x2000069c

08002290 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return uwTick;
 8002294:	4b02      	ldr	r3, [pc, #8]	@ (80022a0 <HAL_GetTick+0x10>)
 8002296:	681b      	ldr	r3, [r3, #0]
}
 8002298:	4618      	mov	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr
 80022a0:	2000069c 	.word	0x2000069c

080022a4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ac:	2300      	movs	r3, #0
 80022ae:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80022b0:	2300      	movs	r3, #0
 80022b2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80022b8:	2300      	movs	r3, #0
 80022ba:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e0be      	b.n	8002444 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d109      	bne.n	80022e8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7ff fdec 	bl	8001ec0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f000 faff 	bl	80028ec <ADC_ConversionStop_Disable>
 80022ee:	4603      	mov	r3, r0
 80022f0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f6:	f003 0310 	and.w	r3, r3, #16
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f040 8099 	bne.w	8002432 <HAL_ADC_Init+0x18e>
 8002300:	7dfb      	ldrb	r3, [r7, #23]
 8002302:	2b00      	cmp	r3, #0
 8002304:	f040 8095 	bne.w	8002432 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002310:	f023 0302 	bic.w	r3, r3, #2
 8002314:	f043 0202 	orr.w	r2, r3, #2
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002324:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	7b1b      	ldrb	r3, [r3, #12]
 800232a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800232c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800232e:	68ba      	ldr	r2, [r7, #8]
 8002330:	4313      	orrs	r3, r2
 8002332:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800233c:	d003      	beq.n	8002346 <HAL_ADC_Init+0xa2>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d102      	bne.n	800234c <HAL_ADC_Init+0xa8>
 8002346:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800234a:	e000      	b.n	800234e <HAL_ADC_Init+0xaa>
 800234c:	2300      	movs	r3, #0
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	4313      	orrs	r3, r2
 8002352:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	7d1b      	ldrb	r3, [r3, #20]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d119      	bne.n	8002390 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	7b1b      	ldrb	r3, [r3, #12]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d109      	bne.n	8002378 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	3b01      	subs	r3, #1
 800236a:	035a      	lsls	r2, r3, #13
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002374:	613b      	str	r3, [r7, #16]
 8002376:	e00b      	b.n	8002390 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800237c:	f043 0220 	orr.w	r2, r3, #32
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002388:	f043 0201 	orr.w	r2, r3, #1
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	4b28      	ldr	r3, [pc, #160]	@ (800244c <HAL_ADC_Init+0x1a8>)
 80023ac:	4013      	ands	r3, r2
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	6812      	ldr	r2, [r2, #0]
 80023b2:	68b9      	ldr	r1, [r7, #8]
 80023b4:	430b      	orrs	r3, r1
 80023b6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023c0:	d003      	beq.n	80023ca <HAL_ADC_Init+0x126>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d104      	bne.n	80023d4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	051b      	lsls	r3, r3, #20
 80023d2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023da:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	430a      	orrs	r2, r1
 80023e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689a      	ldr	r2, [r3, #8]
 80023ee:	4b18      	ldr	r3, [pc, #96]	@ (8002450 <HAL_ADC_Init+0x1ac>)
 80023f0:	4013      	ands	r3, r2
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d10b      	bne.n	8002410 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002402:	f023 0303 	bic.w	r3, r3, #3
 8002406:	f043 0201 	orr.w	r2, r3, #1
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800240e:	e018      	b.n	8002442 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002414:	f023 0312 	bic.w	r3, r3, #18
 8002418:	f043 0210 	orr.w	r2, r3, #16
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002424:	f043 0201 	orr.w	r2, r3, #1
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002430:	e007      	b.n	8002442 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002436:	f043 0210 	orr.w	r2, r3, #16
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002442:	7dfb      	ldrb	r3, [r7, #23]
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	ffe1f7fd 	.word	0xffe1f7fd
 8002450:	ff1f0efe 	.word	0xff1f0efe

08002454 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002460:	2300      	movs	r3, #0
 8002462:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a64      	ldr	r2, [pc, #400]	@ (80025fc <HAL_ADC_Start_DMA+0x1a8>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d004      	beq.n	8002478 <HAL_ADC_Start_DMA+0x24>
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a63      	ldr	r2, [pc, #396]	@ (8002600 <HAL_ADC_Start_DMA+0x1ac>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d106      	bne.n	8002486 <HAL_ADC_Start_DMA+0x32>
 8002478:	4b60      	ldr	r3, [pc, #384]	@ (80025fc <HAL_ADC_Start_DMA+0x1a8>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002480:	2b00      	cmp	r3, #0
 8002482:	f040 80b3 	bne.w	80025ec <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800248c:	2b01      	cmp	r3, #1
 800248e:	d101      	bne.n	8002494 <HAL_ADC_Start_DMA+0x40>
 8002490:	2302      	movs	r3, #2
 8002492:	e0ae      	b.n	80025f2 <HAL_ADC_Start_DMA+0x19e>
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2201      	movs	r2, #1
 8002498:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f000 f9cb 	bl	8002838 <ADC_Enable>
 80024a2:	4603      	mov	r3, r0
 80024a4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80024a6:	7dfb      	ldrb	r3, [r7, #23]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f040 809a 	bne.w	80025e2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80024b6:	f023 0301 	bic.w	r3, r3, #1
 80024ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a4e      	ldr	r2, [pc, #312]	@ (8002600 <HAL_ADC_Start_DMA+0x1ac>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d105      	bne.n	80024d8 <HAL_ADC_Start_DMA+0x84>
 80024cc:	4b4b      	ldr	r3, [pc, #300]	@ (80025fc <HAL_ADC_Start_DMA+0x1a8>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d115      	bne.n	8002504 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024dc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d026      	beq.n	8002540 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024fa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002502:	e01d      	b.n	8002540 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002508:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a39      	ldr	r2, [pc, #228]	@ (80025fc <HAL_ADC_Start_DMA+0x1a8>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d004      	beq.n	8002524 <HAL_ADC_Start_DMA+0xd0>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a38      	ldr	r2, [pc, #224]	@ (8002600 <HAL_ADC_Start_DMA+0x1ac>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d10d      	bne.n	8002540 <HAL_ADC_Start_DMA+0xec>
 8002524:	4b35      	ldr	r3, [pc, #212]	@ (80025fc <HAL_ADC_Start_DMA+0x1a8>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800252c:	2b00      	cmp	r3, #0
 800252e:	d007      	beq.n	8002540 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002534:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002538:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002544:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d006      	beq.n	800255a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002550:	f023 0206 	bic.w	r2, r3, #6
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002558:	e002      	b.n	8002560 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2200      	movs	r2, #0
 800255e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6a1b      	ldr	r3, [r3, #32]
 800256c:	4a25      	ldr	r2, [pc, #148]	@ (8002604 <HAL_ADC_Start_DMA+0x1b0>)
 800256e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	4a24      	ldr	r2, [pc, #144]	@ (8002608 <HAL_ADC_Start_DMA+0x1b4>)
 8002576:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	4a23      	ldr	r2, [pc, #140]	@ (800260c <HAL_ADC_Start_DMA+0x1b8>)
 800257e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f06f 0202 	mvn.w	r2, #2
 8002588:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002598:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6a18      	ldr	r0, [r3, #32]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	334c      	adds	r3, #76	@ 0x4c
 80025a4:	4619      	mov	r1, r3
 80025a6:	68ba      	ldr	r2, [r7, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f000 fc8f 	bl	8002ecc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80025b8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80025bc:	d108      	bne.n	80025d0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80025cc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80025ce:	e00f      	b.n	80025f0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80025de:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80025e0:	e006      	b.n	80025f0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80025ea:	e001      	b.n	80025f0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40012400 	.word	0x40012400
 8002600:	40012800 	.word	0x40012800
 8002604:	0800296f 	.word	0x0800296f
 8002608:	080029eb 	.word	0x080029eb
 800260c:	08002a07 	.word	0x08002a07

08002610 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr

08002622 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002622:	b480      	push	{r7}
 8002624:	b083      	sub	sp, #12
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr
	...

08002648 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002652:	2300      	movs	r3, #0
 8002654:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002656:	2300      	movs	r3, #0
 8002658:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002660:	2b01      	cmp	r3, #1
 8002662:	d101      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x20>
 8002664:	2302      	movs	r3, #2
 8002666:	e0dc      	b.n	8002822 <HAL_ADC_ConfigChannel+0x1da>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	2b06      	cmp	r3, #6
 8002676:	d81c      	bhi.n	80026b2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	4613      	mov	r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	4413      	add	r3, r2
 8002688:	3b05      	subs	r3, #5
 800268a:	221f      	movs	r2, #31
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	4019      	ands	r1, r3
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	6818      	ldr	r0, [r3, #0]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	4613      	mov	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4413      	add	r3, r2
 80026a2:	3b05      	subs	r3, #5
 80026a4:	fa00 f203 	lsl.w	r2, r0, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	430a      	orrs	r2, r1
 80026ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80026b0:	e03c      	b.n	800272c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	2b0c      	cmp	r3, #12
 80026b8:	d81c      	bhi.n	80026f4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	4413      	add	r3, r2
 80026ca:	3b23      	subs	r3, #35	@ 0x23
 80026cc:	221f      	movs	r2, #31
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	43db      	mvns	r3, r3
 80026d4:	4019      	ands	r1, r3
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	6818      	ldr	r0, [r3, #0]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	4613      	mov	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	3b23      	subs	r3, #35	@ 0x23
 80026e6:	fa00 f203 	lsl.w	r2, r0, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80026f2:	e01b      	b.n	800272c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	4613      	mov	r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	4413      	add	r3, r2
 8002704:	3b41      	subs	r3, #65	@ 0x41
 8002706:	221f      	movs	r2, #31
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	43db      	mvns	r3, r3
 800270e:	4019      	ands	r1, r3
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	6818      	ldr	r0, [r3, #0]
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685a      	ldr	r2, [r3, #4]
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	3b41      	subs	r3, #65	@ 0x41
 8002720:	fa00 f203 	lsl.w	r2, r0, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	430a      	orrs	r2, r1
 800272a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b09      	cmp	r3, #9
 8002732:	d91c      	bls.n	800276e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68d9      	ldr	r1, [r3, #12]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	4613      	mov	r3, r2
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	4413      	add	r3, r2
 8002744:	3b1e      	subs	r3, #30
 8002746:	2207      	movs	r2, #7
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	4019      	ands	r1, r3
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	6898      	ldr	r0, [r3, #8]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	3b1e      	subs	r3, #30
 8002760:	fa00 f203 	lsl.w	r2, r0, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	430a      	orrs	r2, r1
 800276a:	60da      	str	r2, [r3, #12]
 800276c:	e019      	b.n	80027a2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	6919      	ldr	r1, [r3, #16]
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	4613      	mov	r3, r2
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	4413      	add	r3, r2
 800277e:	2207      	movs	r2, #7
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	4019      	ands	r1, r3
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	6898      	ldr	r0, [r3, #8]
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	4613      	mov	r3, r2
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	4413      	add	r3, r2
 8002796:	fa00 f203 	lsl.w	r2, r0, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	430a      	orrs	r2, r1
 80027a0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2b10      	cmp	r3, #16
 80027a8:	d003      	beq.n	80027b2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027ae:	2b11      	cmp	r3, #17
 80027b0:	d132      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a1d      	ldr	r2, [pc, #116]	@ (800282c <HAL_ADC_ConfigChannel+0x1e4>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d125      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d126      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80027d8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2b10      	cmp	r3, #16
 80027e0:	d11a      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027e2:	4b13      	ldr	r3, [pc, #76]	@ (8002830 <HAL_ADC_ConfigChannel+0x1e8>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a13      	ldr	r2, [pc, #76]	@ (8002834 <HAL_ADC_ConfigChannel+0x1ec>)
 80027e8:	fba2 2303 	umull	r2, r3, r2, r3
 80027ec:	0c9a      	lsrs	r2, r3, #18
 80027ee:	4613      	mov	r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	4413      	add	r3, r2
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80027f8:	e002      	b.n	8002800 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	3b01      	subs	r3, #1
 80027fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1f9      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x1b2>
 8002806:	e007      	b.n	8002818 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800280c:	f043 0220 	orr.w	r2, r3, #32
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002820:	7bfb      	ldrb	r3, [r7, #15]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr
 800282c:	40012400 	.word	0x40012400
 8002830:	20000004 	.word	0x20000004
 8002834:	431bde83 	.word	0x431bde83

08002838 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002840:	2300      	movs	r3, #0
 8002842:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002844:	2300      	movs	r3, #0
 8002846:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b01      	cmp	r3, #1
 8002854:	d040      	beq.n	80028d8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689a      	ldr	r2, [r3, #8]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f042 0201 	orr.w	r2, r2, #1
 8002864:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002866:	4b1f      	ldr	r3, [pc, #124]	@ (80028e4 <ADC_Enable+0xac>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a1f      	ldr	r2, [pc, #124]	@ (80028e8 <ADC_Enable+0xb0>)
 800286c:	fba2 2303 	umull	r2, r3, r2, r3
 8002870:	0c9b      	lsrs	r3, r3, #18
 8002872:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002874:	e002      	b.n	800287c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	3b01      	subs	r3, #1
 800287a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f9      	bne.n	8002876 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002882:	f7ff fd05 	bl	8002290 <HAL_GetTick>
 8002886:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002888:	e01f      	b.n	80028ca <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800288a:	f7ff fd01 	bl	8002290 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d918      	bls.n	80028ca <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d011      	beq.n	80028ca <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028aa:	f043 0210 	orr.w	r2, r3, #16
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b6:	f043 0201 	orr.w	r2, r3, #1
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e007      	b.n	80028da <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d1d8      	bne.n	800288a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	20000004 	.word	0x20000004
 80028e8:	431bde83 	.word	0x431bde83

080028ec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b01      	cmp	r3, #1
 8002904:	d12e      	bne.n	8002964 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 0201 	bic.w	r2, r2, #1
 8002914:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002916:	f7ff fcbb 	bl	8002290 <HAL_GetTick>
 800291a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800291c:	e01b      	b.n	8002956 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800291e:	f7ff fcb7 	bl	8002290 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d914      	bls.n	8002956 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	2b01      	cmp	r3, #1
 8002938:	d10d      	bne.n	8002956 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293e:	f043 0210 	orr.w	r2, r3, #16
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294a:	f043 0201 	orr.w	r2, r3, #1
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e007      	b.n	8002966 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	2b01      	cmp	r3, #1
 8002962:	d0dc      	beq.n	800291e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b084      	sub	sp, #16
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002980:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002984:	2b00      	cmp	r3, #0
 8002986:	d127      	bne.n	80029d8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800299e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80029a2:	d115      	bne.n	80029d0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d111      	bne.n	80029d0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d105      	bne.n	80029d0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	f043 0201 	orr.w	r2, r3, #1
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f7ff fe1d 	bl	8002610 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80029d6:	e004      	b.n	80029e2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	4798      	blx	r3
}
 80029e2:	bf00      	nop
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b084      	sub	sp, #16
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f7ff fe12 	bl	8002622 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029fe:	bf00      	nop
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b084      	sub	sp, #16
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a12:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a18:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a24:	f043 0204 	orr.w	r2, r3, #4
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f7ff fe01 	bl	8002634 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a32:	bf00      	nop
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
	...

08002a3c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002a3c:	b590      	push	{r4, r7, lr}
 8002a3e:	b087      	sub	sp, #28
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a44:	2300      	movs	r3, #0
 8002a46:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d101      	bne.n	8002a5a <HAL_ADCEx_Calibration_Start+0x1e>
 8002a56:	2302      	movs	r3, #2
 8002a58:	e097      	b.n	8002b8a <HAL_ADCEx_Calibration_Start+0x14e>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff ff42 	bl	80028ec <ADC_ConversionStop_Disable>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f7ff fee3 	bl	8002838 <ADC_Enable>
 8002a72:	4603      	mov	r3, r0
 8002a74:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002a76:	7dfb      	ldrb	r3, [r7, #23]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f040 8081 	bne.w	8002b80 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a82:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a86:	f023 0302 	bic.w	r3, r3, #2
 8002a8a:	f043 0202 	orr.w	r2, r3, #2
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002a92:	4b40      	ldr	r3, [pc, #256]	@ (8002b94 <HAL_ADCEx_Calibration_Start+0x158>)
 8002a94:	681c      	ldr	r4, [r3, #0]
 8002a96:	2002      	movs	r0, #2
 8002a98:	f001 fbb8 	bl	800420c <HAL_RCCEx_GetPeriphCLKFreq>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002aa2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002aa4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002aa6:	e002      	b.n	8002aae <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1f9      	bne.n	8002aa8 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689a      	ldr	r2, [r3, #8]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f042 0208 	orr.w	r2, r2, #8
 8002ac2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002ac4:	f7ff fbe4 	bl	8002290 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002aca:	e01b      	b.n	8002b04 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002acc:	f7ff fbe0 	bl	8002290 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b0a      	cmp	r3, #10
 8002ad8:	d914      	bls.n	8002b04 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f003 0308 	and.w	r3, r3, #8
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d00d      	beq.n	8002b04 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aec:	f023 0312 	bic.w	r3, r3, #18
 8002af0:	f043 0210 	orr.w	r2, r3, #16
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e042      	b.n	8002b8a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 0308 	and.w	r3, r3, #8
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1dc      	bne.n	8002acc <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f042 0204 	orr.w	r2, r2, #4
 8002b20:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002b22:	f7ff fbb5 	bl	8002290 <HAL_GetTick>
 8002b26:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002b28:	e01b      	b.n	8002b62 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002b2a:	f7ff fbb1 	bl	8002290 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b0a      	cmp	r3, #10
 8002b36:	d914      	bls.n	8002b62 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f003 0304 	and.w	r3, r3, #4
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00d      	beq.n	8002b62 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b4a:	f023 0312 	bic.w	r3, r3, #18
 8002b4e:	f043 0210 	orr.w	r2, r3, #16
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e013      	b.n	8002b8a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1dc      	bne.n	8002b2a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b74:	f023 0303 	bic.w	r3, r3, #3
 8002b78:	f043 0201 	orr.w	r2, r3, #1
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b88:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	371c      	adds	r7, #28
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd90      	pop	{r4, r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20000004 	.word	0x20000004

08002b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8002bdc <__NVIC_SetPriorityGrouping+0x44>)
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bae:	68ba      	ldr	r2, [r7, #8]
 8002bb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bca:	4a04      	ldr	r2, [pc, #16]	@ (8002bdc <__NVIC_SetPriorityGrouping+0x44>)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	60d3      	str	r3, [r2, #12]
}
 8002bd0:	bf00      	nop
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bc80      	pop	{r7}
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	e000ed00 	.word	0xe000ed00

08002be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002be4:	4b04      	ldr	r3, [pc, #16]	@ (8002bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	0a1b      	lsrs	r3, r3, #8
 8002bea:	f003 0307 	and.w	r3, r3, #7
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bc80      	pop	{r7}
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	e000ed00 	.word	0xe000ed00

08002bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	4603      	mov	r3, r0
 8002c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	db0b      	blt.n	8002c26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	f003 021f 	and.w	r2, r3, #31
 8002c14:	4906      	ldr	r1, [pc, #24]	@ (8002c30 <__NVIC_EnableIRQ+0x34>)
 8002c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1a:	095b      	lsrs	r3, r3, #5
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c26:	bf00      	nop
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bc80      	pop	{r7}
 8002c2e:	4770      	bx	lr
 8002c30:	e000e100 	.word	0xe000e100

08002c34 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	db12      	blt.n	8002c6c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	f003 021f 	and.w	r2, r3, #31
 8002c4c:	490a      	ldr	r1, [pc, #40]	@ (8002c78 <__NVIC_DisableIRQ+0x44>)
 8002c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c52:	095b      	lsrs	r3, r3, #5
 8002c54:	2001      	movs	r0, #1
 8002c56:	fa00 f202 	lsl.w	r2, r0, r2
 8002c5a:	3320      	adds	r3, #32
 8002c5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002c60:	f3bf 8f4f 	dsb	sy
}
 8002c64:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c66:	f3bf 8f6f 	isb	sy
}
 8002c6a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	e000e100 	.word	0xe000e100

08002c7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	6039      	str	r1, [r7, #0]
 8002c86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	db0a      	blt.n	8002ca6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	b2da      	uxtb	r2, r3
 8002c94:	490c      	ldr	r1, [pc, #48]	@ (8002cc8 <__NVIC_SetPriority+0x4c>)
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	0112      	lsls	r2, r2, #4
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ca4:	e00a      	b.n	8002cbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	b2da      	uxtb	r2, r3
 8002caa:	4908      	ldr	r1, [pc, #32]	@ (8002ccc <__NVIC_SetPriority+0x50>)
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	f003 030f 	and.w	r3, r3, #15
 8002cb2:	3b04      	subs	r3, #4
 8002cb4:	0112      	lsls	r2, r2, #4
 8002cb6:	b2d2      	uxtb	r2, r2
 8002cb8:	440b      	add	r3, r1
 8002cba:	761a      	strb	r2, [r3, #24]
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bc80      	pop	{r7}
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	e000e100 	.word	0xe000e100
 8002ccc:	e000ed00 	.word	0xe000ed00

08002cd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b089      	sub	sp, #36	@ 0x24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	f1c3 0307 	rsb	r3, r3, #7
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	bf28      	it	cs
 8002cee:	2304      	movcs	r3, #4
 8002cf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	2b06      	cmp	r3, #6
 8002cf8:	d902      	bls.n	8002d00 <NVIC_EncodePriority+0x30>
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	3b03      	subs	r3, #3
 8002cfe:	e000      	b.n	8002d02 <NVIC_EncodePriority+0x32>
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d04:	f04f 32ff 	mov.w	r2, #4294967295
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	43da      	mvns	r2, r3
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	401a      	ands	r2, r3
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d18:	f04f 31ff 	mov.w	r1, #4294967295
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d22:	43d9      	mvns	r1, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d28:	4313      	orrs	r3, r2
         );
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3724      	adds	r7, #36	@ 0x24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr

08002d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d44:	d301      	bcc.n	8002d4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d46:	2301      	movs	r3, #1
 8002d48:	e00f      	b.n	8002d6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d74 <SysTick_Config+0x40>)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d52:	210f      	movs	r1, #15
 8002d54:	f04f 30ff 	mov.w	r0, #4294967295
 8002d58:	f7ff ff90 	bl	8002c7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d5c:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <SysTick_Config+0x40>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d62:	4b04      	ldr	r3, [pc, #16]	@ (8002d74 <SysTick_Config+0x40>)
 8002d64:	2207      	movs	r2, #7
 8002d66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	e000e010 	.word	0xe000e010

08002d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f7ff ff09 	bl	8002b98 <__NVIC_SetPriorityGrouping>
}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b086      	sub	sp, #24
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	4603      	mov	r3, r0
 8002d96:	60b9      	str	r1, [r7, #8]
 8002d98:	607a      	str	r2, [r7, #4]
 8002d9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002da0:	f7ff ff1e 	bl	8002be0 <__NVIC_GetPriorityGrouping>
 8002da4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	68b9      	ldr	r1, [r7, #8]
 8002daa:	6978      	ldr	r0, [r7, #20]
 8002dac:	f7ff ff90 	bl	8002cd0 <NVIC_EncodePriority>
 8002db0:	4602      	mov	r2, r0
 8002db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002db6:	4611      	mov	r1, r2
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff ff5f 	bl	8002c7c <__NVIC_SetPriority>
}
 8002dbe:	bf00      	nop
 8002dc0:	3718      	adds	r7, #24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}

08002dc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b082      	sub	sp, #8
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	4603      	mov	r3, r0
 8002dce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff ff11 	bl	8002bfc <__NVIC_EnableIRQ>
}
 8002dda:	bf00      	nop
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b082      	sub	sp, #8
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	4603      	mov	r3, r0
 8002dea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff ff1f 	bl	8002c34 <__NVIC_DisableIRQ>
}
 8002df6:	bf00      	nop
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b082      	sub	sp, #8
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7ff ff94 	bl	8002d34 <SysTick_Config>
 8002e0c:	4603      	mov	r3, r0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
	...

08002e18 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e20:	2300      	movs	r3, #0
 8002e22:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e043      	b.n	8002eb6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	4b22      	ldr	r3, [pc, #136]	@ (8002ec0 <HAL_DMA_Init+0xa8>)
 8002e36:	4413      	add	r3, r2
 8002e38:	4a22      	ldr	r2, [pc, #136]	@ (8002ec4 <HAL_DMA_Init+0xac>)
 8002e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3e:	091b      	lsrs	r3, r3, #4
 8002e40:	009a      	lsls	r2, r3, #2
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a1f      	ldr	r2, [pc, #124]	@ (8002ec8 <HAL_DMA_Init+0xb0>)
 8002e4a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2202      	movs	r2, #2
 8002e50:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002e62:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002e66:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002e70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68fa      	ldr	r2, [r7, #12]
 8002e9c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3714      	adds	r7, #20
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr
 8002ec0:	bffdfff8 	.word	0xbffdfff8
 8002ec4:	cccccccd 	.word	0xcccccccd
 8002ec8:	40020000 	.word	0x40020000

08002ecc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
 8002ed8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002eda:	2300      	movs	r3, #0
 8002edc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d101      	bne.n	8002eec <HAL_DMA_Start_IT+0x20>
 8002ee8:	2302      	movs	r3, #2
 8002eea:	e04b      	b.n	8002f84 <HAL_DMA_Start_IT+0xb8>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d13a      	bne.n	8002f76 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2202      	movs	r2, #2
 8002f04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 0201 	bic.w	r2, r2, #1
 8002f1c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	68b9      	ldr	r1, [r7, #8]
 8002f24:	68f8      	ldr	r0, [r7, #12]
 8002f26:	f000 f9f6 	bl	8003316 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d008      	beq.n	8002f44 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f042 020e 	orr.w	r2, r2, #14
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	e00f      	b.n	8002f64 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0204 	bic.w	r2, r2, #4
 8002f52:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 020a 	orr.w	r2, r2, #10
 8002f62:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f042 0201 	orr.w	r2, r2, #1
 8002f72:	601a      	str	r2, [r3, #0]
 8002f74:	e005      	b.n	8002f82 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002f7e:	2302      	movs	r3, #2
 8002f80:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3718      	adds	r7, #24
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f94:	2300      	movs	r3, #0
 8002f96:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d008      	beq.n	8002fb6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e020      	b.n	8002ff8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 020e 	bic.w	r2, r2, #14
 8002fc4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 0201 	bic.w	r2, r2, #1
 8002fd4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fde:	2101      	movs	r1, #1
 8002fe0:	fa01 f202 	lsl.w	r2, r1, r2
 8002fe4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3714      	adds	r7, #20
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bc80      	pop	{r7}
 8003000:	4770      	bx	lr
	...

08003004 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800300c:	2300      	movs	r3, #0
 800300e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d005      	beq.n	8003028 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2204      	movs	r2, #4
 8003020:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	73fb      	strb	r3, [r7, #15]
 8003026:	e051      	b.n	80030cc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 020e 	bic.w	r2, r2, #14
 8003036:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 0201 	bic.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a22      	ldr	r2, [pc, #136]	@ (80030d8 <HAL_DMA_Abort_IT+0xd4>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d029      	beq.n	80030a6 <HAL_DMA_Abort_IT+0xa2>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a21      	ldr	r2, [pc, #132]	@ (80030dc <HAL_DMA_Abort_IT+0xd8>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d022      	beq.n	80030a2 <HAL_DMA_Abort_IT+0x9e>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a1f      	ldr	r2, [pc, #124]	@ (80030e0 <HAL_DMA_Abort_IT+0xdc>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d01a      	beq.n	800309c <HAL_DMA_Abort_IT+0x98>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a1e      	ldr	r2, [pc, #120]	@ (80030e4 <HAL_DMA_Abort_IT+0xe0>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d012      	beq.n	8003096 <HAL_DMA_Abort_IT+0x92>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a1c      	ldr	r2, [pc, #112]	@ (80030e8 <HAL_DMA_Abort_IT+0xe4>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d00a      	beq.n	8003090 <HAL_DMA_Abort_IT+0x8c>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a1b      	ldr	r2, [pc, #108]	@ (80030ec <HAL_DMA_Abort_IT+0xe8>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d102      	bne.n	800308a <HAL_DMA_Abort_IT+0x86>
 8003084:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003088:	e00e      	b.n	80030a8 <HAL_DMA_Abort_IT+0xa4>
 800308a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800308e:	e00b      	b.n	80030a8 <HAL_DMA_Abort_IT+0xa4>
 8003090:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003094:	e008      	b.n	80030a8 <HAL_DMA_Abort_IT+0xa4>
 8003096:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800309a:	e005      	b.n	80030a8 <HAL_DMA_Abort_IT+0xa4>
 800309c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030a0:	e002      	b.n	80030a8 <HAL_DMA_Abort_IT+0xa4>
 80030a2:	2310      	movs	r3, #16
 80030a4:	e000      	b.n	80030a8 <HAL_DMA_Abort_IT+0xa4>
 80030a6:	2301      	movs	r3, #1
 80030a8:	4a11      	ldr	r2, [pc, #68]	@ (80030f0 <HAL_DMA_Abort_IT+0xec>)
 80030aa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	4798      	blx	r3
    } 
  }
  return status;
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40020008 	.word	0x40020008
 80030dc:	4002001c 	.word	0x4002001c
 80030e0:	40020030 	.word	0x40020030
 80030e4:	40020044 	.word	0x40020044
 80030e8:	40020058 	.word	0x40020058
 80030ec:	4002006c 	.word	0x4002006c
 80030f0:	40020000 	.word	0x40020000

080030f4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003110:	2204      	movs	r2, #4
 8003112:	409a      	lsls	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	4013      	ands	r3, r2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d04f      	beq.n	80031bc <HAL_DMA_IRQHandler+0xc8>
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	f003 0304 	and.w	r3, r3, #4
 8003122:	2b00      	cmp	r3, #0
 8003124:	d04a      	beq.n	80031bc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0320 	and.w	r3, r3, #32
 8003130:	2b00      	cmp	r3, #0
 8003132:	d107      	bne.n	8003144 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 0204 	bic.w	r2, r2, #4
 8003142:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a66      	ldr	r2, [pc, #408]	@ (80032e4 <HAL_DMA_IRQHandler+0x1f0>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d029      	beq.n	80031a2 <HAL_DMA_IRQHandler+0xae>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a65      	ldr	r2, [pc, #404]	@ (80032e8 <HAL_DMA_IRQHandler+0x1f4>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d022      	beq.n	800319e <HAL_DMA_IRQHandler+0xaa>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a63      	ldr	r2, [pc, #396]	@ (80032ec <HAL_DMA_IRQHandler+0x1f8>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d01a      	beq.n	8003198 <HAL_DMA_IRQHandler+0xa4>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a62      	ldr	r2, [pc, #392]	@ (80032f0 <HAL_DMA_IRQHandler+0x1fc>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d012      	beq.n	8003192 <HAL_DMA_IRQHandler+0x9e>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a60      	ldr	r2, [pc, #384]	@ (80032f4 <HAL_DMA_IRQHandler+0x200>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d00a      	beq.n	800318c <HAL_DMA_IRQHandler+0x98>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a5f      	ldr	r2, [pc, #380]	@ (80032f8 <HAL_DMA_IRQHandler+0x204>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d102      	bne.n	8003186 <HAL_DMA_IRQHandler+0x92>
 8003180:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003184:	e00e      	b.n	80031a4 <HAL_DMA_IRQHandler+0xb0>
 8003186:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800318a:	e00b      	b.n	80031a4 <HAL_DMA_IRQHandler+0xb0>
 800318c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003190:	e008      	b.n	80031a4 <HAL_DMA_IRQHandler+0xb0>
 8003192:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003196:	e005      	b.n	80031a4 <HAL_DMA_IRQHandler+0xb0>
 8003198:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800319c:	e002      	b.n	80031a4 <HAL_DMA_IRQHandler+0xb0>
 800319e:	2340      	movs	r3, #64	@ 0x40
 80031a0:	e000      	b.n	80031a4 <HAL_DMA_IRQHandler+0xb0>
 80031a2:	2304      	movs	r3, #4
 80031a4:	4a55      	ldr	r2, [pc, #340]	@ (80032fc <HAL_DMA_IRQHandler+0x208>)
 80031a6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 8094 	beq.w	80032da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80031ba:	e08e      	b.n	80032da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c0:	2202      	movs	r2, #2
 80031c2:	409a      	lsls	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4013      	ands	r3, r2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d056      	beq.n	800327a <HAL_DMA_IRQHandler+0x186>
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d051      	beq.n	800327a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0320 	and.w	r3, r3, #32
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d10b      	bne.n	80031fc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 020a 	bic.w	r2, r2, #10
 80031f2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a38      	ldr	r2, [pc, #224]	@ (80032e4 <HAL_DMA_IRQHandler+0x1f0>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d029      	beq.n	800325a <HAL_DMA_IRQHandler+0x166>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a37      	ldr	r2, [pc, #220]	@ (80032e8 <HAL_DMA_IRQHandler+0x1f4>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d022      	beq.n	8003256 <HAL_DMA_IRQHandler+0x162>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a35      	ldr	r2, [pc, #212]	@ (80032ec <HAL_DMA_IRQHandler+0x1f8>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d01a      	beq.n	8003250 <HAL_DMA_IRQHandler+0x15c>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a34      	ldr	r2, [pc, #208]	@ (80032f0 <HAL_DMA_IRQHandler+0x1fc>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d012      	beq.n	800324a <HAL_DMA_IRQHandler+0x156>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a32      	ldr	r2, [pc, #200]	@ (80032f4 <HAL_DMA_IRQHandler+0x200>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d00a      	beq.n	8003244 <HAL_DMA_IRQHandler+0x150>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a31      	ldr	r2, [pc, #196]	@ (80032f8 <HAL_DMA_IRQHandler+0x204>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d102      	bne.n	800323e <HAL_DMA_IRQHandler+0x14a>
 8003238:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800323c:	e00e      	b.n	800325c <HAL_DMA_IRQHandler+0x168>
 800323e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003242:	e00b      	b.n	800325c <HAL_DMA_IRQHandler+0x168>
 8003244:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003248:	e008      	b.n	800325c <HAL_DMA_IRQHandler+0x168>
 800324a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800324e:	e005      	b.n	800325c <HAL_DMA_IRQHandler+0x168>
 8003250:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003254:	e002      	b.n	800325c <HAL_DMA_IRQHandler+0x168>
 8003256:	2320      	movs	r3, #32
 8003258:	e000      	b.n	800325c <HAL_DMA_IRQHandler+0x168>
 800325a:	2302      	movs	r3, #2
 800325c:	4a27      	ldr	r2, [pc, #156]	@ (80032fc <HAL_DMA_IRQHandler+0x208>)
 800325e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800326c:	2b00      	cmp	r3, #0
 800326e:	d034      	beq.n	80032da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003278:	e02f      	b.n	80032da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327e:	2208      	movs	r2, #8
 8003280:	409a      	lsls	r2, r3
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4013      	ands	r3, r2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d028      	beq.n	80032dc <HAL_DMA_IRQHandler+0x1e8>
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	f003 0308 	and.w	r3, r3, #8
 8003290:	2b00      	cmp	r3, #0
 8003292:	d023      	beq.n	80032dc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 020e 	bic.w	r2, r2, #14
 80032a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ac:	2101      	movs	r1, #1
 80032ae:	fa01 f202 	lsl.w	r2, r1, r2
 80032b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d004      	beq.n	80032dc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	4798      	blx	r3
    }
  }
  return;
 80032da:	bf00      	nop
 80032dc:	bf00      	nop
}
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40020008 	.word	0x40020008
 80032e8:	4002001c 	.word	0x4002001c
 80032ec:	40020030 	.word	0x40020030
 80032f0:	40020044 	.word	0x40020044
 80032f4:	40020058 	.word	0x40020058
 80032f8:	4002006c 	.word	0x4002006c
 80032fc:	40020000 	.word	0x40020000

08003300 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 800330c:	4618      	mov	r0, r3
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	bc80      	pop	{r7}
 8003314:	4770      	bx	lr

08003316 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003316:	b480      	push	{r7}
 8003318:	b085      	sub	sp, #20
 800331a:	af00      	add	r7, sp, #0
 800331c:	60f8      	str	r0, [r7, #12]
 800331e:	60b9      	str	r1, [r7, #8]
 8003320:	607a      	str	r2, [r7, #4]
 8003322:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800332c:	2101      	movs	r1, #1
 800332e:	fa01 f202 	lsl.w	r2, r1, r2
 8003332:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2b10      	cmp	r3, #16
 8003342:	d108      	bne.n	8003356 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68ba      	ldr	r2, [r7, #8]
 8003352:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003354:	e007      	b.n	8003366 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	60da      	str	r2, [r3, #12]
}
 8003366:	bf00      	nop
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr

08003370 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003370:	b480      	push	{r7}
 8003372:	b08b      	sub	sp, #44	@ 0x2c
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800337a:	2300      	movs	r3, #0
 800337c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800337e:	2300      	movs	r3, #0
 8003380:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003382:	e169      	b.n	8003658 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003384:	2201      	movs	r2, #1
 8003386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	69fa      	ldr	r2, [r7, #28]
 8003394:	4013      	ands	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	429a      	cmp	r2, r3
 800339e:	f040 8158 	bne.w	8003652 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	4a9a      	ldr	r2, [pc, #616]	@ (8003610 <HAL_GPIO_Init+0x2a0>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d05e      	beq.n	800346a <HAL_GPIO_Init+0xfa>
 80033ac:	4a98      	ldr	r2, [pc, #608]	@ (8003610 <HAL_GPIO_Init+0x2a0>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d875      	bhi.n	800349e <HAL_GPIO_Init+0x12e>
 80033b2:	4a98      	ldr	r2, [pc, #608]	@ (8003614 <HAL_GPIO_Init+0x2a4>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d058      	beq.n	800346a <HAL_GPIO_Init+0xfa>
 80033b8:	4a96      	ldr	r2, [pc, #600]	@ (8003614 <HAL_GPIO_Init+0x2a4>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d86f      	bhi.n	800349e <HAL_GPIO_Init+0x12e>
 80033be:	4a96      	ldr	r2, [pc, #600]	@ (8003618 <HAL_GPIO_Init+0x2a8>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d052      	beq.n	800346a <HAL_GPIO_Init+0xfa>
 80033c4:	4a94      	ldr	r2, [pc, #592]	@ (8003618 <HAL_GPIO_Init+0x2a8>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d869      	bhi.n	800349e <HAL_GPIO_Init+0x12e>
 80033ca:	4a94      	ldr	r2, [pc, #592]	@ (800361c <HAL_GPIO_Init+0x2ac>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d04c      	beq.n	800346a <HAL_GPIO_Init+0xfa>
 80033d0:	4a92      	ldr	r2, [pc, #584]	@ (800361c <HAL_GPIO_Init+0x2ac>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d863      	bhi.n	800349e <HAL_GPIO_Init+0x12e>
 80033d6:	4a92      	ldr	r2, [pc, #584]	@ (8003620 <HAL_GPIO_Init+0x2b0>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d046      	beq.n	800346a <HAL_GPIO_Init+0xfa>
 80033dc:	4a90      	ldr	r2, [pc, #576]	@ (8003620 <HAL_GPIO_Init+0x2b0>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d85d      	bhi.n	800349e <HAL_GPIO_Init+0x12e>
 80033e2:	2b12      	cmp	r3, #18
 80033e4:	d82a      	bhi.n	800343c <HAL_GPIO_Init+0xcc>
 80033e6:	2b12      	cmp	r3, #18
 80033e8:	d859      	bhi.n	800349e <HAL_GPIO_Init+0x12e>
 80033ea:	a201      	add	r2, pc, #4	@ (adr r2, 80033f0 <HAL_GPIO_Init+0x80>)
 80033ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f0:	0800346b 	.word	0x0800346b
 80033f4:	08003445 	.word	0x08003445
 80033f8:	08003457 	.word	0x08003457
 80033fc:	08003499 	.word	0x08003499
 8003400:	0800349f 	.word	0x0800349f
 8003404:	0800349f 	.word	0x0800349f
 8003408:	0800349f 	.word	0x0800349f
 800340c:	0800349f 	.word	0x0800349f
 8003410:	0800349f 	.word	0x0800349f
 8003414:	0800349f 	.word	0x0800349f
 8003418:	0800349f 	.word	0x0800349f
 800341c:	0800349f 	.word	0x0800349f
 8003420:	0800349f 	.word	0x0800349f
 8003424:	0800349f 	.word	0x0800349f
 8003428:	0800349f 	.word	0x0800349f
 800342c:	0800349f 	.word	0x0800349f
 8003430:	0800349f 	.word	0x0800349f
 8003434:	0800344d 	.word	0x0800344d
 8003438:	08003461 	.word	0x08003461
 800343c:	4a79      	ldr	r2, [pc, #484]	@ (8003624 <HAL_GPIO_Init+0x2b4>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d013      	beq.n	800346a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003442:	e02c      	b.n	800349e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	623b      	str	r3, [r7, #32]
          break;
 800344a:	e029      	b.n	80034a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	3304      	adds	r3, #4
 8003452:	623b      	str	r3, [r7, #32]
          break;
 8003454:	e024      	b.n	80034a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	3308      	adds	r3, #8
 800345c:	623b      	str	r3, [r7, #32]
          break;
 800345e:	e01f      	b.n	80034a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	330c      	adds	r3, #12
 8003466:	623b      	str	r3, [r7, #32]
          break;
 8003468:	e01a      	b.n	80034a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d102      	bne.n	8003478 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003472:	2304      	movs	r3, #4
 8003474:	623b      	str	r3, [r7, #32]
          break;
 8003476:	e013      	b.n	80034a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d105      	bne.n	800348c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003480:	2308      	movs	r3, #8
 8003482:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	69fa      	ldr	r2, [r7, #28]
 8003488:	611a      	str	r2, [r3, #16]
          break;
 800348a:	e009      	b.n	80034a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800348c:	2308      	movs	r3, #8
 800348e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	69fa      	ldr	r2, [r7, #28]
 8003494:	615a      	str	r2, [r3, #20]
          break;
 8003496:	e003      	b.n	80034a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003498:	2300      	movs	r3, #0
 800349a:	623b      	str	r3, [r7, #32]
          break;
 800349c:	e000      	b.n	80034a0 <HAL_GPIO_Init+0x130>
          break;
 800349e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	2bff      	cmp	r3, #255	@ 0xff
 80034a4:	d801      	bhi.n	80034aa <HAL_GPIO_Init+0x13a>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	e001      	b.n	80034ae <HAL_GPIO_Init+0x13e>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	3304      	adds	r3, #4
 80034ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	2bff      	cmp	r3, #255	@ 0xff
 80034b4:	d802      	bhi.n	80034bc <HAL_GPIO_Init+0x14c>
 80034b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	e002      	b.n	80034c2 <HAL_GPIO_Init+0x152>
 80034bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034be:	3b08      	subs	r3, #8
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	210f      	movs	r1, #15
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	fa01 f303 	lsl.w	r3, r1, r3
 80034d0:	43db      	mvns	r3, r3
 80034d2:	401a      	ands	r2, r3
 80034d4:	6a39      	ldr	r1, [r7, #32]
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	fa01 f303 	lsl.w	r3, r1, r3
 80034dc:	431a      	orrs	r2, r3
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 80b1 	beq.w	8003652 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034f0:	4b4d      	ldr	r3, [pc, #308]	@ (8003628 <HAL_GPIO_Init+0x2b8>)
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	4a4c      	ldr	r2, [pc, #304]	@ (8003628 <HAL_GPIO_Init+0x2b8>)
 80034f6:	f043 0301 	orr.w	r3, r3, #1
 80034fa:	6193      	str	r3, [r2, #24]
 80034fc:	4b4a      	ldr	r3, [pc, #296]	@ (8003628 <HAL_GPIO_Init+0x2b8>)
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	60bb      	str	r3, [r7, #8]
 8003506:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003508:	4a48      	ldr	r2, [pc, #288]	@ (800362c <HAL_GPIO_Init+0x2bc>)
 800350a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350c:	089b      	lsrs	r3, r3, #2
 800350e:	3302      	adds	r3, #2
 8003510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003514:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003518:	f003 0303 	and.w	r3, r3, #3
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	220f      	movs	r2, #15
 8003520:	fa02 f303 	lsl.w	r3, r2, r3
 8003524:	43db      	mvns	r3, r3
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	4013      	ands	r3, r2
 800352a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a40      	ldr	r2, [pc, #256]	@ (8003630 <HAL_GPIO_Init+0x2c0>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d013      	beq.n	800355c <HAL_GPIO_Init+0x1ec>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a3f      	ldr	r2, [pc, #252]	@ (8003634 <HAL_GPIO_Init+0x2c4>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d00d      	beq.n	8003558 <HAL_GPIO_Init+0x1e8>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a3e      	ldr	r2, [pc, #248]	@ (8003638 <HAL_GPIO_Init+0x2c8>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d007      	beq.n	8003554 <HAL_GPIO_Init+0x1e4>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a3d      	ldr	r2, [pc, #244]	@ (800363c <HAL_GPIO_Init+0x2cc>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d101      	bne.n	8003550 <HAL_GPIO_Init+0x1e0>
 800354c:	2303      	movs	r3, #3
 800354e:	e006      	b.n	800355e <HAL_GPIO_Init+0x1ee>
 8003550:	2304      	movs	r3, #4
 8003552:	e004      	b.n	800355e <HAL_GPIO_Init+0x1ee>
 8003554:	2302      	movs	r3, #2
 8003556:	e002      	b.n	800355e <HAL_GPIO_Init+0x1ee>
 8003558:	2301      	movs	r3, #1
 800355a:	e000      	b.n	800355e <HAL_GPIO_Init+0x1ee>
 800355c:	2300      	movs	r3, #0
 800355e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003560:	f002 0203 	and.w	r2, r2, #3
 8003564:	0092      	lsls	r2, r2, #2
 8003566:	4093      	lsls	r3, r2
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	4313      	orrs	r3, r2
 800356c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800356e:	492f      	ldr	r1, [pc, #188]	@ (800362c <HAL_GPIO_Init+0x2bc>)
 8003570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003572:	089b      	lsrs	r3, r3, #2
 8003574:	3302      	adds	r3, #2
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d006      	beq.n	8003596 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003588:	4b2d      	ldr	r3, [pc, #180]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	492c      	ldr	r1, [pc, #176]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	4313      	orrs	r3, r2
 8003592:	608b      	str	r3, [r1, #8]
 8003594:	e006      	b.n	80035a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003596:	4b2a      	ldr	r3, [pc, #168]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	43db      	mvns	r3, r3
 800359e:	4928      	ldr	r1, [pc, #160]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 80035a0:	4013      	ands	r3, r2
 80035a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d006      	beq.n	80035be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80035b0:	4b23      	ldr	r3, [pc, #140]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	4922      	ldr	r1, [pc, #136]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	60cb      	str	r3, [r1, #12]
 80035bc:	e006      	b.n	80035cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80035be:	4b20      	ldr	r3, [pc, #128]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 80035c0:	68da      	ldr	r2, [r3, #12]
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	43db      	mvns	r3, r3
 80035c6:	491e      	ldr	r1, [pc, #120]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 80035c8:	4013      	ands	r3, r2
 80035ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d006      	beq.n	80035e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80035d8:	4b19      	ldr	r3, [pc, #100]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	4918      	ldr	r1, [pc, #96]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]
 80035e4:	e006      	b.n	80035f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80035e6:	4b16      	ldr	r3, [pc, #88]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	43db      	mvns	r3, r3
 80035ee:	4914      	ldr	r1, [pc, #80]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 80035f0:	4013      	ands	r3, r2
 80035f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d021      	beq.n	8003644 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003600:	4b0f      	ldr	r3, [pc, #60]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	490e      	ldr	r1, [pc, #56]	@ (8003640 <HAL_GPIO_Init+0x2d0>)
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	4313      	orrs	r3, r2
 800360a:	600b      	str	r3, [r1, #0]
 800360c:	e021      	b.n	8003652 <HAL_GPIO_Init+0x2e2>
 800360e:	bf00      	nop
 8003610:	10320000 	.word	0x10320000
 8003614:	10310000 	.word	0x10310000
 8003618:	10220000 	.word	0x10220000
 800361c:	10210000 	.word	0x10210000
 8003620:	10120000 	.word	0x10120000
 8003624:	10110000 	.word	0x10110000
 8003628:	40021000 	.word	0x40021000
 800362c:	40010000 	.word	0x40010000
 8003630:	40010800 	.word	0x40010800
 8003634:	40010c00 	.word	0x40010c00
 8003638:	40011000 	.word	0x40011000
 800363c:	40011400 	.word	0x40011400
 8003640:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003644:	4b0b      	ldr	r3, [pc, #44]	@ (8003674 <HAL_GPIO_Init+0x304>)
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	43db      	mvns	r3, r3
 800364c:	4909      	ldr	r1, [pc, #36]	@ (8003674 <HAL_GPIO_Init+0x304>)
 800364e:	4013      	ands	r3, r2
 8003650:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003654:	3301      	adds	r3, #1
 8003656:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365e:	fa22 f303 	lsr.w	r3, r2, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	f47f ae8e 	bne.w	8003384 <HAL_GPIO_Init+0x14>
  }
}
 8003668:	bf00      	nop
 800366a:	bf00      	nop
 800366c:	372c      	adds	r7, #44	@ 0x2c
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr
 8003674:	40010400 	.word	0x40010400

08003678 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003678:	b480      	push	{r7}
 800367a:	b089      	sub	sp, #36	@ 0x24
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003682:	2300      	movs	r3, #0
 8003684:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8003686:	e09a      	b.n	80037be <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003688:	2201      	movs	r2, #1
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	4013      	ands	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8003696:	69bb      	ldr	r3, [r7, #24]
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 808d 	beq.w	80037b8 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 800369e:	4a4e      	ldr	r2, [pc, #312]	@ (80037d8 <HAL_GPIO_DeInit+0x160>)
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	089b      	lsrs	r3, r3, #2
 80036a4:	3302      	adds	r3, #2
 80036a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036aa:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	220f      	movs	r2, #15
 80036b6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ba:	697a      	ldr	r2, [r7, #20]
 80036bc:	4013      	ands	r3, r2
 80036be:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a46      	ldr	r2, [pc, #280]	@ (80037dc <HAL_GPIO_DeInit+0x164>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d013      	beq.n	80036f0 <HAL_GPIO_DeInit+0x78>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a45      	ldr	r2, [pc, #276]	@ (80037e0 <HAL_GPIO_DeInit+0x168>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d00d      	beq.n	80036ec <HAL_GPIO_DeInit+0x74>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a44      	ldr	r2, [pc, #272]	@ (80037e4 <HAL_GPIO_DeInit+0x16c>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d007      	beq.n	80036e8 <HAL_GPIO_DeInit+0x70>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	4a43      	ldr	r2, [pc, #268]	@ (80037e8 <HAL_GPIO_DeInit+0x170>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d101      	bne.n	80036e4 <HAL_GPIO_DeInit+0x6c>
 80036e0:	2303      	movs	r3, #3
 80036e2:	e006      	b.n	80036f2 <HAL_GPIO_DeInit+0x7a>
 80036e4:	2304      	movs	r3, #4
 80036e6:	e004      	b.n	80036f2 <HAL_GPIO_DeInit+0x7a>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e002      	b.n	80036f2 <HAL_GPIO_DeInit+0x7a>
 80036ec:	2301      	movs	r3, #1
 80036ee:	e000      	b.n	80036f2 <HAL_GPIO_DeInit+0x7a>
 80036f0:	2300      	movs	r3, #0
 80036f2:	69fa      	ldr	r2, [r7, #28]
 80036f4:	f002 0203 	and.w	r2, r2, #3
 80036f8:	0092      	lsls	r2, r2, #2
 80036fa:	4093      	lsls	r3, r2
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d132      	bne.n	8003768 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8003702:	4b3a      	ldr	r3, [pc, #232]	@ (80037ec <HAL_GPIO_DeInit+0x174>)
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	43db      	mvns	r3, r3
 800370a:	4938      	ldr	r1, [pc, #224]	@ (80037ec <HAL_GPIO_DeInit+0x174>)
 800370c:	4013      	ands	r3, r2
 800370e:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8003710:	4b36      	ldr	r3, [pc, #216]	@ (80037ec <HAL_GPIO_DeInit+0x174>)
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	43db      	mvns	r3, r3
 8003718:	4934      	ldr	r1, [pc, #208]	@ (80037ec <HAL_GPIO_DeInit+0x174>)
 800371a:	4013      	ands	r3, r2
 800371c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800371e:	4b33      	ldr	r3, [pc, #204]	@ (80037ec <HAL_GPIO_DeInit+0x174>)
 8003720:	68da      	ldr	r2, [r3, #12]
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	43db      	mvns	r3, r3
 8003726:	4931      	ldr	r1, [pc, #196]	@ (80037ec <HAL_GPIO_DeInit+0x174>)
 8003728:	4013      	ands	r3, r2
 800372a:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800372c:	4b2f      	ldr	r3, [pc, #188]	@ (80037ec <HAL_GPIO_DeInit+0x174>)
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	43db      	mvns	r3, r3
 8003734:	492d      	ldr	r1, [pc, #180]	@ (80037ec <HAL_GPIO_DeInit+0x174>)
 8003736:	4013      	ands	r3, r2
 8003738:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	220f      	movs	r2, #15
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800374a:	4a23      	ldr	r2, [pc, #140]	@ (80037d8 <HAL_GPIO_DeInit+0x160>)
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	089b      	lsrs	r3, r3, #2
 8003750:	3302      	adds	r3, #2
 8003752:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	43da      	mvns	r2, r3
 800375a:	481f      	ldr	r0, [pc, #124]	@ (80037d8 <HAL_GPIO_DeInit+0x160>)
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	089b      	lsrs	r3, r3, #2
 8003760:	400a      	ands	r2, r1
 8003762:	3302      	adds	r3, #2
 8003764:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	2bff      	cmp	r3, #255	@ 0xff
 800376c:	d801      	bhi.n	8003772 <HAL_GPIO_DeInit+0xfa>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	e001      	b.n	8003776 <HAL_GPIO_DeInit+0xfe>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	3304      	adds	r3, #4
 8003776:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	2bff      	cmp	r3, #255	@ 0xff
 800377c:	d802      	bhi.n	8003784 <HAL_GPIO_DeInit+0x10c>
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	e002      	b.n	800378a <HAL_GPIO_DeInit+0x112>
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	3b08      	subs	r3, #8
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	210f      	movs	r1, #15
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	fa01 f303 	lsl.w	r3, r1, r3
 8003798:	43db      	mvns	r3, r3
 800379a:	401a      	ands	r2, r3
 800379c:	2104      	movs	r1, #4
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	fa01 f303 	lsl.w	r3, r1, r3
 80037a4:	431a      	orrs	r2, r3
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68da      	ldr	r2, [r3, #12]
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	43db      	mvns	r3, r3
 80037b2:	401a      	ands	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	60da      	str	r2, [r3, #12]
    }

    position++;
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	3301      	adds	r3, #1
 80037bc:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80037be:	683a      	ldr	r2, [r7, #0]
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	fa22 f303 	lsr.w	r3, r2, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f47f af5e 	bne.w	8003688 <HAL_GPIO_DeInit+0x10>
  }
}
 80037cc:	bf00      	nop
 80037ce:	bf00      	nop
 80037d0:	3724      	adds	r7, #36	@ 0x24
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr
 80037d8:	40010000 	.word	0x40010000
 80037dc:	40010800 	.word	0x40010800
 80037e0:	40010c00 	.word	0x40010c00
 80037e4:	40011000 	.word	0x40011000
 80037e8:	40011400 	.word	0x40011400
 80037ec:	40010400 	.word	0x40010400

080037f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	460b      	mov	r3, r1
 80037fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	887b      	ldrh	r3, [r7, #2]
 8003802:	4013      	ands	r3, r2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d002      	beq.n	800380e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003808:	2301      	movs	r3, #1
 800380a:	73fb      	strb	r3, [r7, #15]
 800380c:	e001      	b.n	8003812 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800380e:	2300      	movs	r3, #0
 8003810:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003812:	7bfb      	ldrb	r3, [r7, #15]
}
 8003814:	4618      	mov	r0, r3
 8003816:	3714      	adds	r7, #20
 8003818:	46bd      	mov	sp, r7
 800381a:	bc80      	pop	{r7}
 800381c:	4770      	bx	lr

0800381e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800381e:	b480      	push	{r7}
 8003820:	b083      	sub	sp, #12
 8003822:	af00      	add	r7, sp, #0
 8003824:	6078      	str	r0, [r7, #4]
 8003826:	460b      	mov	r3, r1
 8003828:	807b      	strh	r3, [r7, #2]
 800382a:	4613      	mov	r3, r2
 800382c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800382e:	787b      	ldrb	r3, [r7, #1]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d003      	beq.n	800383c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003834:	887a      	ldrh	r2, [r7, #2]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800383a:	e003      	b.n	8003844 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800383c:	887b      	ldrh	r3, [r7, #2]
 800383e:	041a      	lsls	r2, r3, #16
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	611a      	str	r2, [r3, #16]
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr

0800384e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800384e:	b480      	push	{r7}
 8003850:	b085      	sub	sp, #20
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
 8003856:	460b      	mov	r3, r1
 8003858:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003860:	887a      	ldrh	r2, [r7, #2]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	4013      	ands	r3, r2
 8003866:	041a      	lsls	r2, r3, #16
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	43d9      	mvns	r1, r3
 800386c:	887b      	ldrh	r3, [r7, #2]
 800386e:	400b      	ands	r3, r1
 8003870:	431a      	orrs	r2, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	611a      	str	r2, [r3, #16]
}
 8003876:	bf00      	nop
 8003878:	3714      	adds	r7, #20
 800387a:	46bd      	mov	sp, r7
 800387c:	bc80      	pop	{r7}
 800387e:	4770      	bx	lr

08003880 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e272      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b00      	cmp	r3, #0
 800389c:	f000 8087 	beq.w	80039ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038a0:	4b92      	ldr	r3, [pc, #584]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 030c 	and.w	r3, r3, #12
 80038a8:	2b04      	cmp	r3, #4
 80038aa:	d00c      	beq.n	80038c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038ac:	4b8f      	ldr	r3, [pc, #572]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f003 030c 	and.w	r3, r3, #12
 80038b4:	2b08      	cmp	r3, #8
 80038b6:	d112      	bne.n	80038de <HAL_RCC_OscConfig+0x5e>
 80038b8:	4b8c      	ldr	r3, [pc, #560]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038c4:	d10b      	bne.n	80038de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c6:	4b89      	ldr	r3, [pc, #548]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d06c      	beq.n	80039ac <HAL_RCC_OscConfig+0x12c>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d168      	bne.n	80039ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e24c      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038e6:	d106      	bne.n	80038f6 <HAL_RCC_OscConfig+0x76>
 80038e8:	4b80      	ldr	r3, [pc, #512]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a7f      	ldr	r2, [pc, #508]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80038ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038f2:	6013      	str	r3, [r2, #0]
 80038f4:	e02e      	b.n	8003954 <HAL_RCC_OscConfig+0xd4>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d10c      	bne.n	8003918 <HAL_RCC_OscConfig+0x98>
 80038fe:	4b7b      	ldr	r3, [pc, #492]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a7a      	ldr	r2, [pc, #488]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003904:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	4b78      	ldr	r3, [pc, #480]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a77      	ldr	r2, [pc, #476]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003910:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003914:	6013      	str	r3, [r2, #0]
 8003916:	e01d      	b.n	8003954 <HAL_RCC_OscConfig+0xd4>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003920:	d10c      	bne.n	800393c <HAL_RCC_OscConfig+0xbc>
 8003922:	4b72      	ldr	r3, [pc, #456]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a71      	ldr	r2, [pc, #452]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003928:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800392c:	6013      	str	r3, [r2, #0]
 800392e:	4b6f      	ldr	r3, [pc, #444]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a6e      	ldr	r2, [pc, #440]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003934:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003938:	6013      	str	r3, [r2, #0]
 800393a:	e00b      	b.n	8003954 <HAL_RCC_OscConfig+0xd4>
 800393c:	4b6b      	ldr	r3, [pc, #428]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a6a      	ldr	r2, [pc, #424]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003942:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003946:	6013      	str	r3, [r2, #0]
 8003948:	4b68      	ldr	r3, [pc, #416]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a67      	ldr	r2, [pc, #412]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 800394e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003952:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d013      	beq.n	8003984 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395c:	f7fe fc98 	bl	8002290 <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003964:	f7fe fc94 	bl	8002290 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b64      	cmp	r3, #100	@ 0x64
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e200      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003976:	4b5d      	ldr	r3, [pc, #372]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d0f0      	beq.n	8003964 <HAL_RCC_OscConfig+0xe4>
 8003982:	e014      	b.n	80039ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003984:	f7fe fc84 	bl	8002290 <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800398c:	f7fe fc80 	bl	8002290 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b64      	cmp	r3, #100	@ 0x64
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e1ec      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800399e:	4b53      	ldr	r3, [pc, #332]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1f0      	bne.n	800398c <HAL_RCC_OscConfig+0x10c>
 80039aa:	e000      	b.n	80039ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d063      	beq.n	8003a82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039ba:	4b4c      	ldr	r3, [pc, #304]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f003 030c 	and.w	r3, r3, #12
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00b      	beq.n	80039de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80039c6:	4b49      	ldr	r3, [pc, #292]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f003 030c 	and.w	r3, r3, #12
 80039ce:	2b08      	cmp	r3, #8
 80039d0:	d11c      	bne.n	8003a0c <HAL_RCC_OscConfig+0x18c>
 80039d2:	4b46      	ldr	r3, [pc, #280]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d116      	bne.n	8003a0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039de:	4b43      	ldr	r3, [pc, #268]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0302 	and.w	r3, r3, #2
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d005      	beq.n	80039f6 <HAL_RCC_OscConfig+0x176>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d001      	beq.n	80039f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e1c0      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039f6:	4b3d      	ldr	r3, [pc, #244]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	4939      	ldr	r1, [pc, #228]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a0a:	e03a      	b.n	8003a82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d020      	beq.n	8003a56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a14:	4b36      	ldr	r3, [pc, #216]	@ (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a16:	2201      	movs	r2, #1
 8003a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a1a:	f7fe fc39 	bl	8002290 <HAL_GetTick>
 8003a1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a20:	e008      	b.n	8003a34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a22:	f7fe fc35 	bl	8002290 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e1a1      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a34:	4b2d      	ldr	r3, [pc, #180]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0f0      	beq.n	8003a22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a40:	4b2a      	ldr	r3, [pc, #168]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	4927      	ldr	r1, [pc, #156]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	600b      	str	r3, [r1, #0]
 8003a54:	e015      	b.n	8003a82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a56:	4b26      	ldr	r3, [pc, #152]	@ (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a5c:	f7fe fc18 	bl	8002290 <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a64:	f7fe fc14 	bl	8002290 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e180      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a76:	4b1d      	ldr	r3, [pc, #116]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1f0      	bne.n	8003a64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0308 	and.w	r3, r3, #8
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d03a      	beq.n	8003b04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d019      	beq.n	8003aca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a96:	4b17      	ldr	r3, [pc, #92]	@ (8003af4 <HAL_RCC_OscConfig+0x274>)
 8003a98:	2201      	movs	r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a9c:	f7fe fbf8 	bl	8002290 <HAL_GetTick>
 8003aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aa4:	f7fe fbf4 	bl	8002290 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e160      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8003aec <HAL_RCC_OscConfig+0x26c>)
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d0f0      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ac2:	2001      	movs	r0, #1
 8003ac4:	f000 face 	bl	8004064 <RCC_Delay>
 8003ac8:	e01c      	b.n	8003b04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aca:	4b0a      	ldr	r3, [pc, #40]	@ (8003af4 <HAL_RCC_OscConfig+0x274>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ad0:	f7fe fbde 	bl	8002290 <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ad6:	e00f      	b.n	8003af8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ad8:	f7fe fbda 	bl	8002290 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d908      	bls.n	8003af8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e146      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
 8003aea:	bf00      	nop
 8003aec:	40021000 	.word	0x40021000
 8003af0:	42420000 	.word	0x42420000
 8003af4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003af8:	4b92      	ldr	r3, [pc, #584]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1e9      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0304 	and.w	r3, r3, #4
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 80a6 	beq.w	8003c5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b12:	2300      	movs	r3, #0
 8003b14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b16:	4b8b      	ldr	r3, [pc, #556]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003b18:	69db      	ldr	r3, [r3, #28]
 8003b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10d      	bne.n	8003b3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b22:	4b88      	ldr	r3, [pc, #544]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	4a87      	ldr	r2, [pc, #540]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b2c:	61d3      	str	r3, [r2, #28]
 8003b2e:	4b85      	ldr	r3, [pc, #532]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b36:	60bb      	str	r3, [r7, #8]
 8003b38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b3e:	4b82      	ldr	r3, [pc, #520]	@ (8003d48 <HAL_RCC_OscConfig+0x4c8>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d118      	bne.n	8003b7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b4a:	4b7f      	ldr	r3, [pc, #508]	@ (8003d48 <HAL_RCC_OscConfig+0x4c8>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a7e      	ldr	r2, [pc, #504]	@ (8003d48 <HAL_RCC_OscConfig+0x4c8>)
 8003b50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b56:	f7fe fb9b 	bl	8002290 <HAL_GetTick>
 8003b5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b5c:	e008      	b.n	8003b70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b5e:	f7fe fb97 	bl	8002290 <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	2b64      	cmp	r3, #100	@ 0x64
 8003b6a:	d901      	bls.n	8003b70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e103      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b70:	4b75      	ldr	r3, [pc, #468]	@ (8003d48 <HAL_RCC_OscConfig+0x4c8>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d0f0      	beq.n	8003b5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d106      	bne.n	8003b92 <HAL_RCC_OscConfig+0x312>
 8003b84:	4b6f      	ldr	r3, [pc, #444]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003b86:	6a1b      	ldr	r3, [r3, #32]
 8003b88:	4a6e      	ldr	r2, [pc, #440]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003b8a:	f043 0301 	orr.w	r3, r3, #1
 8003b8e:	6213      	str	r3, [r2, #32]
 8003b90:	e02d      	b.n	8003bee <HAL_RCC_OscConfig+0x36e>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10c      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x334>
 8003b9a:	4b6a      	ldr	r3, [pc, #424]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	4a69      	ldr	r2, [pc, #420]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003ba0:	f023 0301 	bic.w	r3, r3, #1
 8003ba4:	6213      	str	r3, [r2, #32]
 8003ba6:	4b67      	ldr	r3, [pc, #412]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	4a66      	ldr	r2, [pc, #408]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003bac:	f023 0304 	bic.w	r3, r3, #4
 8003bb0:	6213      	str	r3, [r2, #32]
 8003bb2:	e01c      	b.n	8003bee <HAL_RCC_OscConfig+0x36e>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	2b05      	cmp	r3, #5
 8003bba:	d10c      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x356>
 8003bbc:	4b61      	ldr	r3, [pc, #388]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003bbe:	6a1b      	ldr	r3, [r3, #32]
 8003bc0:	4a60      	ldr	r2, [pc, #384]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003bc2:	f043 0304 	orr.w	r3, r3, #4
 8003bc6:	6213      	str	r3, [r2, #32]
 8003bc8:	4b5e      	ldr	r3, [pc, #376]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	4a5d      	ldr	r2, [pc, #372]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003bce:	f043 0301 	orr.w	r3, r3, #1
 8003bd2:	6213      	str	r3, [r2, #32]
 8003bd4:	e00b      	b.n	8003bee <HAL_RCC_OscConfig+0x36e>
 8003bd6:	4b5b      	ldr	r3, [pc, #364]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	4a5a      	ldr	r2, [pc, #360]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003bdc:	f023 0301 	bic.w	r3, r3, #1
 8003be0:	6213      	str	r3, [r2, #32]
 8003be2:	4b58      	ldr	r3, [pc, #352]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	4a57      	ldr	r2, [pc, #348]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003be8:	f023 0304 	bic.w	r3, r3, #4
 8003bec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d015      	beq.n	8003c22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf6:	f7fe fb4b 	bl	8002290 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bfc:	e00a      	b.n	8003c14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfe:	f7fe fb47 	bl	8002290 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e0b1      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c14:	4b4b      	ldr	r3, [pc, #300]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d0ee      	beq.n	8003bfe <HAL_RCC_OscConfig+0x37e>
 8003c20:	e014      	b.n	8003c4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c22:	f7fe fb35 	bl	8002290 <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c28:	e00a      	b.n	8003c40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c2a:	f7fe fb31 	bl	8002290 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e09b      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c40:	4b40      	ldr	r3, [pc, #256]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d1ee      	bne.n	8003c2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c4c:	7dfb      	ldrb	r3, [r7, #23]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d105      	bne.n	8003c5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c52:	4b3c      	ldr	r3, [pc, #240]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	4a3b      	ldr	r2, [pc, #236]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003c58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	69db      	ldr	r3, [r3, #28]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	f000 8087 	beq.w	8003d76 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c68:	4b36      	ldr	r3, [pc, #216]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 030c 	and.w	r3, r3, #12
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d061      	beq.n	8003d38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d146      	bne.n	8003d0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c7c:	4b33      	ldr	r3, [pc, #204]	@ (8003d4c <HAL_RCC_OscConfig+0x4cc>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c82:	f7fe fb05 	bl	8002290 <HAL_GetTick>
 8003c86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c88:	e008      	b.n	8003c9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c8a:	f7fe fb01 	bl	8002290 <HAL_GetTick>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d901      	bls.n	8003c9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e06d      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c9c:	4b29      	ldr	r3, [pc, #164]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1f0      	bne.n	8003c8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a1b      	ldr	r3, [r3, #32]
 8003cac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cb0:	d108      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003cb2:	4b24      	ldr	r3, [pc, #144]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	4921      	ldr	r1, [pc, #132]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a19      	ldr	r1, [r3, #32]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd4:	430b      	orrs	r3, r1
 8003cd6:	491b      	ldr	r1, [pc, #108]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8003d4c <HAL_RCC_OscConfig+0x4cc>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce2:	f7fe fad5 	bl	8002290 <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ce8:	e008      	b.n	8003cfc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cea:	f7fe fad1 	bl	8002290 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e03d      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cfc:	4b11      	ldr	r3, [pc, #68]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0f0      	beq.n	8003cea <HAL_RCC_OscConfig+0x46a>
 8003d08:	e035      	b.n	8003d76 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d0a:	4b10      	ldr	r3, [pc, #64]	@ (8003d4c <HAL_RCC_OscConfig+0x4cc>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d10:	f7fe fabe 	bl	8002290 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d18:	f7fe faba 	bl	8002290 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e026      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d2a:	4b06      	ldr	r3, [pc, #24]	@ (8003d44 <HAL_RCC_OscConfig+0x4c4>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f0      	bne.n	8003d18 <HAL_RCC_OscConfig+0x498>
 8003d36:	e01e      	b.n	8003d76 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	69db      	ldr	r3, [r3, #28]
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d107      	bne.n	8003d50 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e019      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
 8003d44:	40021000 	.word	0x40021000
 8003d48:	40007000 	.word	0x40007000
 8003d4c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d50:	4b0b      	ldr	r3, [pc, #44]	@ (8003d80 <HAL_RCC_OscConfig+0x500>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a1b      	ldr	r3, [r3, #32]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d106      	bne.n	8003d72 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d001      	beq.n	8003d76 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e000      	b.n	8003d78 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3718      	adds	r7, #24
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40021000 	.word	0x40021000

08003d84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b084      	sub	sp, #16
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d101      	bne.n	8003d98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e0d0      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d98:	4b6a      	ldr	r3, [pc, #424]	@ (8003f44 <HAL_RCC_ClockConfig+0x1c0>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0307 	and.w	r3, r3, #7
 8003da0:	683a      	ldr	r2, [r7, #0]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d910      	bls.n	8003dc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003da6:	4b67      	ldr	r3, [pc, #412]	@ (8003f44 <HAL_RCC_ClockConfig+0x1c0>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f023 0207 	bic.w	r2, r3, #7
 8003dae:	4965      	ldr	r1, [pc, #404]	@ (8003f44 <HAL_RCC_ClockConfig+0x1c0>)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003db6:	4b63      	ldr	r3, [pc, #396]	@ (8003f44 <HAL_RCC_ClockConfig+0x1c0>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0307 	and.w	r3, r3, #7
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d001      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e0b8      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d020      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0304 	and.w	r3, r3, #4
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d005      	beq.n	8003dec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003de0:	4b59      	ldr	r3, [pc, #356]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	4a58      	ldr	r2, [pc, #352]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003de6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003dea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0308 	and.w	r3, r3, #8
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d005      	beq.n	8003e04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003df8:	4b53      	ldr	r3, [pc, #332]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	4a52      	ldr	r2, [pc, #328]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003dfe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003e02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e04:	4b50      	ldr	r3, [pc, #320]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	494d      	ldr	r1, [pc, #308]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d040      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d107      	bne.n	8003e3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2a:	4b47      	ldr	r3, [pc, #284]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d115      	bne.n	8003e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e07f      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d107      	bne.n	8003e52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e42:	4b41      	ldr	r3, [pc, #260]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d109      	bne.n	8003e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e073      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e52:	4b3d      	ldr	r3, [pc, #244]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e06b      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e62:	4b39      	ldr	r3, [pc, #228]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f023 0203 	bic.w	r2, r3, #3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	4936      	ldr	r1, [pc, #216]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e74:	f7fe fa0c 	bl	8002290 <HAL_GetTick>
 8003e78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e7a:	e00a      	b.n	8003e92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e7c:	f7fe fa08 	bl	8002290 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e053      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e92:	4b2d      	ldr	r3, [pc, #180]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f003 020c 	and.w	r2, r3, #12
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d1eb      	bne.n	8003e7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ea4:	4b27      	ldr	r3, [pc, #156]	@ (8003f44 <HAL_RCC_ClockConfig+0x1c0>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d210      	bcs.n	8003ed4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb2:	4b24      	ldr	r3, [pc, #144]	@ (8003f44 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f023 0207 	bic.w	r2, r3, #7
 8003eba:	4922      	ldr	r1, [pc, #136]	@ (8003f44 <HAL_RCC_ClockConfig+0x1c0>)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ec2:	4b20      	ldr	r3, [pc, #128]	@ (8003f44 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0307 	and.w	r3, r3, #7
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d001      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e032      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0304 	and.w	r3, r3, #4
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d008      	beq.n	8003ef2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ee0:	4b19      	ldr	r3, [pc, #100]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	4916      	ldr	r1, [pc, #88]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0308 	and.w	r3, r3, #8
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d009      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003efe:	4b12      	ldr	r3, [pc, #72]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	490e      	ldr	r1, [pc, #56]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f12:	f000 f821 	bl	8003f58 <HAL_RCC_GetSysClockFreq>
 8003f16:	4602      	mov	r2, r0
 8003f18:	4b0b      	ldr	r3, [pc, #44]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	091b      	lsrs	r3, r3, #4
 8003f1e:	f003 030f 	and.w	r3, r3, #15
 8003f22:	490a      	ldr	r1, [pc, #40]	@ (8003f4c <HAL_RCC_ClockConfig+0x1c8>)
 8003f24:	5ccb      	ldrb	r3, [r1, r3]
 8003f26:	fa22 f303 	lsr.w	r3, r2, r3
 8003f2a:	4a09      	ldr	r2, [pc, #36]	@ (8003f50 <HAL_RCC_ClockConfig+0x1cc>)
 8003f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f2e:	4b09      	ldr	r3, [pc, #36]	@ (8003f54 <HAL_RCC_ClockConfig+0x1d0>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe f96a 	bl	800220c <HAL_InitTick>

  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	40022000 	.word	0x40022000
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	08008e90 	.word	0x08008e90
 8003f50:	20000004 	.word	0x20000004
 8003f54:	20000008 	.word	0x20000008

08003f58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b087      	sub	sp, #28
 8003f5c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	60fb      	str	r3, [r7, #12]
 8003f62:	2300      	movs	r3, #0
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f72:	4b1e      	ldr	r3, [pc, #120]	@ (8003fec <HAL_RCC_GetSysClockFreq+0x94>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f003 030c 	and.w	r3, r3, #12
 8003f7e:	2b04      	cmp	r3, #4
 8003f80:	d002      	beq.n	8003f88 <HAL_RCC_GetSysClockFreq+0x30>
 8003f82:	2b08      	cmp	r3, #8
 8003f84:	d003      	beq.n	8003f8e <HAL_RCC_GetSysClockFreq+0x36>
 8003f86:	e027      	b.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f88:	4b19      	ldr	r3, [pc, #100]	@ (8003ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f8a:	613b      	str	r3, [r7, #16]
      break;
 8003f8c:	e027      	b.n	8003fde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	0c9b      	lsrs	r3, r3, #18
 8003f92:	f003 030f 	and.w	r3, r3, #15
 8003f96:	4a17      	ldr	r2, [pc, #92]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f98:	5cd3      	ldrb	r3, [r2, r3]
 8003f9a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d010      	beq.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003fa6:	4b11      	ldr	r3, [pc, #68]	@ (8003fec <HAL_RCC_GetSysClockFreq+0x94>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	0c5b      	lsrs	r3, r3, #17
 8003fac:	f003 0301 	and.w	r3, r3, #1
 8003fb0:	4a11      	ldr	r2, [pc, #68]	@ (8003ff8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003fb2:	5cd3      	ldrb	r3, [r2, r3]
 8003fb4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a0d      	ldr	r2, [pc, #52]	@ (8003ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003fba:	fb03 f202 	mul.w	r2, r3, r2
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc4:	617b      	str	r3, [r7, #20]
 8003fc6:	e004      	b.n	8003fd2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a0c      	ldr	r2, [pc, #48]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0xa4>)
 8003fcc:	fb02 f303 	mul.w	r3, r2, r3
 8003fd0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	613b      	str	r3, [r7, #16]
      break;
 8003fd6:	e002      	b.n	8003fde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003fd8:	4b05      	ldr	r3, [pc, #20]	@ (8003ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003fda:	613b      	str	r3, [r7, #16]
      break;
 8003fdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fde:	693b      	ldr	r3, [r7, #16]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	371c      	adds	r7, #28
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bc80      	pop	{r7}
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	40021000 	.word	0x40021000
 8003ff0:	007a1200 	.word	0x007a1200
 8003ff4:	08008ea8 	.word	0x08008ea8
 8003ff8:	08008eb8 	.word	0x08008eb8
 8003ffc:	003d0900 	.word	0x003d0900

08004000 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004004:	4b02      	ldr	r3, [pc, #8]	@ (8004010 <HAL_RCC_GetHCLKFreq+0x10>)
 8004006:	681b      	ldr	r3, [r3, #0]
}
 8004008:	4618      	mov	r0, r3
 800400a:	46bd      	mov	sp, r7
 800400c:	bc80      	pop	{r7}
 800400e:	4770      	bx	lr
 8004010:	20000004 	.word	0x20000004

08004014 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004018:	f7ff fff2 	bl	8004000 <HAL_RCC_GetHCLKFreq>
 800401c:	4602      	mov	r2, r0
 800401e:	4b05      	ldr	r3, [pc, #20]	@ (8004034 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	0a1b      	lsrs	r3, r3, #8
 8004024:	f003 0307 	and.w	r3, r3, #7
 8004028:	4903      	ldr	r1, [pc, #12]	@ (8004038 <HAL_RCC_GetPCLK1Freq+0x24>)
 800402a:	5ccb      	ldrb	r3, [r1, r3]
 800402c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004030:	4618      	mov	r0, r3
 8004032:	bd80      	pop	{r7, pc}
 8004034:	40021000 	.word	0x40021000
 8004038:	08008ea0 	.word	0x08008ea0

0800403c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004040:	f7ff ffde 	bl	8004000 <HAL_RCC_GetHCLKFreq>
 8004044:	4602      	mov	r2, r0
 8004046:	4b05      	ldr	r3, [pc, #20]	@ (800405c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	0adb      	lsrs	r3, r3, #11
 800404c:	f003 0307 	and.w	r3, r3, #7
 8004050:	4903      	ldr	r1, [pc, #12]	@ (8004060 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004052:	5ccb      	ldrb	r3, [r1, r3]
 8004054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004058:	4618      	mov	r0, r3
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40021000 	.word	0x40021000
 8004060:	08008ea0 	.word	0x08008ea0

08004064 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800406c:	4b0a      	ldr	r3, [pc, #40]	@ (8004098 <RCC_Delay+0x34>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a0a      	ldr	r2, [pc, #40]	@ (800409c <RCC_Delay+0x38>)
 8004072:	fba2 2303 	umull	r2, r3, r2, r3
 8004076:	0a5b      	lsrs	r3, r3, #9
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	fb02 f303 	mul.w	r3, r2, r3
 800407e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004080:	bf00      	nop
  }
  while (Delay --);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	1e5a      	subs	r2, r3, #1
 8004086:	60fa      	str	r2, [r7, #12]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1f9      	bne.n	8004080 <RCC_Delay+0x1c>
}
 800408c:	bf00      	nop
 800408e:	bf00      	nop
 8004090:	3714      	adds	r7, #20
 8004092:	46bd      	mov	sp, r7
 8004094:	bc80      	pop	{r7}
 8004096:	4770      	bx	lr
 8004098:	20000004 	.word	0x20000004
 800409c:	10624dd3 	.word	0x10624dd3

080040a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80040a8:	2300      	movs	r3, #0
 80040aa:	613b      	str	r3, [r7, #16]
 80040ac:	2300      	movs	r3, #0
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0301 	and.w	r3, r3, #1
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d07d      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80040bc:	2300      	movs	r3, #0
 80040be:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040c0:	4b4f      	ldr	r3, [pc, #316]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040c2:	69db      	ldr	r3, [r3, #28]
 80040c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10d      	bne.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040cc:	4b4c      	ldr	r3, [pc, #304]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ce:	69db      	ldr	r3, [r3, #28]
 80040d0:	4a4b      	ldr	r2, [pc, #300]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040d6:	61d3      	str	r3, [r2, #28]
 80040d8:	4b49      	ldr	r3, [pc, #292]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040da:	69db      	ldr	r3, [r3, #28]
 80040dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040e4:	2301      	movs	r3, #1
 80040e6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e8:	4b46      	ldr	r3, [pc, #280]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d118      	bne.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040f4:	4b43      	ldr	r3, [pc, #268]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a42      	ldr	r2, [pc, #264]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004100:	f7fe f8c6 	bl	8002290 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004106:	e008      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004108:	f7fe f8c2 	bl	8002290 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b64      	cmp	r3, #100	@ 0x64
 8004114:	d901      	bls.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e06d      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800411a:	4b3a      	ldr	r3, [pc, #232]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004122:	2b00      	cmp	r3, #0
 8004124:	d0f0      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004126:	4b36      	ldr	r3, [pc, #216]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800412e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d02e      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	429a      	cmp	r2, r3
 8004142:	d027      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004144:	4b2e      	ldr	r3, [pc, #184]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004146:	6a1b      	ldr	r3, [r3, #32]
 8004148:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800414c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800414e:	4b2e      	ldr	r3, [pc, #184]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004150:	2201      	movs	r2, #1
 8004152:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004154:	4b2c      	ldr	r3, [pc, #176]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004156:	2200      	movs	r2, #0
 8004158:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800415a:	4a29      	ldr	r2, [pc, #164]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b00      	cmp	r3, #0
 8004168:	d014      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416a:	f7fe f891 	bl	8002290 <HAL_GetTick>
 800416e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004170:	e00a      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004172:	f7fe f88d 	bl	8002290 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004180:	4293      	cmp	r3, r2
 8004182:	d901      	bls.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e036      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004188:	4b1d      	ldr	r3, [pc, #116]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0ee      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004194:	4b1a      	ldr	r3, [pc, #104]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	4917      	ldr	r1, [pc, #92]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80041a6:	7dfb      	ldrb	r3, [r7, #23]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d105      	bne.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041ac:	4b14      	ldr	r3, [pc, #80]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ae:	69db      	ldr	r3, [r3, #28]
 80041b0:	4a13      	ldr	r2, [pc, #76]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041b6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d008      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	490b      	ldr	r1, [pc, #44]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0310 	and.w	r3, r3, #16
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d008      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041e2:	4b07      	ldr	r3, [pc, #28]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	4904      	ldr	r1, [pc, #16]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3718      	adds	r7, #24
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	40021000 	.word	0x40021000
 8004204:	40007000 	.word	0x40007000
 8004208:	42420440 	.word	0x42420440

0800420c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b088      	sub	sp, #32
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004214:	2300      	movs	r3, #0
 8004216:	617b      	str	r3, [r7, #20]
 8004218:	2300      	movs	r3, #0
 800421a:	61fb      	str	r3, [r7, #28]
 800421c:	2300      	movs	r3, #0
 800421e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	60fb      	str	r3, [r7, #12]
 8004224:	2300      	movs	r3, #0
 8004226:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2b10      	cmp	r3, #16
 800422c:	d00a      	beq.n	8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2b10      	cmp	r3, #16
 8004232:	f200 808a 	bhi.w	800434a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2b01      	cmp	r3, #1
 800423a:	d045      	beq.n	80042c8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2b02      	cmp	r3, #2
 8004240:	d075      	beq.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004242:	e082      	b.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004244:	4b46      	ldr	r3, [pc, #280]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800424a:	4b45      	ldr	r3, [pc, #276]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d07b      	beq.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	0c9b      	lsrs	r3, r3, #18
 800425a:	f003 030f 	and.w	r3, r3, #15
 800425e:	4a41      	ldr	r2, [pc, #260]	@ (8004364 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004260:	5cd3      	ldrb	r3, [r2, r3]
 8004262:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d015      	beq.n	800429a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800426e:	4b3c      	ldr	r3, [pc, #240]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	0c5b      	lsrs	r3, r3, #17
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	4a3b      	ldr	r2, [pc, #236]	@ (8004368 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800427a:	5cd3      	ldrb	r3, [r2, r3]
 800427c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00d      	beq.n	80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004288:	4a38      	ldr	r2, [pc, #224]	@ (800436c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	fb02 f303 	mul.w	r3, r2, r3
 8004296:	61fb      	str	r3, [r7, #28]
 8004298:	e004      	b.n	80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	4a34      	ldr	r2, [pc, #208]	@ (8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800429e:	fb02 f303 	mul.w	r3, r2, r3
 80042a2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80042a4:	4b2e      	ldr	r3, [pc, #184]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042b0:	d102      	bne.n	80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	61bb      	str	r3, [r7, #24]
      break;
 80042b6:	e04a      	b.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	4a2d      	ldr	r2, [pc, #180]	@ (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80042be:	fba2 2303 	umull	r2, r3, r2, r3
 80042c2:	085b      	lsrs	r3, r3, #1
 80042c4:	61bb      	str	r3, [r7, #24]
      break;
 80042c6:	e042      	b.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80042c8:	4b25      	ldr	r3, [pc, #148]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042d8:	d108      	bne.n	80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d003      	beq.n	80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80042e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042e8:	61bb      	str	r3, [r7, #24]
 80042ea:	e01f      	b.n	800432c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042f6:	d109      	bne.n	800430c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80042f8:	4b19      	ldr	r3, [pc, #100]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	2b00      	cmp	r3, #0
 8004302:	d003      	beq.n	800430c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004304:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004308:	61bb      	str	r3, [r7, #24]
 800430a:	e00f      	b.n	800432c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004312:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004316:	d11c      	bne.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004318:	4b11      	ldr	r3, [pc, #68]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d016      	beq.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004324:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004328:	61bb      	str	r3, [r7, #24]
      break;
 800432a:	e012      	b.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800432c:	e011      	b.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800432e:	f7ff fe85 	bl	800403c <HAL_RCC_GetPCLK2Freq>
 8004332:	4602      	mov	r2, r0
 8004334:	4b0a      	ldr	r3, [pc, #40]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	0b9b      	lsrs	r3, r3, #14
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	3301      	adds	r3, #1
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	fbb2 f3f3 	udiv	r3, r2, r3
 8004346:	61bb      	str	r3, [r7, #24]
      break;
 8004348:	e004      	b.n	8004354 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800434a:	bf00      	nop
 800434c:	e002      	b.n	8004354 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800434e:	bf00      	nop
 8004350:	e000      	b.n	8004354 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004352:	bf00      	nop
    }
  }
  return (frequency);
 8004354:	69bb      	ldr	r3, [r7, #24]
}
 8004356:	4618      	mov	r0, r3
 8004358:	3720      	adds	r7, #32
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	40021000 	.word	0x40021000
 8004364:	08008ebc 	.word	0x08008ebc
 8004368:	08008ecc 	.word	0x08008ecc
 800436c:	007a1200 	.word	0x007a1200
 8004370:	003d0900 	.word	0x003d0900
 8004374:	aaaaaaab 	.word	0xaaaaaaab

08004378 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e041      	b.n	800440e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f7fd fe10 	bl	8001fc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2202      	movs	r2, #2
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3304      	adds	r3, #4
 80043b4:	4619      	mov	r1, r3
 80043b6:	4610      	mov	r0, r2
 80043b8:	f000 fa12 	bl	80047e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b084      	sub	sp, #16
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d020      	beq.n	800447a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d01b      	beq.n	800447a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f06f 0202 	mvn.w	r2, #2
 800444a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	f003 0303 	and.w	r3, r3, #3
 800445c:	2b00      	cmp	r3, #0
 800445e:	d003      	beq.n	8004468 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 f9a1 	bl	80047a8 <HAL_TIM_IC_CaptureCallback>
 8004466:	e005      	b.n	8004474 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 f994 	bl	8004796 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f9a3 	bl	80047ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b00      	cmp	r3, #0
 8004482:	d020      	beq.n	80044c6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f003 0304 	and.w	r3, r3, #4
 800448a:	2b00      	cmp	r3, #0
 800448c:	d01b      	beq.n	80044c6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f06f 0204 	mvn.w	r2, #4
 8004496:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	699b      	ldr	r3, [r3, #24]
 80044a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d003      	beq.n	80044b4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 f97b 	bl	80047a8 <HAL_TIM_IC_CaptureCallback>
 80044b2:	e005      	b.n	80044c0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f96e 	bl	8004796 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 f97d 	bl	80047ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	f003 0308 	and.w	r3, r3, #8
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d020      	beq.n	8004512 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f003 0308 	and.w	r3, r3, #8
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d01b      	beq.n	8004512 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f06f 0208 	mvn.w	r2, #8
 80044e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2204      	movs	r2, #4
 80044e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	69db      	ldr	r3, [r3, #28]
 80044f0:	f003 0303 	and.w	r3, r3, #3
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d003      	beq.n	8004500 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 f955 	bl	80047a8 <HAL_TIM_IC_CaptureCallback>
 80044fe:	e005      	b.n	800450c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 f948 	bl	8004796 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 f957 	bl	80047ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	f003 0310 	and.w	r3, r3, #16
 8004518:	2b00      	cmp	r3, #0
 800451a:	d020      	beq.n	800455e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f003 0310 	and.w	r3, r3, #16
 8004522:	2b00      	cmp	r3, #0
 8004524:	d01b      	beq.n	800455e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f06f 0210 	mvn.w	r2, #16
 800452e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2208      	movs	r2, #8
 8004534:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	69db      	ldr	r3, [r3, #28]
 800453c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004540:	2b00      	cmp	r3, #0
 8004542:	d003      	beq.n	800454c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 f92f 	bl	80047a8 <HAL_TIM_IC_CaptureCallback>
 800454a:	e005      	b.n	8004558 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 f922 	bl	8004796 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f931 	bl	80047ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00c      	beq.n	8004582 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b00      	cmp	r3, #0
 8004570:	d007      	beq.n	8004582 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f06f 0201 	mvn.w	r2, #1
 800457a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 f901 	bl	8004784 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00c      	beq.n	80045a6 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004592:	2b00      	cmp	r3, #0
 8004594:	d007      	beq.n	80045a6 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800459e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 fa88 	bl	8004ab6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00c      	beq.n	80045ca <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d007      	beq.n	80045ca <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 f901 	bl	80047cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	f003 0320 	and.w	r3, r3, #32
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00c      	beq.n	80045ee <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f003 0320 	and.w	r3, r3, #32
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d007      	beq.n	80045ee <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f06f 0220 	mvn.w	r2, #32
 80045e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 fa5b 	bl	8004aa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045ee:	bf00      	nop
 80045f0:	3710      	adds	r7, #16
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b084      	sub	sp, #16
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
 80045fe:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004600:	2300      	movs	r3, #0
 8004602:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800460a:	2b01      	cmp	r3, #1
 800460c:	d101      	bne.n	8004612 <HAL_TIM_ConfigClockSource+0x1c>
 800460e:	2302      	movs	r3, #2
 8004610:	e0b4      	b.n	800477c <HAL_TIM_ConfigClockSource+0x186>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2201      	movs	r2, #1
 8004616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2202      	movs	r2, #2
 800461e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004630:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004638:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800464a:	d03e      	beq.n	80046ca <HAL_TIM_ConfigClockSource+0xd4>
 800464c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004650:	f200 8087 	bhi.w	8004762 <HAL_TIM_ConfigClockSource+0x16c>
 8004654:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004658:	f000 8086 	beq.w	8004768 <HAL_TIM_ConfigClockSource+0x172>
 800465c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004660:	d87f      	bhi.n	8004762 <HAL_TIM_ConfigClockSource+0x16c>
 8004662:	2b70      	cmp	r3, #112	@ 0x70
 8004664:	d01a      	beq.n	800469c <HAL_TIM_ConfigClockSource+0xa6>
 8004666:	2b70      	cmp	r3, #112	@ 0x70
 8004668:	d87b      	bhi.n	8004762 <HAL_TIM_ConfigClockSource+0x16c>
 800466a:	2b60      	cmp	r3, #96	@ 0x60
 800466c:	d050      	beq.n	8004710 <HAL_TIM_ConfigClockSource+0x11a>
 800466e:	2b60      	cmp	r3, #96	@ 0x60
 8004670:	d877      	bhi.n	8004762 <HAL_TIM_ConfigClockSource+0x16c>
 8004672:	2b50      	cmp	r3, #80	@ 0x50
 8004674:	d03c      	beq.n	80046f0 <HAL_TIM_ConfigClockSource+0xfa>
 8004676:	2b50      	cmp	r3, #80	@ 0x50
 8004678:	d873      	bhi.n	8004762 <HAL_TIM_ConfigClockSource+0x16c>
 800467a:	2b40      	cmp	r3, #64	@ 0x40
 800467c:	d058      	beq.n	8004730 <HAL_TIM_ConfigClockSource+0x13a>
 800467e:	2b40      	cmp	r3, #64	@ 0x40
 8004680:	d86f      	bhi.n	8004762 <HAL_TIM_ConfigClockSource+0x16c>
 8004682:	2b30      	cmp	r3, #48	@ 0x30
 8004684:	d064      	beq.n	8004750 <HAL_TIM_ConfigClockSource+0x15a>
 8004686:	2b30      	cmp	r3, #48	@ 0x30
 8004688:	d86b      	bhi.n	8004762 <HAL_TIM_ConfigClockSource+0x16c>
 800468a:	2b20      	cmp	r3, #32
 800468c:	d060      	beq.n	8004750 <HAL_TIM_ConfigClockSource+0x15a>
 800468e:	2b20      	cmp	r3, #32
 8004690:	d867      	bhi.n	8004762 <HAL_TIM_ConfigClockSource+0x16c>
 8004692:	2b00      	cmp	r3, #0
 8004694:	d05c      	beq.n	8004750 <HAL_TIM_ConfigClockSource+0x15a>
 8004696:	2b10      	cmp	r3, #16
 8004698:	d05a      	beq.n	8004750 <HAL_TIM_ConfigClockSource+0x15a>
 800469a:	e062      	b.n	8004762 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046ac:	f000 f97d 	bl	80049aa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80046be:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68ba      	ldr	r2, [r7, #8]
 80046c6:	609a      	str	r2, [r3, #8]
      break;
 80046c8:	e04f      	b.n	800476a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046da:	f000 f966 	bl	80049aa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	689a      	ldr	r2, [r3, #8]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80046ec:	609a      	str	r2, [r3, #8]
      break;
 80046ee:	e03c      	b.n	800476a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046fc:	461a      	mov	r2, r3
 80046fe:	f000 f8dd 	bl	80048bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2150      	movs	r1, #80	@ 0x50
 8004708:	4618      	mov	r0, r3
 800470a:	f000 f934 	bl	8004976 <TIM_ITRx_SetConfig>
      break;
 800470e:	e02c      	b.n	800476a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800471c:	461a      	mov	r2, r3
 800471e:	f000 f8fb 	bl	8004918 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2160      	movs	r1, #96	@ 0x60
 8004728:	4618      	mov	r0, r3
 800472a:	f000 f924 	bl	8004976 <TIM_ITRx_SetConfig>
      break;
 800472e:	e01c      	b.n	800476a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800473c:	461a      	mov	r2, r3
 800473e:	f000 f8bd 	bl	80048bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	2140      	movs	r1, #64	@ 0x40
 8004748:	4618      	mov	r0, r3
 800474a:	f000 f914 	bl	8004976 <TIM_ITRx_SetConfig>
      break;
 800474e:	e00c      	b.n	800476a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4619      	mov	r1, r3
 800475a:	4610      	mov	r0, r2
 800475c:	f000 f90b 	bl	8004976 <TIM_ITRx_SetConfig>
      break;
 8004760:	e003      	b.n	800476a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	73fb      	strb	r3, [r7, #15]
      break;
 8004766:	e000      	b.n	800476a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004768:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2201      	movs	r2, #1
 800476e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800477a:	7bfb      	ldrb	r3, [r7, #15]
}
 800477c:	4618      	mov	r0, r3
 800477e:	3710      	adds	r7, #16
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	bc80      	pop	{r7}
 8004794:	4770      	bx	lr

08004796 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004796:	b480      	push	{r7}
 8004798:	b083      	sub	sp, #12
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bc80      	pop	{r7}
 80047a6:	4770      	bx	lr

080047a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bc80      	pop	{r7}
 80047b8:	4770      	bx	lr

080047ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047ba:	b480      	push	{r7}
 80047bc:	b083      	sub	sp, #12
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047c2:	bf00      	nop
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bc80      	pop	{r7}
 80047ca:	4770      	bx	lr

080047cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	bc80      	pop	{r7}
 80047dc:	4770      	bx	lr
	...

080047e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b085      	sub	sp, #20
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a2f      	ldr	r2, [pc, #188]	@ (80048b0 <TIM_Base_SetConfig+0xd0>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d00b      	beq.n	8004810 <TIM_Base_SetConfig+0x30>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047fe:	d007      	beq.n	8004810 <TIM_Base_SetConfig+0x30>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a2c      	ldr	r2, [pc, #176]	@ (80048b4 <TIM_Base_SetConfig+0xd4>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d003      	beq.n	8004810 <TIM_Base_SetConfig+0x30>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a2b      	ldr	r2, [pc, #172]	@ (80048b8 <TIM_Base_SetConfig+0xd8>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d108      	bne.n	8004822 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004816:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	4313      	orrs	r3, r2
 8004820:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a22      	ldr	r2, [pc, #136]	@ (80048b0 <TIM_Base_SetConfig+0xd0>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d00b      	beq.n	8004842 <TIM_Base_SetConfig+0x62>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004830:	d007      	beq.n	8004842 <TIM_Base_SetConfig+0x62>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a1f      	ldr	r2, [pc, #124]	@ (80048b4 <TIM_Base_SetConfig+0xd4>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d003      	beq.n	8004842 <TIM_Base_SetConfig+0x62>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a1e      	ldr	r2, [pc, #120]	@ (80048b8 <TIM_Base_SetConfig+0xd8>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d108      	bne.n	8004854 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	4313      	orrs	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	4313      	orrs	r3, r2
 8004860:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	689a      	ldr	r2, [r3, #8]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a0d      	ldr	r2, [pc, #52]	@ (80048b0 <TIM_Base_SetConfig+0xd0>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d103      	bne.n	8004888 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	691a      	ldr	r2, [r3, #16]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d005      	beq.n	80048a6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	f023 0201 	bic.w	r2, r3, #1
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	611a      	str	r2, [r3, #16]
  }
}
 80048a6:	bf00      	nop
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr
 80048b0:	40012c00 	.word	0x40012c00
 80048b4:	40000400 	.word	0x40000400
 80048b8:	40000800 	.word	0x40000800

080048bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048bc:	b480      	push	{r7}
 80048be:	b087      	sub	sp, #28
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6a1b      	ldr	r3, [r3, #32]
 80048cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	f023 0201 	bic.w	r2, r3, #1
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	011b      	lsls	r3, r3, #4
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	f023 030a 	bic.w	r3, r3, #10
 80048f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	4313      	orrs	r3, r2
 8004900:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	693a      	ldr	r2, [r7, #16]
 8004906:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	621a      	str	r2, [r3, #32]
}
 800490e:	bf00      	nop
 8004910:	371c      	adds	r7, #28
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr

08004918 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004918:	b480      	push	{r7}
 800491a:	b087      	sub	sp, #28
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6a1b      	ldr	r3, [r3, #32]
 8004928:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	f023 0210 	bic.w	r2, r3, #16
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004942:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	031b      	lsls	r3, r3, #12
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	4313      	orrs	r3, r2
 800494c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004954:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	011b      	lsls	r3, r3, #4
 800495a:	697a      	ldr	r2, [r7, #20]
 800495c:	4313      	orrs	r3, r2
 800495e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	697a      	ldr	r2, [r7, #20]
 800496a:	621a      	str	r2, [r3, #32]
}
 800496c:	bf00      	nop
 800496e:	371c      	adds	r7, #28
 8004970:	46bd      	mov	sp, r7
 8004972:	bc80      	pop	{r7}
 8004974:	4770      	bx	lr

08004976 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004976:	b480      	push	{r7}
 8004978:	b085      	sub	sp, #20
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
 800497e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800498c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800498e:	683a      	ldr	r2, [r7, #0]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	4313      	orrs	r3, r2
 8004994:	f043 0307 	orr.w	r3, r3, #7
 8004998:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	609a      	str	r2, [r3, #8]
}
 80049a0:	bf00      	nop
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bc80      	pop	{r7}
 80049a8:	4770      	bx	lr

080049aa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049aa:	b480      	push	{r7}
 80049ac:	b087      	sub	sp, #28
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	60f8      	str	r0, [r7, #12]
 80049b2:	60b9      	str	r1, [r7, #8]
 80049b4:	607a      	str	r2, [r7, #4]
 80049b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049c4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	021a      	lsls	r2, r3, #8
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	431a      	orrs	r2, r3
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	697a      	ldr	r2, [r7, #20]
 80049dc:	609a      	str	r2, [r3, #8]
}
 80049de:	bf00      	nop
 80049e0:	371c      	adds	r7, #28
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bc80      	pop	{r7}
 80049e6:	4770      	bx	lr

080049e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d101      	bne.n	8004a00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049fc:	2302      	movs	r3, #2
 80049fe:	e046      	b.n	8004a8e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a16      	ldr	r2, [pc, #88]	@ (8004a98 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d00e      	beq.n	8004a62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a4c:	d009      	beq.n	8004a62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a12      	ldr	r2, [pc, #72]	@ (8004a9c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d004      	beq.n	8004a62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a10      	ldr	r2, [pc, #64]	@ (8004aa0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d10c      	bne.n	8004a7c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	68ba      	ldr	r2, [r7, #8]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3714      	adds	r7, #20
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bc80      	pop	{r7}
 8004a96:	4770      	bx	lr
 8004a98:	40012c00 	.word	0x40012c00
 8004a9c:	40000400 	.word	0x40000400
 8004aa0:	40000800 	.word	0x40000800

08004aa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bc80      	pop	{r7}
 8004ab4:	4770      	bx	lr

08004ab6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ab6:	b480      	push	{r7}
 8004ab8:	b083      	sub	sp, #12
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004abe:	bf00      	nop
 8004ac0:	370c      	adds	r7, #12
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bc80      	pop	{r7}
 8004ac6:	4770      	bx	lr

08004ac8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e042      	b.n	8004b60 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d106      	bne.n	8004af4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f7fd fa8c 	bl	800200c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2224      	movs	r2, #36	@ 0x24
 8004af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68da      	ldr	r2, [r3, #12]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 fecd 	bl	80058ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	691a      	ldr	r2, [r3, #16]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	695a      	ldr	r2, [r3, #20]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68da      	ldr	r2, [r3, #12]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2220      	movs	r2, #32
 8004b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004b5e:	2300      	movs	r3, #0
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3708      	adds	r7, #8
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d101      	bne.n	8004b7a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e024      	b.n	8004bc4 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2224      	movs	r2, #36	@ 0x24
 8004b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68da      	ldr	r2, [r3, #12]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b90:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f7fd fa8c 	bl	80020b0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b08a      	sub	sp, #40	@ 0x28
 8004bd0:	af02      	add	r7, sp, #8
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	603b      	str	r3, [r7, #0]
 8004bd8:	4613      	mov	r3, r2
 8004bda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	2b20      	cmp	r3, #32
 8004bea:	d175      	bne.n	8004cd8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d002      	beq.n	8004bf8 <HAL_UART_Transmit+0x2c>
 8004bf2:	88fb      	ldrh	r3, [r7, #6]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d101      	bne.n	8004bfc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e06e      	b.n	8004cda <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2221      	movs	r2, #33	@ 0x21
 8004c06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c0a:	f7fd fb41 	bl	8002290 <HAL_GetTick>
 8004c0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	88fa      	ldrh	r2, [r7, #6]
 8004c14:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	88fa      	ldrh	r2, [r7, #6]
 8004c1a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c24:	d108      	bne.n	8004c38 <HAL_UART_Transmit+0x6c>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d104      	bne.n	8004c38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	61bb      	str	r3, [r7, #24]
 8004c36:	e003      	b.n	8004c40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c40:	e02e      	b.n	8004ca0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	9300      	str	r3, [sp, #0]
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	2180      	movs	r1, #128	@ 0x80
 8004c4c:	68f8      	ldr	r0, [r7, #12]
 8004c4e:	f000 fbff 	bl	8005450 <UART_WaitOnFlagUntilTimeout>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d005      	beq.n	8004c64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2220      	movs	r2, #32
 8004c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e03a      	b.n	8004cda <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10b      	bne.n	8004c82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	881b      	ldrh	r3, [r3, #0]
 8004c6e:	461a      	mov	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	3302      	adds	r3, #2
 8004c7e:	61bb      	str	r3, [r7, #24]
 8004c80:	e007      	b.n	8004c92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	781a      	ldrb	r2, [r3, #0]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	b29a      	uxth	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1cb      	bne.n	8004c42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	2140      	movs	r1, #64	@ 0x40
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 fbcb 	bl	8005450 <UART_WaitOnFlagUntilTimeout>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d005      	beq.n	8004ccc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e006      	b.n	8004cda <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2220      	movs	r2, #32
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	e000      	b.n	8004cda <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004cd8:	2302      	movs	r3, #2
  }
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3720      	adds	r7, #32
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	60f8      	str	r0, [r7, #12]
 8004cea:	60b9      	str	r1, [r7, #8]
 8004cec:	4613      	mov	r3, r2
 8004cee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b20      	cmp	r3, #32
 8004cfa:	d112      	bne.n	8004d22 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d002      	beq.n	8004d08 <HAL_UART_Receive_IT+0x26>
 8004d02:	88fb      	ldrh	r3, [r7, #6]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d101      	bne.n	8004d0c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e00b      	b.n	8004d24 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004d12:	88fb      	ldrh	r3, [r7, #6]
 8004d14:	461a      	mov	r2, r3
 8004d16:	68b9      	ldr	r1, [r7, #8]
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 fbf2 	bl	8005502 <UART_Start_Receive_IT>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	e000      	b.n	8004d24 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004d22:	2302      	movs	r3, #2
  }
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b0a0      	sub	sp, #128	@ 0x80
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	330c      	adds	r3, #12
 8004d3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d3e:	e853 3f00 	ldrex	r3, [r3]
 8004d42:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8004d44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d46:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8004d4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	330c      	adds	r3, #12
 8004d52:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004d54:	66ba      	str	r2, [r7, #104]	@ 0x68
 8004d56:	667b      	str	r3, [r7, #100]	@ 0x64
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d58:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004d5a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004d5c:	e841 2300 	strex	r3, r2, [r1]
 8004d60:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004d62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1e5      	bne.n	8004d34 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	3314      	adds	r3, #20
 8004d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d72:	e853 3f00 	ldrex	r3, [r3]
 8004d76:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004d78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d7a:	f023 0301 	bic.w	r3, r3, #1
 8004d7e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3314      	adds	r3, #20
 8004d86:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004d88:	657a      	str	r2, [r7, #84]	@ 0x54
 8004d8a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004d8e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d90:	e841 2300 	strex	r3, r2, [r1]
 8004d94:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004d96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d1e5      	bne.n	8004d68 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d119      	bne.n	8004dd8 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	330c      	adds	r3, #12
 8004daa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dae:	e853 3f00 	ldrex	r3, [r3]
 8004db2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db6:	f023 0310 	bic.w	r3, r3, #16
 8004dba:	677b      	str	r3, [r7, #116]	@ 0x74
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	330c      	adds	r3, #12
 8004dc2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004dc4:	643a      	str	r2, [r7, #64]	@ 0x40
 8004dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004dca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dcc:	e841 2300 	strex	r3, r2, [r1]
 8004dd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1e5      	bne.n	8004da4 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d036      	beq.n	8004e54 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	3314      	adds	r3, #20
 8004dec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dee:	6a3b      	ldr	r3, [r7, #32]
 8004df0:	e853 3f00 	ldrex	r3, [r3]
 8004df4:	61fb      	str	r3, [r7, #28]
   return(result);
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004dfc:	673b      	str	r3, [r7, #112]	@ 0x70
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	3314      	adds	r3, #20
 8004e04:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004e06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e0e:	e841 2300 	strex	r3, r2, [r1]
 8004e12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1e5      	bne.n	8004de6 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d018      	beq.n	8004e54 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e26:	2200      	movs	r2, #0
 8004e28:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7fe f8ac 	bl	8002f8c <HAL_DMA_Abort>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00c      	beq.n	8004e54 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7fe fa5e 	bl	8003300 <HAL_DMA_GetError>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b20      	cmp	r3, #32
 8004e48:	d104      	bne.n	8004e54 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2210      	movs	r2, #16
 8004e4e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e052      	b.n	8004efa <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d036      	beq.n	8004ed0 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	3314      	adds	r3, #20
 8004e68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	e853 3f00 	ldrex	r3, [r3]
 8004e70:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e78:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	3314      	adds	r3, #20
 8004e80:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004e82:	61ba      	str	r2, [r7, #24]
 8004e84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e86:	6979      	ldr	r1, [r7, #20]
 8004e88:	69ba      	ldr	r2, [r7, #24]
 8004e8a:	e841 2300 	strex	r3, r2, [r1]
 8004e8e:	613b      	str	r3, [r7, #16]
   return(result);
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d1e5      	bne.n	8004e62 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx channel: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d018      	beq.n	8004ed0 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7fe f86e 	bl	8002f8c <HAL_DMA_Abort>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00c      	beq.n	8004ed0 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7fe fa20 	bl	8003300 <HAL_DMA_GetError>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b20      	cmp	r3, #32
 8004ec4:	d104      	bne.n	8004ed0 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2210      	movs	r2, #16
 8004eca:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e014      	b.n	8004efa <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2220      	movs	r2, #32
 8004ee6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2220      	movs	r2, #32
 8004eee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3780      	adds	r7, #128	@ 0x80
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
	...

08004f04 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b0ba      	sub	sp, #232	@ 0xe8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004f30:	2300      	movs	r3, #0
 8004f32:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f3a:	f003 030f 	and.w	r3, r3, #15
 8004f3e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004f42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d10f      	bne.n	8004f6a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f4e:	f003 0320 	and.w	r3, r3, #32
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d009      	beq.n	8004f6a <HAL_UART_IRQHandler+0x66>
 8004f56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f5a:	f003 0320 	and.w	r3, r3, #32
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 fbe3 	bl	800572e <UART_Receive_IT>
      return;
 8004f68:	e25b      	b.n	8005422 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004f6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	f000 80de 	beq.w	8005130 <HAL_UART_IRQHandler+0x22c>
 8004f74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f78:	f003 0301 	and.w	r3, r3, #1
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d106      	bne.n	8004f8e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f84:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	f000 80d1 	beq.w	8005130 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00b      	beq.n	8004fb2 <HAL_UART_IRQHandler+0xae>
 8004f9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d005      	beq.n	8004fb2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004faa:	f043 0201 	orr.w	r2, r3, #1
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fb6:	f003 0304 	and.w	r3, r3, #4
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00b      	beq.n	8004fd6 <HAL_UART_IRQHandler+0xd2>
 8004fbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d005      	beq.n	8004fd6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fce:	f043 0202 	orr.w	r2, r3, #2
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00b      	beq.n	8004ffa <HAL_UART_IRQHandler+0xf6>
 8004fe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d005      	beq.n	8004ffa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ff2:	f043 0204 	orr.w	r2, r3, #4
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ffe:	f003 0308 	and.w	r3, r3, #8
 8005002:	2b00      	cmp	r3, #0
 8005004:	d011      	beq.n	800502a <HAL_UART_IRQHandler+0x126>
 8005006:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800500a:	f003 0320 	and.w	r3, r3, #32
 800500e:	2b00      	cmp	r3, #0
 8005010:	d105      	bne.n	800501e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005012:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	2b00      	cmp	r3, #0
 800501c:	d005      	beq.n	800502a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005022:	f043 0208 	orr.w	r2, r3, #8
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 81f2 	beq.w	8005418 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005038:	f003 0320 	and.w	r3, r3, #32
 800503c:	2b00      	cmp	r3, #0
 800503e:	d008      	beq.n	8005052 <HAL_UART_IRQHandler+0x14e>
 8005040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005044:	f003 0320 	and.w	r3, r3, #32
 8005048:	2b00      	cmp	r3, #0
 800504a:	d002      	beq.n	8005052 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f000 fb6e 	bl	800572e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	695b      	ldr	r3, [r3, #20]
 8005058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800505c:	2b00      	cmp	r3, #0
 800505e:	bf14      	ite	ne
 8005060:	2301      	movne	r3, #1
 8005062:	2300      	moveq	r3, #0
 8005064:	b2db      	uxtb	r3, r3
 8005066:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800506e:	f003 0308 	and.w	r3, r3, #8
 8005072:	2b00      	cmp	r3, #0
 8005074:	d103      	bne.n	800507e <HAL_UART_IRQHandler+0x17a>
 8005076:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800507a:	2b00      	cmp	r3, #0
 800507c:	d04f      	beq.n	800511e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 fa78 	bl	8005574 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800508e:	2b00      	cmp	r3, #0
 8005090:	d041      	beq.n	8005116 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	3314      	adds	r3, #20
 8005098:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800509c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80050a0:	e853 3f00 	ldrex	r3, [r3]
 80050a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80050a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	3314      	adds	r3, #20
 80050ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80050be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80050c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80050ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80050ce:	e841 2300 	strex	r3, r2, [r1]
 80050d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80050d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1d9      	bne.n	8005092 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d013      	beq.n	800510e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ea:	4a7e      	ldr	r2, [pc, #504]	@ (80052e4 <HAL_UART_IRQHandler+0x3e0>)
 80050ec:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7fd ff86 	bl	8003004 <HAL_DMA_Abort_IT>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d016      	beq.n	800512c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005102:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005108:	4610      	mov	r0, r2
 800510a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800510c:	e00e      	b.n	800512c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7fc f908 	bl	8001324 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005114:	e00a      	b.n	800512c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f7fc f904 	bl	8001324 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800511c:	e006      	b.n	800512c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7fc f900 	bl	8001324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800512a:	e175      	b.n	8005418 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800512c:	bf00      	nop
    return;
 800512e:	e173      	b.n	8005418 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005134:	2b01      	cmp	r3, #1
 8005136:	f040 814f 	bne.w	80053d8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800513a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800513e:	f003 0310 	and.w	r3, r3, #16
 8005142:	2b00      	cmp	r3, #0
 8005144:	f000 8148 	beq.w	80053d8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800514c:	f003 0310 	and.w	r3, r3, #16
 8005150:	2b00      	cmp	r3, #0
 8005152:	f000 8141 	beq.w	80053d8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005156:	2300      	movs	r3, #0
 8005158:	60bb      	str	r3, [r7, #8]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	60bb      	str	r3, [r7, #8]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	60bb      	str	r3, [r7, #8]
 800516a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005176:	2b00      	cmp	r3, #0
 8005178:	f000 80b6 	beq.w	80052e8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005188:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800518c:	2b00      	cmp	r3, #0
 800518e:	f000 8145 	beq.w	800541c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005196:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800519a:	429a      	cmp	r2, r3
 800519c:	f080 813e 	bcs.w	800541c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	2b20      	cmp	r3, #32
 80051b0:	f000 8088 	beq.w	80052c4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	330c      	adds	r3, #12
 80051ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051c2:	e853 3f00 	ldrex	r3, [r3]
 80051c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80051ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80051ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051d2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	330c      	adds	r3, #12
 80051dc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80051e0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80051e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80051ec:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80051f0:	e841 2300 	strex	r3, r2, [r1]
 80051f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80051f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1d9      	bne.n	80051b4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	3314      	adds	r3, #20
 8005206:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005208:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800520a:	e853 3f00 	ldrex	r3, [r3]
 800520e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005210:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005212:	f023 0301 	bic.w	r3, r3, #1
 8005216:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	3314      	adds	r3, #20
 8005220:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005224:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005228:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800522c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005230:	e841 2300 	strex	r3, r2, [r1]
 8005234:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005236:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005238:	2b00      	cmp	r3, #0
 800523a:	d1e1      	bne.n	8005200 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	3314      	adds	r3, #20
 8005242:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005244:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005246:	e853 3f00 	ldrex	r3, [r3]
 800524a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800524c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800524e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005252:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	3314      	adds	r3, #20
 800525c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005260:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005262:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005264:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005266:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005268:	e841 2300 	strex	r3, r2, [r1]
 800526c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800526e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1e3      	bne.n	800523c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2220      	movs	r2, #32
 8005278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	330c      	adds	r3, #12
 8005288:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800528c:	e853 3f00 	ldrex	r3, [r3]
 8005290:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005294:	f023 0310 	bic.w	r3, r3, #16
 8005298:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	330c      	adds	r3, #12
 80052a2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052a6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052a8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052ae:	e841 2300 	strex	r3, r2, [r1]
 80052b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80052b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1e3      	bne.n	8005282 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052be:	4618      	mov	r0, r3
 80052c0:	f7fd fe64 	bl	8002f8c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2202      	movs	r2, #2
 80052c8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	4619      	mov	r1, r3
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 f8ad 	bl	800543a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052e0:	e09c      	b.n	800541c <HAL_UART_IRQHandler+0x518>
 80052e2:	bf00      	nop
 80052e4:	08005639 	.word	0x08005639
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	f000 808e 	beq.w	8005420 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005304:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005308:	2b00      	cmp	r3, #0
 800530a:	f000 8089 	beq.w	8005420 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	330c      	adds	r3, #12
 8005314:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005318:	e853 3f00 	ldrex	r3, [r3]
 800531c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800531e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005320:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005324:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	330c      	adds	r3, #12
 800532e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005332:	647a      	str	r2, [r7, #68]	@ 0x44
 8005334:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005336:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005338:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800533a:	e841 2300 	strex	r3, r2, [r1]
 800533e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1e3      	bne.n	800530e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	3314      	adds	r3, #20
 800534c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005350:	e853 3f00 	ldrex	r3, [r3]
 8005354:	623b      	str	r3, [r7, #32]
   return(result);
 8005356:	6a3b      	ldr	r3, [r7, #32]
 8005358:	f023 0301 	bic.w	r3, r3, #1
 800535c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	3314      	adds	r3, #20
 8005366:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800536a:	633a      	str	r2, [r7, #48]	@ 0x30
 800536c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005370:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005372:	e841 2300 	strex	r3, r2, [r1]
 8005376:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1e3      	bne.n	8005346 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2220      	movs	r2, #32
 8005382:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	330c      	adds	r3, #12
 8005392:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	e853 3f00 	ldrex	r3, [r3]
 800539a:	60fb      	str	r3, [r7, #12]
   return(result);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f023 0310 	bic.w	r3, r3, #16
 80053a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	330c      	adds	r3, #12
 80053ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80053b0:	61fa      	str	r2, [r7, #28]
 80053b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b4:	69b9      	ldr	r1, [r7, #24]
 80053b6:	69fa      	ldr	r2, [r7, #28]
 80053b8:	e841 2300 	strex	r3, r2, [r1]
 80053bc:	617b      	str	r3, [r7, #20]
   return(result);
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1e3      	bne.n	800538c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2202      	movs	r2, #2
 80053c8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053ce:	4619      	mov	r1, r3
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f000 f832 	bl	800543a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80053d6:	e023      	b.n	8005420 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80053d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d009      	beq.n	80053f8 <HAL_UART_IRQHandler+0x4f4>
 80053e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d003      	beq.n	80053f8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 f935 	bl	8005660 <UART_Transmit_IT>
    return;
 80053f6:	e014      	b.n	8005422 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80053f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00e      	beq.n	8005422 <HAL_UART_IRQHandler+0x51e>
 8005404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800540c:	2b00      	cmp	r3, #0
 800540e:	d008      	beq.n	8005422 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 f974 	bl	80056fe <UART_EndTransmit_IT>
    return;
 8005416:	e004      	b.n	8005422 <HAL_UART_IRQHandler+0x51e>
    return;
 8005418:	bf00      	nop
 800541a:	e002      	b.n	8005422 <HAL_UART_IRQHandler+0x51e>
      return;
 800541c:	bf00      	nop
 800541e:	e000      	b.n	8005422 <HAL_UART_IRQHandler+0x51e>
      return;
 8005420:	bf00      	nop
  }
}
 8005422:	37e8      	adds	r7, #232	@ 0xe8
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	bc80      	pop	{r7}
 8005438:	4770      	bx	lr

0800543a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800543a:	b480      	push	{r7}
 800543c:	b083      	sub	sp, #12
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
 8005442:	460b      	mov	r3, r1
 8005444:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005446:	bf00      	nop
 8005448:	370c      	adds	r7, #12
 800544a:	46bd      	mov	sp, r7
 800544c:	bc80      	pop	{r7}
 800544e:	4770      	bx	lr

08005450 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b086      	sub	sp, #24
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	603b      	str	r3, [r7, #0]
 800545c:	4613      	mov	r3, r2
 800545e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005460:	e03b      	b.n	80054da <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005462:	6a3b      	ldr	r3, [r7, #32]
 8005464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005468:	d037      	beq.n	80054da <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800546a:	f7fc ff11 	bl	8002290 <HAL_GetTick>
 800546e:	4602      	mov	r2, r0
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	6a3a      	ldr	r2, [r7, #32]
 8005476:	429a      	cmp	r2, r3
 8005478:	d302      	bcc.n	8005480 <UART_WaitOnFlagUntilTimeout+0x30>
 800547a:	6a3b      	ldr	r3, [r7, #32]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d101      	bne.n	8005484 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005480:	2303      	movs	r3, #3
 8005482:	e03a      	b.n	80054fa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	f003 0304 	and.w	r3, r3, #4
 800548e:	2b00      	cmp	r3, #0
 8005490:	d023      	beq.n	80054da <UART_WaitOnFlagUntilTimeout+0x8a>
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	2b80      	cmp	r3, #128	@ 0x80
 8005496:	d020      	beq.n	80054da <UART_WaitOnFlagUntilTimeout+0x8a>
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	2b40      	cmp	r3, #64	@ 0x40
 800549c:	d01d      	beq.n	80054da <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0308 	and.w	r3, r3, #8
 80054a8:	2b08      	cmp	r3, #8
 80054aa:	d116      	bne.n	80054da <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80054ac:	2300      	movs	r3, #0
 80054ae:	617b      	str	r3, [r7, #20]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	617b      	str	r3, [r7, #20]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	617b      	str	r3, [r7, #20]
 80054c0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f000 f856 	bl	8005574 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2208      	movs	r2, #8
 80054cc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e00f      	b.n	80054fa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	4013      	ands	r3, r2
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	bf0c      	ite	eq
 80054ea:	2301      	moveq	r3, #1
 80054ec:	2300      	movne	r3, #0
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	461a      	mov	r2, r3
 80054f2:	79fb      	ldrb	r3, [r7, #7]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d0b4      	beq.n	8005462 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3718      	adds	r7, #24
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005502:	b480      	push	{r7}
 8005504:	b085      	sub	sp, #20
 8005506:	af00      	add	r7, sp, #0
 8005508:	60f8      	str	r0, [r7, #12]
 800550a:	60b9      	str	r1, [r7, #8]
 800550c:	4613      	mov	r3, r2
 800550e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	88fa      	ldrh	r2, [r7, #6]
 800551a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	88fa      	ldrh	r2, [r7, #6]
 8005520:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2222      	movs	r2, #34	@ 0x22
 800552c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	691b      	ldr	r3, [r3, #16]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d007      	beq.n	8005548 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68da      	ldr	r2, [r3, #12]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005546:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	695a      	ldr	r2, [r3, #20]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f042 0201 	orr.w	r2, r2, #1
 8005556:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68da      	ldr	r2, [r3, #12]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f042 0220 	orr.w	r2, r2, #32
 8005566:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	3714      	adds	r7, #20
 800556e:	46bd      	mov	sp, r7
 8005570:	bc80      	pop	{r7}
 8005572:	4770      	bx	lr

08005574 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005574:	b480      	push	{r7}
 8005576:	b095      	sub	sp, #84	@ 0x54
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	330c      	adds	r3, #12
 8005582:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005586:	e853 3f00 	ldrex	r3, [r3]
 800558a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800558c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005592:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	330c      	adds	r3, #12
 800559a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800559c:	643a      	str	r2, [r7, #64]	@ 0x40
 800559e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80055a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055a4:	e841 2300 	strex	r3, r2, [r1]
 80055a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80055aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d1e5      	bne.n	800557c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	3314      	adds	r3, #20
 80055b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b8:	6a3b      	ldr	r3, [r7, #32]
 80055ba:	e853 3f00 	ldrex	r3, [r3]
 80055be:	61fb      	str	r3, [r7, #28]
   return(result);
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	f023 0301 	bic.w	r3, r3, #1
 80055c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	3314      	adds	r3, #20
 80055ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055d8:	e841 2300 	strex	r3, r2, [r1]
 80055dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d1e5      	bne.n	80055b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d119      	bne.n	8005620 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	330c      	adds	r3, #12
 80055f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	e853 3f00 	ldrex	r3, [r3]
 80055fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	f023 0310 	bic.w	r3, r3, #16
 8005602:	647b      	str	r3, [r7, #68]	@ 0x44
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	330c      	adds	r3, #12
 800560a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800560c:	61ba      	str	r2, [r7, #24]
 800560e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6979      	ldr	r1, [r7, #20]
 8005612:	69ba      	ldr	r2, [r7, #24]
 8005614:	e841 2300 	strex	r3, r2, [r1]
 8005618:	613b      	str	r3, [r7, #16]
   return(result);
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1e5      	bne.n	80055ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2220      	movs	r2, #32
 8005624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800562e:	bf00      	nop
 8005630:	3754      	adds	r7, #84	@ 0x54
 8005632:	46bd      	mov	sp, r7
 8005634:	bc80      	pop	{r7}
 8005636:	4770      	bx	lr

08005638 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005644:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2200      	movs	r2, #0
 8005650:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005652:	68f8      	ldr	r0, [r7, #12]
 8005654:	f7fb fe66 	bl	8001324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005658:	bf00      	nop
 800565a:	3710      	adds	r7, #16
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b21      	cmp	r3, #33	@ 0x21
 8005672:	d13e      	bne.n	80056f2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800567c:	d114      	bne.n	80056a8 <UART_Transmit_IT+0x48>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d110      	bne.n	80056a8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a1b      	ldr	r3, [r3, #32]
 800568a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	881b      	ldrh	r3, [r3, #0]
 8005690:	461a      	mov	r2, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800569a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6a1b      	ldr	r3, [r3, #32]
 80056a0:	1c9a      	adds	r2, r3, #2
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	621a      	str	r2, [r3, #32]
 80056a6:	e008      	b.n	80056ba <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a1b      	ldr	r3, [r3, #32]
 80056ac:	1c59      	adds	r1, r3, #1
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	6211      	str	r1, [r2, #32]
 80056b2:	781a      	ldrb	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056be:	b29b      	uxth	r3, r3
 80056c0:	3b01      	subs	r3, #1
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	4619      	mov	r1, r3
 80056c8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10f      	bne.n	80056ee <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68da      	ldr	r2, [r3, #12]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80056dc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68da      	ldr	r2, [r3, #12]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056ec:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80056ee:	2300      	movs	r3, #0
 80056f0:	e000      	b.n	80056f4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80056f2:	2302      	movs	r3, #2
  }
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3714      	adds	r7, #20
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bc80      	pop	{r7}
 80056fc:	4770      	bx	lr

080056fe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b082      	sub	sp, #8
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	68da      	ldr	r2, [r3, #12]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005714:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2220      	movs	r2, #32
 800571a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f7ff fe82 	bl	8005428 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3708      	adds	r7, #8
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}

0800572e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800572e:	b580      	push	{r7, lr}
 8005730:	b08c      	sub	sp, #48	@ 0x30
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800573c:	b2db      	uxtb	r3, r3
 800573e:	2b22      	cmp	r3, #34	@ 0x22
 8005740:	f040 80ae 	bne.w	80058a0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800574c:	d117      	bne.n	800577e <UART_Receive_IT+0x50>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	691b      	ldr	r3, [r3, #16]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d113      	bne.n	800577e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005756:	2300      	movs	r3, #0
 8005758:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800575e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	b29b      	uxth	r3, r3
 8005768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800576c:	b29a      	uxth	r2, r3
 800576e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005770:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005776:	1c9a      	adds	r2, r3, #2
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	629a      	str	r2, [r3, #40]	@ 0x28
 800577c:	e026      	b.n	80057cc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005782:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005784:	2300      	movs	r3, #0
 8005786:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005790:	d007      	beq.n	80057a2 <UART_Receive_IT+0x74>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10a      	bne.n	80057b0 <UART_Receive_IT+0x82>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d106      	bne.n	80057b0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	b2da      	uxtb	r2, r3
 80057aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ac:	701a      	strb	r2, [r3, #0]
 80057ae:	e008      	b.n	80057c2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057bc:	b2da      	uxtb	r2, r3
 80057be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	3b01      	subs	r3, #1
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	4619      	mov	r1, r3
 80057da:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d15d      	bne.n	800589c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68da      	ldr	r2, [r3, #12]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f022 0220 	bic.w	r2, r2, #32
 80057ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68da      	ldr	r2, [r3, #12]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80057fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	695a      	ldr	r2, [r3, #20]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0201 	bic.w	r2, r2, #1
 800580e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2220      	movs	r2, #32
 8005814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005822:	2b01      	cmp	r3, #1
 8005824:	d135      	bne.n	8005892 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	330c      	adds	r3, #12
 8005832:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	e853 3f00 	ldrex	r3, [r3]
 800583a:	613b      	str	r3, [r7, #16]
   return(result);
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	f023 0310 	bic.w	r3, r3, #16
 8005842:	627b      	str	r3, [r7, #36]	@ 0x24
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	330c      	adds	r3, #12
 800584a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800584c:	623a      	str	r2, [r7, #32]
 800584e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005850:	69f9      	ldr	r1, [r7, #28]
 8005852:	6a3a      	ldr	r2, [r7, #32]
 8005854:	e841 2300 	strex	r3, r2, [r1]
 8005858:	61bb      	str	r3, [r7, #24]
   return(result);
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1e5      	bne.n	800582c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0310 	and.w	r3, r3, #16
 800586a:	2b10      	cmp	r3, #16
 800586c:	d10a      	bne.n	8005884 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800586e:	2300      	movs	r3, #0
 8005870:	60fb      	str	r3, [r7, #12]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	60fb      	str	r3, [r7, #12]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	60fb      	str	r3, [r7, #12]
 8005882:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005888:	4619      	mov	r1, r3
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f7ff fdd5 	bl	800543a <HAL_UARTEx_RxEventCallback>
 8005890:	e002      	b.n	8005898 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f7fb fcd8 	bl	8001248 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005898:	2300      	movs	r3, #0
 800589a:	e002      	b.n	80058a2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800589c:	2300      	movs	r3, #0
 800589e:	e000      	b.n	80058a2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80058a0:	2302      	movs	r3, #2
  }
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3730      	adds	r7, #48	@ 0x30
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
	...

080058ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68da      	ldr	r2, [r3, #12]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	430a      	orrs	r2, r1
 80058c8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	689a      	ldr	r2, [r3, #8]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	431a      	orrs	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	4313      	orrs	r3, r2
 80058da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80058e6:	f023 030c 	bic.w	r3, r3, #12
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	6812      	ldr	r2, [r2, #0]
 80058ee:	68b9      	ldr	r1, [r7, #8]
 80058f0:	430b      	orrs	r3, r1
 80058f2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	699a      	ldr	r2, [r3, #24]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	430a      	orrs	r2, r1
 8005908:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a2c      	ldr	r2, [pc, #176]	@ (80059c0 <UART_SetConfig+0x114>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d103      	bne.n	800591c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005914:	f7fe fb92 	bl	800403c <HAL_RCC_GetPCLK2Freq>
 8005918:	60f8      	str	r0, [r7, #12]
 800591a:	e002      	b.n	8005922 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800591c:	f7fe fb7a 	bl	8004014 <HAL_RCC_GetPCLK1Freq>
 8005920:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	4613      	mov	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	009a      	lsls	r2, r3, #2
 800592c:	441a      	add	r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	fbb2 f3f3 	udiv	r3, r2, r3
 8005938:	4a22      	ldr	r2, [pc, #136]	@ (80059c4 <UART_SetConfig+0x118>)
 800593a:	fba2 2303 	umull	r2, r3, r2, r3
 800593e:	095b      	lsrs	r3, r3, #5
 8005940:	0119      	lsls	r1, r3, #4
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	4613      	mov	r3, r2
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	009a      	lsls	r2, r3, #2
 800594c:	441a      	add	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	fbb2 f2f3 	udiv	r2, r2, r3
 8005958:	4b1a      	ldr	r3, [pc, #104]	@ (80059c4 <UART_SetConfig+0x118>)
 800595a:	fba3 0302 	umull	r0, r3, r3, r2
 800595e:	095b      	lsrs	r3, r3, #5
 8005960:	2064      	movs	r0, #100	@ 0x64
 8005962:	fb00 f303 	mul.w	r3, r0, r3
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	011b      	lsls	r3, r3, #4
 800596a:	3332      	adds	r3, #50	@ 0x32
 800596c:	4a15      	ldr	r2, [pc, #84]	@ (80059c4 <UART_SetConfig+0x118>)
 800596e:	fba2 2303 	umull	r2, r3, r2, r3
 8005972:	095b      	lsrs	r3, r3, #5
 8005974:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005978:	4419      	add	r1, r3
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	4613      	mov	r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	4413      	add	r3, r2
 8005982:	009a      	lsls	r2, r3, #2
 8005984:	441a      	add	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005990:	4b0c      	ldr	r3, [pc, #48]	@ (80059c4 <UART_SetConfig+0x118>)
 8005992:	fba3 0302 	umull	r0, r3, r3, r2
 8005996:	095b      	lsrs	r3, r3, #5
 8005998:	2064      	movs	r0, #100	@ 0x64
 800599a:	fb00 f303 	mul.w	r3, r0, r3
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	011b      	lsls	r3, r3, #4
 80059a2:	3332      	adds	r3, #50	@ 0x32
 80059a4:	4a07      	ldr	r2, [pc, #28]	@ (80059c4 <UART_SetConfig+0x118>)
 80059a6:	fba2 2303 	umull	r2, r3, r2, r3
 80059aa:	095b      	lsrs	r3, r3, #5
 80059ac:	f003 020f 	and.w	r2, r3, #15
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	440a      	add	r2, r1
 80059b6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80059b8:	bf00      	nop
 80059ba:	3710      	adds	r7, #16
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	40013800 	.word	0x40013800
 80059c4:	51eb851f 	.word	0x51eb851f

080059c8 <__NVIC_SetPriority>:
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	4603      	mov	r3, r0
 80059d0:	6039      	str	r1, [r7, #0]
 80059d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	db0a      	blt.n	80059f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	b2da      	uxtb	r2, r3
 80059e0:	490c      	ldr	r1, [pc, #48]	@ (8005a14 <__NVIC_SetPriority+0x4c>)
 80059e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059e6:	0112      	lsls	r2, r2, #4
 80059e8:	b2d2      	uxtb	r2, r2
 80059ea:	440b      	add	r3, r1
 80059ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80059f0:	e00a      	b.n	8005a08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	b2da      	uxtb	r2, r3
 80059f6:	4908      	ldr	r1, [pc, #32]	@ (8005a18 <__NVIC_SetPriority+0x50>)
 80059f8:	79fb      	ldrb	r3, [r7, #7]
 80059fa:	f003 030f 	and.w	r3, r3, #15
 80059fe:	3b04      	subs	r3, #4
 8005a00:	0112      	lsls	r2, r2, #4
 8005a02:	b2d2      	uxtb	r2, r2
 8005a04:	440b      	add	r3, r1
 8005a06:	761a      	strb	r2, [r3, #24]
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bc80      	pop	{r7}
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	e000e100 	.word	0xe000e100
 8005a18:	e000ed00 	.word	0xe000ed00

08005a1c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005a20:	2100      	movs	r1, #0
 8005a22:	f06f 0004 	mvn.w	r0, #4
 8005a26:	f7ff ffcf 	bl	80059c8 <__NVIC_SetPriority>
#endif
}
 8005a2a:	bf00      	nop
 8005a2c:	bd80      	pop	{r7, pc}
	...

08005a30 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a36:	f3ef 8305 	mrs	r3, IPSR
 8005a3a:	603b      	str	r3, [r7, #0]
  return(result);
 8005a3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005a42:	f06f 0305 	mvn.w	r3, #5
 8005a46:	607b      	str	r3, [r7, #4]
 8005a48:	e00c      	b.n	8005a64 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005a4a:	4b09      	ldr	r3, [pc, #36]	@ (8005a70 <osKernelInitialize+0x40>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d105      	bne.n	8005a5e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005a52:	4b07      	ldr	r3, [pc, #28]	@ (8005a70 <osKernelInitialize+0x40>)
 8005a54:	2201      	movs	r2, #1
 8005a56:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	607b      	str	r3, [r7, #4]
 8005a5c:	e002      	b.n	8005a64 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a62:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a64:	687b      	ldr	r3, [r7, #4]
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bc80      	pop	{r7}
 8005a6e:	4770      	bx	lr
 8005a70:	200006a0 	.word	0x200006a0

08005a74 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a7a:	f3ef 8305 	mrs	r3, IPSR
 8005a7e:	603b      	str	r3, [r7, #0]
  return(result);
 8005a80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d003      	beq.n	8005a8e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005a86:	f06f 0305 	mvn.w	r3, #5
 8005a8a:	607b      	str	r3, [r7, #4]
 8005a8c:	e010      	b.n	8005ab0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005abc <osKernelStart+0x48>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d109      	bne.n	8005aaa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005a96:	f7ff ffc1 	bl	8005a1c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005a9a:	4b08      	ldr	r3, [pc, #32]	@ (8005abc <osKernelStart+0x48>)
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005aa0:	f001 f872 	bl	8006b88 <vTaskStartScheduler>
      stat = osOK;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	607b      	str	r3, [r7, #4]
 8005aa8:	e002      	b.n	8005ab0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8005aae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005ab0:	687b      	ldr	r3, [r7, #4]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3708      	adds	r7, #8
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	200006a0 	.word	0x200006a0

08005ac0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b08e      	sub	sp, #56	@ 0x38
 8005ac4:	af04      	add	r7, sp, #16
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005acc:	2300      	movs	r3, #0
 8005ace:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ad0:	f3ef 8305 	mrs	r3, IPSR
 8005ad4:	617b      	str	r3, [r7, #20]
  return(result);
 8005ad6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d17e      	bne.n	8005bda <osThreadNew+0x11a>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d07b      	beq.n	8005bda <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005ae2:	2380      	movs	r3, #128	@ 0x80
 8005ae4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005ae6:	2318      	movs	r3, #24
 8005ae8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005aea:	2300      	movs	r3, #0
 8005aec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005aee:	f04f 33ff 	mov.w	r3, #4294967295
 8005af2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d045      	beq.n	8005b86 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d002      	beq.n	8005b08 <osThreadNew+0x48>
        name = attr->name;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	699b      	ldr	r3, [r3, #24]
 8005b14:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d008      	beq.n	8005b2e <osThreadNew+0x6e>
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	2b38      	cmp	r3, #56	@ 0x38
 8005b20:	d805      	bhi.n	8005b2e <osThreadNew+0x6e>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d001      	beq.n	8005b32 <osThreadNew+0x72>
        return (NULL);
 8005b2e:	2300      	movs	r3, #0
 8005b30:	e054      	b.n	8005bdc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d003      	beq.n	8005b42 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	089b      	lsrs	r3, r3, #2
 8005b40:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00e      	beq.n	8005b68 <osThreadNew+0xa8>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	2b5b      	cmp	r3, #91	@ 0x5b
 8005b50:	d90a      	bls.n	8005b68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d006      	beq.n	8005b68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d002      	beq.n	8005b68 <osThreadNew+0xa8>
        mem = 1;
 8005b62:	2301      	movs	r3, #1
 8005b64:	61bb      	str	r3, [r7, #24]
 8005b66:	e010      	b.n	8005b8a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d10c      	bne.n	8005b8a <osThreadNew+0xca>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d108      	bne.n	8005b8a <osThreadNew+0xca>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d104      	bne.n	8005b8a <osThreadNew+0xca>
          mem = 0;
 8005b80:	2300      	movs	r3, #0
 8005b82:	61bb      	str	r3, [r7, #24]
 8005b84:	e001      	b.n	8005b8a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005b86:	2300      	movs	r3, #0
 8005b88:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d110      	bne.n	8005bb2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b98:	9202      	str	r2, [sp, #8]
 8005b9a:	9301      	str	r3, [sp, #4]
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	6a3a      	ldr	r2, [r7, #32]
 8005ba4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f000 fe12 	bl	80067d0 <xTaskCreateStatic>
 8005bac:	4603      	mov	r3, r0
 8005bae:	613b      	str	r3, [r7, #16]
 8005bb0:	e013      	b.n	8005bda <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d110      	bne.n	8005bda <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005bb8:	6a3b      	ldr	r3, [r7, #32]
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	f107 0310 	add.w	r3, r7, #16
 8005bc0:	9301      	str	r3, [sp, #4]
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f000 fe60 	bl	8006890 <xTaskCreate>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d001      	beq.n	8005bda <osThreadNew+0x11a>
            hTask = NULL;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005bda:	693b      	ldr	r3, [r7, #16]
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3728      	adds	r7, #40	@ 0x28
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bec:	f3ef 8305 	mrs	r3, IPSR
 8005bf0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005bf2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d003      	beq.n	8005c00 <osDelay+0x1c>
    stat = osErrorISR;
 8005bf8:	f06f 0305 	mvn.w	r3, #5
 8005bfc:	60fb      	str	r3, [r7, #12]
 8005bfe:	e007      	b.n	8005c10 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005c00:	2300      	movs	r3, #0
 8005c02:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d002      	beq.n	8005c10 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 ff86 	bl	8006b1c <vTaskDelay>
    }
  }

  return (stat);
 8005c10:	68fb      	ldr	r3, [r7, #12]
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
	...

08005c1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	4a06      	ldr	r2, [pc, #24]	@ (8005c44 <vApplicationGetIdleTaskMemory+0x28>)
 8005c2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	4a05      	ldr	r2, [pc, #20]	@ (8005c48 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2280      	movs	r2, #128	@ 0x80
 8005c38:	601a      	str	r2, [r3, #0]
}
 8005c3a:	bf00      	nop
 8005c3c:	3714      	adds	r7, #20
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bc80      	pop	{r7}
 8005c42:	4770      	bx	lr
 8005c44:	200006a4 	.word	0x200006a4
 8005c48:	20000700 	.word	0x20000700

08005c4c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005c4c:	b480      	push	{r7}
 8005c4e:	b085      	sub	sp, #20
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4a07      	ldr	r2, [pc, #28]	@ (8005c78 <vApplicationGetTimerTaskMemory+0x2c>)
 8005c5c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	4a06      	ldr	r2, [pc, #24]	@ (8005c7c <vApplicationGetTimerTaskMemory+0x30>)
 8005c62:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c6a:	601a      	str	r2, [r3, #0]
}
 8005c6c:	bf00      	nop
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bc80      	pop	{r7}
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	20000900 	.word	0x20000900
 8005c7c:	2000095c 	.word	0x2000095c

08005c80 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f103 0208 	add.w	r2, r3, #8
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f04f 32ff 	mov.w	r2, #4294967295
 8005c98:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f103 0208 	add.w	r2, r3, #8
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f103 0208 	add.w	r2, r3, #8
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bc80      	pop	{r7}
 8005cbc:	4770      	bx	lr

08005cbe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b083      	sub	sp, #12
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bc80      	pop	{r7}
 8005cd4:	4770      	bx	lr

08005cd6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b085      	sub	sp, #20
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
 8005cde:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	689a      	ldr	r2, [r3, #8]
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	683a      	ldr	r2, [r7, #0]
 8005cfa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	683a      	ldr	r2, [r7, #0]
 8005d00:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	1c5a      	adds	r2, r3, #1
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	601a      	str	r2, [r3, #0]
}
 8005d12:	bf00      	nop
 8005d14:	3714      	adds	r7, #20
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bc80      	pop	{r7}
 8005d1a:	4770      	bx	lr

08005d1c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d32:	d103      	bne.n	8005d3c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	60fb      	str	r3, [r7, #12]
 8005d3a:	e00c      	b.n	8005d56 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	3308      	adds	r3, #8
 8005d40:	60fb      	str	r3, [r7, #12]
 8005d42:	e002      	b.n	8005d4a <vListInsert+0x2e>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	60fb      	str	r3, [r7, #12]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68ba      	ldr	r2, [r7, #8]
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d2f6      	bcs.n	8005d44 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	683a      	ldr	r2, [r7, #0]
 8005d64:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	683a      	ldr	r2, [r7, #0]
 8005d70:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	1c5a      	adds	r2, r3, #1
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	601a      	str	r2, [r3, #0]
}
 8005d82:	bf00      	nop
 8005d84:	3714      	adds	r7, #20
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bc80      	pop	{r7}
 8005d8a:	4770      	bx	lr

08005d8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	691b      	ldr	r3, [r3, #16]
 8005d98:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	6892      	ldr	r2, [r2, #8]
 8005da2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	6852      	ldr	r2, [r2, #4]
 8005dac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d103      	bne.n	8005dc0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	689a      	ldr	r2, [r3, #8]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	1e5a      	subs	r2, r3, #1
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3714      	adds	r7, #20
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bc80      	pop	{r7}
 8005ddc:	4770      	bx	lr
	...

08005de0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10b      	bne.n	8005e0c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df8:	f383 8811 	msr	BASEPRI, r3
 8005dfc:	f3bf 8f6f 	isb	sy
 8005e00:	f3bf 8f4f 	dsb	sy
 8005e04:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005e06:	bf00      	nop
 8005e08:	bf00      	nop
 8005e0a:	e7fd      	b.n	8005e08 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005e0c:	f002 f836 	bl	8007e7c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e18:	68f9      	ldr	r1, [r7, #12]
 8005e1a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e1c:	fb01 f303 	mul.w	r3, r1, r3
 8005e20:	441a      	add	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	68f9      	ldr	r1, [r7, #12]
 8005e40:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e42:	fb01 f303 	mul.w	r3, r1, r3
 8005e46:	441a      	add	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	22ff      	movs	r2, #255	@ 0xff
 8005e50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	22ff      	movs	r2, #255	@ 0xff
 8005e58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d114      	bne.n	8005e8c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d01a      	beq.n	8005ea0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	3310      	adds	r3, #16
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f001 f916 	bl	80070a0 <xTaskRemoveFromEventList>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d012      	beq.n	8005ea0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb0 <xQueueGenericReset+0xd0>)
 8005e7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e80:	601a      	str	r2, [r3, #0]
 8005e82:	f3bf 8f4f 	dsb	sy
 8005e86:	f3bf 8f6f 	isb	sy
 8005e8a:	e009      	b.n	8005ea0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	3310      	adds	r3, #16
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7ff fef5 	bl	8005c80 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	3324      	adds	r3, #36	@ 0x24
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7ff fef0 	bl	8005c80 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005ea0:	f002 f81c 	bl	8007edc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005ea4:	2301      	movs	r3, #1
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	e000ed04 	.word	0xe000ed04

08005eb4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b08e      	sub	sp, #56	@ 0x38
 8005eb8:	af02      	add	r7, sp, #8
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
 8005ec0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10b      	bne.n	8005ee0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ecc:	f383 8811 	msr	BASEPRI, r3
 8005ed0:	f3bf 8f6f 	isb	sy
 8005ed4:	f3bf 8f4f 	dsb	sy
 8005ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005eda:	bf00      	nop
 8005edc:	bf00      	nop
 8005ede:	e7fd      	b.n	8005edc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d10b      	bne.n	8005efe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eea:	f383 8811 	msr	BASEPRI, r3
 8005eee:	f3bf 8f6f 	isb	sy
 8005ef2:	f3bf 8f4f 	dsb	sy
 8005ef6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005ef8:	bf00      	nop
 8005efa:	bf00      	nop
 8005efc:	e7fd      	b.n	8005efa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d002      	beq.n	8005f0a <xQueueGenericCreateStatic+0x56>
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d001      	beq.n	8005f0e <xQueueGenericCreateStatic+0x5a>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e000      	b.n	8005f10 <xQueueGenericCreateStatic+0x5c>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10b      	bne.n	8005f2c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f18:	f383 8811 	msr	BASEPRI, r3
 8005f1c:	f3bf 8f6f 	isb	sy
 8005f20:	f3bf 8f4f 	dsb	sy
 8005f24:	623b      	str	r3, [r7, #32]
}
 8005f26:	bf00      	nop
 8005f28:	bf00      	nop
 8005f2a:	e7fd      	b.n	8005f28 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d102      	bne.n	8005f38 <xQueueGenericCreateStatic+0x84>
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d101      	bne.n	8005f3c <xQueueGenericCreateStatic+0x88>
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e000      	b.n	8005f3e <xQueueGenericCreateStatic+0x8a>
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d10b      	bne.n	8005f5a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f46:	f383 8811 	msr	BASEPRI, r3
 8005f4a:	f3bf 8f6f 	isb	sy
 8005f4e:	f3bf 8f4f 	dsb	sy
 8005f52:	61fb      	str	r3, [r7, #28]
}
 8005f54:	bf00      	nop
 8005f56:	bf00      	nop
 8005f58:	e7fd      	b.n	8005f56 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005f5a:	2350      	movs	r3, #80	@ 0x50
 8005f5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	2b50      	cmp	r3, #80	@ 0x50
 8005f62:	d00b      	beq.n	8005f7c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	61bb      	str	r3, [r7, #24]
}
 8005f76:	bf00      	nop
 8005f78:	bf00      	nop
 8005f7a:	e7fd      	b.n	8005f78 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005f7c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d00d      	beq.n	8005fa4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f90:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f96:	9300      	str	r3, [sp, #0]
 8005f98:	4613      	mov	r3, r2
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	68b9      	ldr	r1, [r7, #8]
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f000 f805 	bl	8005fae <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3730      	adds	r7, #48	@ 0x30
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}

08005fae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b084      	sub	sp, #16
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	60f8      	str	r0, [r7, #12]
 8005fb6:	60b9      	str	r1, [r7, #8]
 8005fb8:	607a      	str	r2, [r7, #4]
 8005fba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d103      	bne.n	8005fca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	601a      	str	r2, [r3, #0]
 8005fc8:	e002      	b.n	8005fd0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	68ba      	ldr	r2, [r7, #8]
 8005fda:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005fdc:	2101      	movs	r1, #1
 8005fde:	69b8      	ldr	r0, [r7, #24]
 8005fe0:	f7ff fefe 	bl	8005de0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	78fa      	ldrb	r2, [r7, #3]
 8005fe8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005fec:	bf00      	nop
 8005fee:	3710      	adds	r7, #16
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}

08005ff4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b08e      	sub	sp, #56	@ 0x38
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	60b9      	str	r1, [r7, #8]
 8005ffe:	607a      	str	r2, [r7, #4]
 8006000:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006002:	2300      	movs	r3, #0
 8006004:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800600a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800600c:	2b00      	cmp	r3, #0
 800600e:	d10b      	bne.n	8006028 <xQueueGenericSend+0x34>
	__asm volatile
 8006010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006014:	f383 8811 	msr	BASEPRI, r3
 8006018:	f3bf 8f6f 	isb	sy
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006022:	bf00      	nop
 8006024:	bf00      	nop
 8006026:	e7fd      	b.n	8006024 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d103      	bne.n	8006036 <xQueueGenericSend+0x42>
 800602e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006032:	2b00      	cmp	r3, #0
 8006034:	d101      	bne.n	800603a <xQueueGenericSend+0x46>
 8006036:	2301      	movs	r3, #1
 8006038:	e000      	b.n	800603c <xQueueGenericSend+0x48>
 800603a:	2300      	movs	r3, #0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d10b      	bne.n	8006058 <xQueueGenericSend+0x64>
	__asm volatile
 8006040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006044:	f383 8811 	msr	BASEPRI, r3
 8006048:	f3bf 8f6f 	isb	sy
 800604c:	f3bf 8f4f 	dsb	sy
 8006050:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006052:	bf00      	nop
 8006054:	bf00      	nop
 8006056:	e7fd      	b.n	8006054 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	2b02      	cmp	r3, #2
 800605c:	d103      	bne.n	8006066 <xQueueGenericSend+0x72>
 800605e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006062:	2b01      	cmp	r3, #1
 8006064:	d101      	bne.n	800606a <xQueueGenericSend+0x76>
 8006066:	2301      	movs	r3, #1
 8006068:	e000      	b.n	800606c <xQueueGenericSend+0x78>
 800606a:	2300      	movs	r3, #0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d10b      	bne.n	8006088 <xQueueGenericSend+0x94>
	__asm volatile
 8006070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006074:	f383 8811 	msr	BASEPRI, r3
 8006078:	f3bf 8f6f 	isb	sy
 800607c:	f3bf 8f4f 	dsb	sy
 8006080:	623b      	str	r3, [r7, #32]
}
 8006082:	bf00      	nop
 8006084:	bf00      	nop
 8006086:	e7fd      	b.n	8006084 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006088:	f001 f9ca 	bl	8007420 <xTaskGetSchedulerState>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d102      	bne.n	8006098 <xQueueGenericSend+0xa4>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <xQueueGenericSend+0xa8>
 8006098:	2301      	movs	r3, #1
 800609a:	e000      	b.n	800609e <xQueueGenericSend+0xaa>
 800609c:	2300      	movs	r3, #0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d10b      	bne.n	80060ba <xQueueGenericSend+0xc6>
	__asm volatile
 80060a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a6:	f383 8811 	msr	BASEPRI, r3
 80060aa:	f3bf 8f6f 	isb	sy
 80060ae:	f3bf 8f4f 	dsb	sy
 80060b2:	61fb      	str	r3, [r7, #28]
}
 80060b4:	bf00      	nop
 80060b6:	bf00      	nop
 80060b8:	e7fd      	b.n	80060b6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80060ba:	f001 fedf 	bl	8007e7c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80060be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d302      	bcc.n	80060d0 <xQueueGenericSend+0xdc>
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	d129      	bne.n	8006124 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	68b9      	ldr	r1, [r7, #8]
 80060d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060d6:	f000 fa0f 	bl	80064f8 <prvCopyDataToQueue>
 80060da:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d010      	beq.n	8006106 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e6:	3324      	adds	r3, #36	@ 0x24
 80060e8:	4618      	mov	r0, r3
 80060ea:	f000 ffd9 	bl	80070a0 <xTaskRemoveFromEventList>
 80060ee:	4603      	mov	r3, r0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d013      	beq.n	800611c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80060f4:	4b3f      	ldr	r3, [pc, #252]	@ (80061f4 <xQueueGenericSend+0x200>)
 80060f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060fa:	601a      	str	r2, [r3, #0]
 80060fc:	f3bf 8f4f 	dsb	sy
 8006100:	f3bf 8f6f 	isb	sy
 8006104:	e00a      	b.n	800611c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006108:	2b00      	cmp	r3, #0
 800610a:	d007      	beq.n	800611c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800610c:	4b39      	ldr	r3, [pc, #228]	@ (80061f4 <xQueueGenericSend+0x200>)
 800610e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006112:	601a      	str	r2, [r3, #0]
 8006114:	f3bf 8f4f 	dsb	sy
 8006118:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800611c:	f001 fede 	bl	8007edc <vPortExitCritical>
				return pdPASS;
 8006120:	2301      	movs	r3, #1
 8006122:	e063      	b.n	80061ec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d103      	bne.n	8006132 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800612a:	f001 fed7 	bl	8007edc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800612e:	2300      	movs	r3, #0
 8006130:	e05c      	b.n	80061ec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006134:	2b00      	cmp	r3, #0
 8006136:	d106      	bne.n	8006146 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006138:	f107 0314 	add.w	r3, r7, #20
 800613c:	4618      	mov	r0, r3
 800613e:	f001 f813 	bl	8007168 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006142:	2301      	movs	r3, #1
 8006144:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006146:	f001 fec9 	bl	8007edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800614a:	f000 fd85 	bl	8006c58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800614e:	f001 fe95 	bl	8007e7c <vPortEnterCritical>
 8006152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006154:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006158:	b25b      	sxtb	r3, r3
 800615a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800615e:	d103      	bne.n	8006168 <xQueueGenericSend+0x174>
 8006160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006162:	2200      	movs	r2, #0
 8006164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800616a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800616e:	b25b      	sxtb	r3, r3
 8006170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006174:	d103      	bne.n	800617e <xQueueGenericSend+0x18a>
 8006176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006178:	2200      	movs	r2, #0
 800617a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800617e:	f001 fead 	bl	8007edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006182:	1d3a      	adds	r2, r7, #4
 8006184:	f107 0314 	add.w	r3, r7, #20
 8006188:	4611      	mov	r1, r2
 800618a:	4618      	mov	r0, r3
 800618c:	f001 f802 	bl	8007194 <xTaskCheckForTimeOut>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d124      	bne.n	80061e0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006196:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006198:	f000 faa6 	bl	80066e8 <prvIsQueueFull>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d018      	beq.n	80061d4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80061a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a4:	3310      	adds	r3, #16
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	4611      	mov	r1, r2
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 ff26 	bl	8006ffc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80061b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061b2:	f000 fa31 	bl	8006618 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80061b6:	f000 fd5d 	bl	8006c74 <xTaskResumeAll>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f47f af7c 	bne.w	80060ba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80061c2:	4b0c      	ldr	r3, [pc, #48]	@ (80061f4 <xQueueGenericSend+0x200>)
 80061c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061c8:	601a      	str	r2, [r3, #0]
 80061ca:	f3bf 8f4f 	dsb	sy
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	e772      	b.n	80060ba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80061d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061d6:	f000 fa1f 	bl	8006618 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80061da:	f000 fd4b 	bl	8006c74 <xTaskResumeAll>
 80061de:	e76c      	b.n	80060ba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80061e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061e2:	f000 fa19 	bl	8006618 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80061e6:	f000 fd45 	bl	8006c74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80061ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3738      	adds	r7, #56	@ 0x38
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	e000ed04 	.word	0xe000ed04

080061f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b090      	sub	sp, #64	@ 0x40
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
 8006204:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800620a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800620c:	2b00      	cmp	r3, #0
 800620e:	d10b      	bne.n	8006228 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006214:	f383 8811 	msr	BASEPRI, r3
 8006218:	f3bf 8f6f 	isb	sy
 800621c:	f3bf 8f4f 	dsb	sy
 8006220:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006222:	bf00      	nop
 8006224:	bf00      	nop
 8006226:	e7fd      	b.n	8006224 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d103      	bne.n	8006236 <xQueueGenericSendFromISR+0x3e>
 800622e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006232:	2b00      	cmp	r3, #0
 8006234:	d101      	bne.n	800623a <xQueueGenericSendFromISR+0x42>
 8006236:	2301      	movs	r3, #1
 8006238:	e000      	b.n	800623c <xQueueGenericSendFromISR+0x44>
 800623a:	2300      	movs	r3, #0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d10b      	bne.n	8006258 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006244:	f383 8811 	msr	BASEPRI, r3
 8006248:	f3bf 8f6f 	isb	sy
 800624c:	f3bf 8f4f 	dsb	sy
 8006250:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006252:	bf00      	nop
 8006254:	bf00      	nop
 8006256:	e7fd      	b.n	8006254 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	2b02      	cmp	r3, #2
 800625c:	d103      	bne.n	8006266 <xQueueGenericSendFromISR+0x6e>
 800625e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006262:	2b01      	cmp	r3, #1
 8006264:	d101      	bne.n	800626a <xQueueGenericSendFromISR+0x72>
 8006266:	2301      	movs	r3, #1
 8006268:	e000      	b.n	800626c <xQueueGenericSendFromISR+0x74>
 800626a:	2300      	movs	r3, #0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d10b      	bne.n	8006288 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006274:	f383 8811 	msr	BASEPRI, r3
 8006278:	f3bf 8f6f 	isb	sy
 800627c:	f3bf 8f4f 	dsb	sy
 8006280:	623b      	str	r3, [r7, #32]
}
 8006282:	bf00      	nop
 8006284:	bf00      	nop
 8006286:	e7fd      	b.n	8006284 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006288:	f001 feba 	bl	8008000 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800628c:	f3ef 8211 	mrs	r2, BASEPRI
 8006290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	61fa      	str	r2, [r7, #28]
 80062a2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80062a4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80062a6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80062a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d302      	bcc.n	80062ba <xQueueGenericSendFromISR+0xc2>
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d12f      	bne.n	800631a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80062ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80062ca:	683a      	ldr	r2, [r7, #0]
 80062cc:	68b9      	ldr	r1, [r7, #8]
 80062ce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80062d0:	f000 f912 	bl	80064f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80062d4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80062d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062dc:	d112      	bne.n	8006304 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d016      	beq.n	8006314 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e8:	3324      	adds	r3, #36	@ 0x24
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 fed8 	bl	80070a0 <xTaskRemoveFromEventList>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00e      	beq.n	8006314 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00b      	beq.n	8006314 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	601a      	str	r2, [r3, #0]
 8006302:	e007      	b.n	8006314 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006304:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006308:	3301      	adds	r3, #1
 800630a:	b2db      	uxtb	r3, r3
 800630c:	b25a      	sxtb	r2, r3
 800630e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006314:	2301      	movs	r3, #1
 8006316:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006318:	e001      	b.n	800631e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800631a:	2300      	movs	r3, #0
 800631c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800631e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006320:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006328:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800632a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800632c:	4618      	mov	r0, r3
 800632e:	3740      	adds	r7, #64	@ 0x40
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b08c      	sub	sp, #48	@ 0x30
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006340:	2300      	movs	r3, #0
 8006342:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800634a:	2b00      	cmp	r3, #0
 800634c:	d10b      	bne.n	8006366 <xQueueReceive+0x32>
	__asm volatile
 800634e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006352:	f383 8811 	msr	BASEPRI, r3
 8006356:	f3bf 8f6f 	isb	sy
 800635a:	f3bf 8f4f 	dsb	sy
 800635e:	623b      	str	r3, [r7, #32]
}
 8006360:	bf00      	nop
 8006362:	bf00      	nop
 8006364:	e7fd      	b.n	8006362 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d103      	bne.n	8006374 <xQueueReceive+0x40>
 800636c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006370:	2b00      	cmp	r3, #0
 8006372:	d101      	bne.n	8006378 <xQueueReceive+0x44>
 8006374:	2301      	movs	r3, #1
 8006376:	e000      	b.n	800637a <xQueueReceive+0x46>
 8006378:	2300      	movs	r3, #0
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10b      	bne.n	8006396 <xQueueReceive+0x62>
	__asm volatile
 800637e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006382:	f383 8811 	msr	BASEPRI, r3
 8006386:	f3bf 8f6f 	isb	sy
 800638a:	f3bf 8f4f 	dsb	sy
 800638e:	61fb      	str	r3, [r7, #28]
}
 8006390:	bf00      	nop
 8006392:	bf00      	nop
 8006394:	e7fd      	b.n	8006392 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006396:	f001 f843 	bl	8007420 <xTaskGetSchedulerState>
 800639a:	4603      	mov	r3, r0
 800639c:	2b00      	cmp	r3, #0
 800639e:	d102      	bne.n	80063a6 <xQueueReceive+0x72>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <xQueueReceive+0x76>
 80063a6:	2301      	movs	r3, #1
 80063a8:	e000      	b.n	80063ac <xQueueReceive+0x78>
 80063aa:	2300      	movs	r3, #0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d10b      	bne.n	80063c8 <xQueueReceive+0x94>
	__asm volatile
 80063b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	61bb      	str	r3, [r7, #24]
}
 80063c2:	bf00      	nop
 80063c4:	bf00      	nop
 80063c6:	e7fd      	b.n	80063c4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063c8:	f001 fd58 	bl	8007e7c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d01f      	beq.n	8006418 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80063d8:	68b9      	ldr	r1, [r7, #8]
 80063da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063dc:	f000 f8f6 	bl	80065cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80063e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e2:	1e5a      	subs	r2, r3, #1
 80063e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00f      	beq.n	8006410 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f2:	3310      	adds	r3, #16
 80063f4:	4618      	mov	r0, r3
 80063f6:	f000 fe53 	bl	80070a0 <xTaskRemoveFromEventList>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d007      	beq.n	8006410 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006400:	4b3c      	ldr	r3, [pc, #240]	@ (80064f4 <xQueueReceive+0x1c0>)
 8006402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006406:	601a      	str	r2, [r3, #0]
 8006408:	f3bf 8f4f 	dsb	sy
 800640c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006410:	f001 fd64 	bl	8007edc <vPortExitCritical>
				return pdPASS;
 8006414:	2301      	movs	r3, #1
 8006416:	e069      	b.n	80064ec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d103      	bne.n	8006426 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800641e:	f001 fd5d 	bl	8007edc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006422:	2300      	movs	r3, #0
 8006424:	e062      	b.n	80064ec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006428:	2b00      	cmp	r3, #0
 800642a:	d106      	bne.n	800643a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800642c:	f107 0310 	add.w	r3, r7, #16
 8006430:	4618      	mov	r0, r3
 8006432:	f000 fe99 	bl	8007168 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006436:	2301      	movs	r3, #1
 8006438:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800643a:	f001 fd4f 	bl	8007edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800643e:	f000 fc0b 	bl	8006c58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006442:	f001 fd1b 	bl	8007e7c <vPortEnterCritical>
 8006446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006448:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800644c:	b25b      	sxtb	r3, r3
 800644e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006452:	d103      	bne.n	800645c <xQueueReceive+0x128>
 8006454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006456:	2200      	movs	r2, #0
 8006458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800645c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006462:	b25b      	sxtb	r3, r3
 8006464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006468:	d103      	bne.n	8006472 <xQueueReceive+0x13e>
 800646a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800646c:	2200      	movs	r2, #0
 800646e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006472:	f001 fd33 	bl	8007edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006476:	1d3a      	adds	r2, r7, #4
 8006478:	f107 0310 	add.w	r3, r7, #16
 800647c:	4611      	mov	r1, r2
 800647e:	4618      	mov	r0, r3
 8006480:	f000 fe88 	bl	8007194 <xTaskCheckForTimeOut>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d123      	bne.n	80064d2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800648a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800648c:	f000 f916 	bl	80066bc <prvIsQueueEmpty>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d017      	beq.n	80064c6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006498:	3324      	adds	r3, #36	@ 0x24
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	4611      	mov	r1, r2
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 fdac 	bl	8006ffc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80064a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064a6:	f000 f8b7 	bl	8006618 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80064aa:	f000 fbe3 	bl	8006c74 <xTaskResumeAll>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d189      	bne.n	80063c8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80064b4:	4b0f      	ldr	r3, [pc, #60]	@ (80064f4 <xQueueReceive+0x1c0>)
 80064b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064ba:	601a      	str	r2, [r3, #0]
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	f3bf 8f6f 	isb	sy
 80064c4:	e780      	b.n	80063c8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80064c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064c8:	f000 f8a6 	bl	8006618 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80064cc:	f000 fbd2 	bl	8006c74 <xTaskResumeAll>
 80064d0:	e77a      	b.n	80063c8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80064d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064d4:	f000 f8a0 	bl	8006618 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80064d8:	f000 fbcc 	bl	8006c74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064de:	f000 f8ed 	bl	80066bc <prvIsQueueEmpty>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f43f af6f 	beq.w	80063c8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80064ea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3730      	adds	r7, #48	@ 0x30
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	e000ed04 	.word	0xe000ed04

080064f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006504:	2300      	movs	r3, #0
 8006506:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800650c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10d      	bne.n	8006532 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d14d      	bne.n	80065ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	4618      	mov	r0, r3
 8006524:	f000 ff9a 	bl	800745c <xTaskPriorityDisinherit>
 8006528:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	609a      	str	r2, [r3, #8]
 8006530:	e043      	b.n	80065ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d119      	bne.n	800656c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6858      	ldr	r0, [r3, #4]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006540:	461a      	mov	r2, r3
 8006542:	68b9      	ldr	r1, [r7, #8]
 8006544:	f001 ffba 	bl	80084bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	685a      	ldr	r2, [r3, #4]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006550:	441a      	add	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	685a      	ldr	r2, [r3, #4]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	429a      	cmp	r2, r3
 8006560:	d32b      	bcc.n	80065ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	605a      	str	r2, [r3, #4]
 800656a:	e026      	b.n	80065ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	68d8      	ldr	r0, [r3, #12]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006574:	461a      	mov	r2, r3
 8006576:	68b9      	ldr	r1, [r7, #8]
 8006578:	f001 ffa0 	bl	80084bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	68da      	ldr	r2, [r3, #12]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006584:	425b      	negs	r3, r3
 8006586:	441a      	add	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	68da      	ldr	r2, [r3, #12]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	429a      	cmp	r2, r3
 8006596:	d207      	bcs.n	80065a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	689a      	ldr	r2, [r3, #8]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a0:	425b      	negs	r3, r3
 80065a2:	441a      	add	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d105      	bne.n	80065ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d002      	beq.n	80065ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	3b01      	subs	r3, #1
 80065b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80065c2:	697b      	ldr	r3, [r7, #20]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3718      	adds	r7, #24
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b082      	sub	sp, #8
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d018      	beq.n	8006610 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	68da      	ldr	r2, [r3, #12]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e6:	441a      	add	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	68da      	ldr	r2, [r3, #12]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d303      	bcc.n	8006600 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	68d9      	ldr	r1, [r3, #12]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006608:	461a      	mov	r2, r3
 800660a:	6838      	ldr	r0, [r7, #0]
 800660c:	f001 ff56 	bl	80084bc <memcpy>
	}
}
 8006610:	bf00      	nop
 8006612:	3708      	adds	r7, #8
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006620:	f001 fc2c 	bl	8007e7c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800662a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800662c:	e011      	b.n	8006652 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006632:	2b00      	cmp	r3, #0
 8006634:	d012      	beq.n	800665c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	3324      	adds	r3, #36	@ 0x24
 800663a:	4618      	mov	r0, r3
 800663c:	f000 fd30 	bl	80070a0 <xTaskRemoveFromEventList>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006646:	f000 fe09 	bl	800725c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800664a:	7bfb      	ldrb	r3, [r7, #15]
 800664c:	3b01      	subs	r3, #1
 800664e:	b2db      	uxtb	r3, r3
 8006650:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006656:	2b00      	cmp	r3, #0
 8006658:	dce9      	bgt.n	800662e <prvUnlockQueue+0x16>
 800665a:	e000      	b.n	800665e <prvUnlockQueue+0x46>
					break;
 800665c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	22ff      	movs	r2, #255	@ 0xff
 8006662:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006666:	f001 fc39 	bl	8007edc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800666a:	f001 fc07 	bl	8007e7c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006674:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006676:	e011      	b.n	800669c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d012      	beq.n	80066a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	3310      	adds	r3, #16
 8006684:	4618      	mov	r0, r3
 8006686:	f000 fd0b 	bl	80070a0 <xTaskRemoveFromEventList>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d001      	beq.n	8006694 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006690:	f000 fde4 	bl	800725c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006694:	7bbb      	ldrb	r3, [r7, #14]
 8006696:	3b01      	subs	r3, #1
 8006698:	b2db      	uxtb	r3, r3
 800669a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800669c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	dce9      	bgt.n	8006678 <prvUnlockQueue+0x60>
 80066a4:	e000      	b.n	80066a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80066a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	22ff      	movs	r2, #255	@ 0xff
 80066ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80066b0:	f001 fc14 	bl	8007edc <vPortExitCritical>
}
 80066b4:	bf00      	nop
 80066b6:	3710      	adds	r7, #16
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066c4:	f001 fbda 	bl	8007e7c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d102      	bne.n	80066d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80066d0:	2301      	movs	r3, #1
 80066d2:	60fb      	str	r3, [r7, #12]
 80066d4:	e001      	b.n	80066da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80066d6:	2300      	movs	r3, #0
 80066d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066da:	f001 fbff 	bl	8007edc <vPortExitCritical>

	return xReturn;
 80066de:	68fb      	ldr	r3, [r7, #12]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3710      	adds	r7, #16
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066f0:	f001 fbc4 	bl	8007e7c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d102      	bne.n	8006706 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006700:	2301      	movs	r3, #1
 8006702:	60fb      	str	r3, [r7, #12]
 8006704:	e001      	b.n	800670a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006706:	2300      	movs	r3, #0
 8006708:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800670a:	f001 fbe7 	bl	8007edc <vPortExitCritical>

	return xReturn;
 800670e:	68fb      	ldr	r3, [r7, #12]
}
 8006710:	4618      	mov	r0, r3
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006718:	b480      	push	{r7}
 800671a:	b085      	sub	sp, #20
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
 8006720:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006722:	2300      	movs	r3, #0
 8006724:	60fb      	str	r3, [r7, #12]
 8006726:	e014      	b.n	8006752 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006728:	4a0e      	ldr	r2, [pc, #56]	@ (8006764 <vQueueAddToRegistry+0x4c>)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d10b      	bne.n	800674c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006734:	490b      	ldr	r1, [pc, #44]	@ (8006764 <vQueueAddToRegistry+0x4c>)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	683a      	ldr	r2, [r7, #0]
 800673a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800673e:	4a09      	ldr	r2, [pc, #36]	@ (8006764 <vQueueAddToRegistry+0x4c>)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	00db      	lsls	r3, r3, #3
 8006744:	4413      	add	r3, r2
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800674a:	e006      	b.n	800675a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	3301      	adds	r3, #1
 8006750:	60fb      	str	r3, [r7, #12]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2b07      	cmp	r3, #7
 8006756:	d9e7      	bls.n	8006728 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006758:	bf00      	nop
 800675a:	bf00      	nop
 800675c:	3714      	adds	r7, #20
 800675e:	46bd      	mov	sp, r7
 8006760:	bc80      	pop	{r7}
 8006762:	4770      	bx	lr
 8006764:	20000d5c 	.word	0x20000d5c

08006768 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006768:	b580      	push	{r7, lr}
 800676a:	b086      	sub	sp, #24
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006778:	f001 fb80 	bl	8007e7c <vPortEnterCritical>
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006782:	b25b      	sxtb	r3, r3
 8006784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006788:	d103      	bne.n	8006792 <vQueueWaitForMessageRestricted+0x2a>
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006798:	b25b      	sxtb	r3, r3
 800679a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800679e:	d103      	bne.n	80067a8 <vQueueWaitForMessageRestricted+0x40>
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067a8:	f001 fb98 	bl	8007edc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d106      	bne.n	80067c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	3324      	adds	r3, #36	@ 0x24
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	68b9      	ldr	r1, [r7, #8]
 80067bc:	4618      	mov	r0, r3
 80067be:	f000 fc43 	bl	8007048 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80067c2:	6978      	ldr	r0, [r7, #20]
 80067c4:	f7ff ff28 	bl	8006618 <prvUnlockQueue>
	}
 80067c8:	bf00      	nop
 80067ca:	3718      	adds	r7, #24
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b08e      	sub	sp, #56	@ 0x38
 80067d4:	af04      	add	r7, sp, #16
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	607a      	str	r2, [r7, #4]
 80067dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80067de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d10b      	bne.n	80067fc <xTaskCreateStatic+0x2c>
	__asm volatile
 80067e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e8:	f383 8811 	msr	BASEPRI, r3
 80067ec:	f3bf 8f6f 	isb	sy
 80067f0:	f3bf 8f4f 	dsb	sy
 80067f4:	623b      	str	r3, [r7, #32]
}
 80067f6:	bf00      	nop
 80067f8:	bf00      	nop
 80067fa:	e7fd      	b.n	80067f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80067fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d10b      	bne.n	800681a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006806:	f383 8811 	msr	BASEPRI, r3
 800680a:	f3bf 8f6f 	isb	sy
 800680e:	f3bf 8f4f 	dsb	sy
 8006812:	61fb      	str	r3, [r7, #28]
}
 8006814:	bf00      	nop
 8006816:	bf00      	nop
 8006818:	e7fd      	b.n	8006816 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800681a:	235c      	movs	r3, #92	@ 0x5c
 800681c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	2b5c      	cmp	r3, #92	@ 0x5c
 8006822:	d00b      	beq.n	800683c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006828:	f383 8811 	msr	BASEPRI, r3
 800682c:	f3bf 8f6f 	isb	sy
 8006830:	f3bf 8f4f 	dsb	sy
 8006834:	61bb      	str	r3, [r7, #24]
}
 8006836:	bf00      	nop
 8006838:	bf00      	nop
 800683a:	e7fd      	b.n	8006838 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800683c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800683e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006840:	2b00      	cmp	r3, #0
 8006842:	d01e      	beq.n	8006882 <xTaskCreateStatic+0xb2>
 8006844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006846:	2b00      	cmp	r3, #0
 8006848:	d01b      	beq.n	8006882 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800684a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800684c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800684e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006850:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006852:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006856:	2202      	movs	r2, #2
 8006858:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800685c:	2300      	movs	r3, #0
 800685e:	9303      	str	r3, [sp, #12]
 8006860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006862:	9302      	str	r3, [sp, #8]
 8006864:	f107 0314 	add.w	r3, r7, #20
 8006868:	9301      	str	r3, [sp, #4]
 800686a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	68b9      	ldr	r1, [r7, #8]
 8006874:	68f8      	ldr	r0, [r7, #12]
 8006876:	f000 f850 	bl	800691a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800687a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800687c:	f000 f8de 	bl	8006a3c <prvAddNewTaskToReadyList>
 8006880:	e001      	b.n	8006886 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006882:	2300      	movs	r3, #0
 8006884:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006886:	697b      	ldr	r3, [r7, #20]
	}
 8006888:	4618      	mov	r0, r3
 800688a:	3728      	adds	r7, #40	@ 0x28
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}

08006890 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006890:	b580      	push	{r7, lr}
 8006892:	b08c      	sub	sp, #48	@ 0x30
 8006894:	af04      	add	r7, sp, #16
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	603b      	str	r3, [r7, #0]
 800689c:	4613      	mov	r3, r2
 800689e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80068a0:	88fb      	ldrh	r3, [r7, #6]
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	4618      	mov	r0, r3
 80068a6:	f001 fbeb 	bl	8008080 <pvPortMalloc>
 80068aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00e      	beq.n	80068d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80068b2:	205c      	movs	r0, #92	@ 0x5c
 80068b4:	f001 fbe4 	bl	8008080 <pvPortMalloc>
 80068b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80068ba:	69fb      	ldr	r3, [r7, #28]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d003      	beq.n	80068c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80068c0:	69fb      	ldr	r3, [r7, #28]
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80068c6:	e005      	b.n	80068d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80068c8:	6978      	ldr	r0, [r7, #20]
 80068ca:	f001 fca7 	bl	800821c <vPortFree>
 80068ce:	e001      	b.n	80068d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80068d0:	2300      	movs	r3, #0
 80068d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d017      	beq.n	800690a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80068e2:	88fa      	ldrh	r2, [r7, #6]
 80068e4:	2300      	movs	r3, #0
 80068e6:	9303      	str	r3, [sp, #12]
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	9302      	str	r3, [sp, #8]
 80068ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ee:	9301      	str	r3, [sp, #4]
 80068f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f2:	9300      	str	r3, [sp, #0]
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	68b9      	ldr	r1, [r7, #8]
 80068f8:	68f8      	ldr	r0, [r7, #12]
 80068fa:	f000 f80e 	bl	800691a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068fe:	69f8      	ldr	r0, [r7, #28]
 8006900:	f000 f89c 	bl	8006a3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006904:	2301      	movs	r3, #1
 8006906:	61bb      	str	r3, [r7, #24]
 8006908:	e002      	b.n	8006910 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800690a:	f04f 33ff 	mov.w	r3, #4294967295
 800690e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006910:	69bb      	ldr	r3, [r7, #24]
	}
 8006912:	4618      	mov	r0, r3
 8006914:	3720      	adds	r7, #32
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800691a:	b580      	push	{r7, lr}
 800691c:	b088      	sub	sp, #32
 800691e:	af00      	add	r7, sp, #0
 8006920:	60f8      	str	r0, [r7, #12]
 8006922:	60b9      	str	r1, [r7, #8]
 8006924:	607a      	str	r2, [r7, #4]
 8006926:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	461a      	mov	r2, r3
 8006932:	21a5      	movs	r1, #165	@ 0xa5
 8006934:	f001 fd90 	bl	8008458 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800693a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006942:	3b01      	subs	r3, #1
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	4413      	add	r3, r2
 8006948:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800694a:	69bb      	ldr	r3, [r7, #24]
 800694c:	f023 0307 	bic.w	r3, r3, #7
 8006950:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006952:	69bb      	ldr	r3, [r7, #24]
 8006954:	f003 0307 	and.w	r3, r3, #7
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00b      	beq.n	8006974 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800695c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006960:	f383 8811 	msr	BASEPRI, r3
 8006964:	f3bf 8f6f 	isb	sy
 8006968:	f3bf 8f4f 	dsb	sy
 800696c:	617b      	str	r3, [r7, #20]
}
 800696e:	bf00      	nop
 8006970:	bf00      	nop
 8006972:	e7fd      	b.n	8006970 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d01f      	beq.n	80069ba <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800697a:	2300      	movs	r3, #0
 800697c:	61fb      	str	r3, [r7, #28]
 800697e:	e012      	b.n	80069a6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006980:	68ba      	ldr	r2, [r7, #8]
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	4413      	add	r3, r2
 8006986:	7819      	ldrb	r1, [r3, #0]
 8006988:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	4413      	add	r3, r2
 800698e:	3334      	adds	r3, #52	@ 0x34
 8006990:	460a      	mov	r2, r1
 8006992:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006994:	68ba      	ldr	r2, [r7, #8]
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	4413      	add	r3, r2
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d006      	beq.n	80069ae <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	3301      	adds	r3, #1
 80069a4:	61fb      	str	r3, [r7, #28]
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	2b0f      	cmp	r3, #15
 80069aa:	d9e9      	bls.n	8006980 <prvInitialiseNewTask+0x66>
 80069ac:	e000      	b.n	80069b0 <prvInitialiseNewTask+0x96>
			{
				break;
 80069ae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80069b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069b8:	e003      	b.n	80069c2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80069ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80069c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c4:	2b37      	cmp	r3, #55	@ 0x37
 80069c6:	d901      	bls.n	80069cc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80069c8:	2337      	movs	r3, #55	@ 0x37
 80069ca:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80069cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80069d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069d6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80069d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069da:	2200      	movs	r2, #0
 80069dc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80069de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e0:	3304      	adds	r3, #4
 80069e2:	4618      	mov	r0, r3
 80069e4:	f7ff f96b 	bl	8005cbe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80069e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ea:	3318      	adds	r3, #24
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7ff f966 	bl	8005cbe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80069f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80069fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a06:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a16:	683a      	ldr	r2, [r7, #0]
 8006a18:	68f9      	ldr	r1, [r7, #12]
 8006a1a:	69b8      	ldr	r0, [r7, #24]
 8006a1c:	f001 f93a 	bl	8007c94 <pxPortInitialiseStack>
 8006a20:	4602      	mov	r2, r0
 8006a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a24:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d002      	beq.n	8006a32 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a32:	bf00      	nop
 8006a34:	3720      	adds	r7, #32
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
	...

08006a3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b082      	sub	sp, #8
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006a44:	f001 fa1a 	bl	8007e7c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a48:	4b2d      	ldr	r3, [pc, #180]	@ (8006b00 <prvAddNewTaskToReadyList+0xc4>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	4a2c      	ldr	r2, [pc, #176]	@ (8006b00 <prvAddNewTaskToReadyList+0xc4>)
 8006a50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006a52:	4b2c      	ldr	r3, [pc, #176]	@ (8006b04 <prvAddNewTaskToReadyList+0xc8>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d109      	bne.n	8006a6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006a5a:	4a2a      	ldr	r2, [pc, #168]	@ (8006b04 <prvAddNewTaskToReadyList+0xc8>)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006a60:	4b27      	ldr	r3, [pc, #156]	@ (8006b00 <prvAddNewTaskToReadyList+0xc4>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d110      	bne.n	8006a8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006a68:	f000 fc1c 	bl	80072a4 <prvInitialiseTaskLists>
 8006a6c:	e00d      	b.n	8006a8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006a6e:	4b26      	ldr	r3, [pc, #152]	@ (8006b08 <prvAddNewTaskToReadyList+0xcc>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d109      	bne.n	8006a8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006a76:	4b23      	ldr	r3, [pc, #140]	@ (8006b04 <prvAddNewTaskToReadyList+0xc8>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d802      	bhi.n	8006a8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006a84:	4a1f      	ldr	r2, [pc, #124]	@ (8006b04 <prvAddNewTaskToReadyList+0xc8>)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006a8a:	4b20      	ldr	r3, [pc, #128]	@ (8006b0c <prvAddNewTaskToReadyList+0xd0>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	3301      	adds	r3, #1
 8006a90:	4a1e      	ldr	r2, [pc, #120]	@ (8006b0c <prvAddNewTaskToReadyList+0xd0>)
 8006a92:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006a94:	4b1d      	ldr	r3, [pc, #116]	@ (8006b0c <prvAddNewTaskToReadyList+0xd0>)
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8006b10 <prvAddNewTaskToReadyList+0xd4>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d903      	bls.n	8006ab0 <prvAddNewTaskToReadyList+0x74>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aac:	4a18      	ldr	r2, [pc, #96]	@ (8006b10 <prvAddNewTaskToReadyList+0xd4>)
 8006aae:	6013      	str	r3, [r2, #0]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	009b      	lsls	r3, r3, #2
 8006ab8:	4413      	add	r3, r2
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4a15      	ldr	r2, [pc, #84]	@ (8006b14 <prvAddNewTaskToReadyList+0xd8>)
 8006abe:	441a      	add	r2, r3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	3304      	adds	r3, #4
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	4610      	mov	r0, r2
 8006ac8:	f7ff f905 	bl	8005cd6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006acc:	f001 fa06 	bl	8007edc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8006b08 <prvAddNewTaskToReadyList+0xcc>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00e      	beq.n	8006af6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8006b04 <prvAddNewTaskToReadyList+0xc8>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d207      	bcs.n	8006af6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8006b18 <prvAddNewTaskToReadyList+0xdc>)
 8006ae8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006aec:	601a      	str	r2, [r3, #0]
 8006aee:	f3bf 8f4f 	dsb	sy
 8006af2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006af6:	bf00      	nop
 8006af8:	3708      	adds	r7, #8
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	20001270 	.word	0x20001270
 8006b04:	20000d9c 	.word	0x20000d9c
 8006b08:	2000127c 	.word	0x2000127c
 8006b0c:	2000128c 	.word	0x2000128c
 8006b10:	20001278 	.word	0x20001278
 8006b14:	20000da0 	.word	0x20000da0
 8006b18:	e000ed04 	.word	0xe000ed04

08006b1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006b24:	2300      	movs	r3, #0
 8006b26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d018      	beq.n	8006b60 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006b2e:	4b14      	ldr	r3, [pc, #80]	@ (8006b80 <vTaskDelay+0x64>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00b      	beq.n	8006b4e <vTaskDelay+0x32>
	__asm volatile
 8006b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b3a:	f383 8811 	msr	BASEPRI, r3
 8006b3e:	f3bf 8f6f 	isb	sy
 8006b42:	f3bf 8f4f 	dsb	sy
 8006b46:	60bb      	str	r3, [r7, #8]
}
 8006b48:	bf00      	nop
 8006b4a:	bf00      	nop
 8006b4c:	e7fd      	b.n	8006b4a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006b4e:	f000 f883 	bl	8006c58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b52:	2100      	movs	r1, #0
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f000 fcf1 	bl	800753c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b5a:	f000 f88b 	bl	8006c74 <xTaskResumeAll>
 8006b5e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d107      	bne.n	8006b76 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006b66:	4b07      	ldr	r3, [pc, #28]	@ (8006b84 <vTaskDelay+0x68>)
 8006b68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b6c:	601a      	str	r2, [r3, #0]
 8006b6e:	f3bf 8f4f 	dsb	sy
 8006b72:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b76:	bf00      	nop
 8006b78:	3710      	adds	r7, #16
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	20001298 	.word	0x20001298
 8006b84:	e000ed04 	.word	0xe000ed04

08006b88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b08a      	sub	sp, #40	@ 0x28
 8006b8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006b92:	2300      	movs	r3, #0
 8006b94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006b96:	463a      	mov	r2, r7
 8006b98:	1d39      	adds	r1, r7, #4
 8006b9a:	f107 0308 	add.w	r3, r7, #8
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f7ff f83c 	bl	8005c1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ba4:	6839      	ldr	r1, [r7, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	9202      	str	r2, [sp, #8]
 8006bac:	9301      	str	r3, [sp, #4]
 8006bae:	2300      	movs	r3, #0
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	460a      	mov	r2, r1
 8006bb6:	4922      	ldr	r1, [pc, #136]	@ (8006c40 <vTaskStartScheduler+0xb8>)
 8006bb8:	4822      	ldr	r0, [pc, #136]	@ (8006c44 <vTaskStartScheduler+0xbc>)
 8006bba:	f7ff fe09 	bl	80067d0 <xTaskCreateStatic>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	4a21      	ldr	r2, [pc, #132]	@ (8006c48 <vTaskStartScheduler+0xc0>)
 8006bc2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006bc4:	4b20      	ldr	r3, [pc, #128]	@ (8006c48 <vTaskStartScheduler+0xc0>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d002      	beq.n	8006bd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	e001      	b.n	8006bd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d102      	bne.n	8006be2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006bdc:	f000 fd02 	bl	80075e4 <xTimerCreateTimerTask>
 8006be0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d116      	bne.n	8006c16 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bec:	f383 8811 	msr	BASEPRI, r3
 8006bf0:	f3bf 8f6f 	isb	sy
 8006bf4:	f3bf 8f4f 	dsb	sy
 8006bf8:	613b      	str	r3, [r7, #16]
}
 8006bfa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006bfc:	4b13      	ldr	r3, [pc, #76]	@ (8006c4c <vTaskStartScheduler+0xc4>)
 8006bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8006c02:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c04:	4b12      	ldr	r3, [pc, #72]	@ (8006c50 <vTaskStartScheduler+0xc8>)
 8006c06:	2201      	movs	r2, #1
 8006c08:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c0a:	4b12      	ldr	r3, [pc, #72]	@ (8006c54 <vTaskStartScheduler+0xcc>)
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c10:	f001 f8c2 	bl	8007d98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c14:	e00f      	b.n	8006c36 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c1c:	d10b      	bne.n	8006c36 <vTaskStartScheduler+0xae>
	__asm volatile
 8006c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c22:	f383 8811 	msr	BASEPRI, r3
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	60fb      	str	r3, [r7, #12]
}
 8006c30:	bf00      	nop
 8006c32:	bf00      	nop
 8006c34:	e7fd      	b.n	8006c32 <vTaskStartScheduler+0xaa>
}
 8006c36:	bf00      	nop
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	08008e30 	.word	0x08008e30
 8006c44:	08007275 	.word	0x08007275
 8006c48:	20001294 	.word	0x20001294
 8006c4c:	20001290 	.word	0x20001290
 8006c50:	2000127c 	.word	0x2000127c
 8006c54:	20001274 	.word	0x20001274

08006c58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c58:	b480      	push	{r7}
 8006c5a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006c5c:	4b04      	ldr	r3, [pc, #16]	@ (8006c70 <vTaskSuspendAll+0x18>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	3301      	adds	r3, #1
 8006c62:	4a03      	ldr	r2, [pc, #12]	@ (8006c70 <vTaskSuspendAll+0x18>)
 8006c64:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006c66:	bf00      	nop
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bc80      	pop	{r7}
 8006c6c:	4770      	bx	lr
 8006c6e:	bf00      	nop
 8006c70:	20001298 	.word	0x20001298

08006c74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006c82:	4b42      	ldr	r3, [pc, #264]	@ (8006d8c <xTaskResumeAll+0x118>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d10b      	bne.n	8006ca2 <xTaskResumeAll+0x2e>
	__asm volatile
 8006c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8e:	f383 8811 	msr	BASEPRI, r3
 8006c92:	f3bf 8f6f 	isb	sy
 8006c96:	f3bf 8f4f 	dsb	sy
 8006c9a:	603b      	str	r3, [r7, #0]
}
 8006c9c:	bf00      	nop
 8006c9e:	bf00      	nop
 8006ca0:	e7fd      	b.n	8006c9e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ca2:	f001 f8eb 	bl	8007e7c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ca6:	4b39      	ldr	r3, [pc, #228]	@ (8006d8c <xTaskResumeAll+0x118>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	3b01      	subs	r3, #1
 8006cac:	4a37      	ldr	r2, [pc, #220]	@ (8006d8c <xTaskResumeAll+0x118>)
 8006cae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cb0:	4b36      	ldr	r3, [pc, #216]	@ (8006d8c <xTaskResumeAll+0x118>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d162      	bne.n	8006d7e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006cb8:	4b35      	ldr	r3, [pc, #212]	@ (8006d90 <xTaskResumeAll+0x11c>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d05e      	beq.n	8006d7e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cc0:	e02f      	b.n	8006d22 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cc2:	4b34      	ldr	r3, [pc, #208]	@ (8006d94 <xTaskResumeAll+0x120>)
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	3318      	adds	r3, #24
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7ff f85c 	bl	8005d8c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	3304      	adds	r3, #4
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7ff f857 	bl	8005d8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8006d98 <xTaskResumeAll+0x124>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d903      	bls.n	8006cf2 <xTaskResumeAll+0x7e>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cee:	4a2a      	ldr	r2, [pc, #168]	@ (8006d98 <xTaskResumeAll+0x124>)
 8006cf0:	6013      	str	r3, [r2, #0]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4413      	add	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4a27      	ldr	r2, [pc, #156]	@ (8006d9c <xTaskResumeAll+0x128>)
 8006d00:	441a      	add	r2, r3
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	3304      	adds	r3, #4
 8006d06:	4619      	mov	r1, r3
 8006d08:	4610      	mov	r0, r2
 8006d0a:	f7fe ffe4 	bl	8005cd6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d12:	4b23      	ldr	r3, [pc, #140]	@ (8006da0 <xTaskResumeAll+0x12c>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d302      	bcc.n	8006d22 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006d1c:	4b21      	ldr	r3, [pc, #132]	@ (8006da4 <xTaskResumeAll+0x130>)
 8006d1e:	2201      	movs	r2, #1
 8006d20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d22:	4b1c      	ldr	r3, [pc, #112]	@ (8006d94 <xTaskResumeAll+0x120>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d1cb      	bne.n	8006cc2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d001      	beq.n	8006d34 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006d30:	f000 fb56 	bl	80073e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006d34:	4b1c      	ldr	r3, [pc, #112]	@ (8006da8 <xTaskResumeAll+0x134>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d010      	beq.n	8006d62 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006d40:	f000 f844 	bl	8006dcc <xTaskIncrementTick>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d002      	beq.n	8006d50 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006d4a:	4b16      	ldr	r3, [pc, #88]	@ (8006da4 <xTaskResumeAll+0x130>)
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	3b01      	subs	r3, #1
 8006d54:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1f1      	bne.n	8006d40 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006d5c:	4b12      	ldr	r3, [pc, #72]	@ (8006da8 <xTaskResumeAll+0x134>)
 8006d5e:	2200      	movs	r2, #0
 8006d60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006d62:	4b10      	ldr	r3, [pc, #64]	@ (8006da4 <xTaskResumeAll+0x130>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d009      	beq.n	8006d7e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8006dac <xTaskResumeAll+0x138>)
 8006d70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d74:	601a      	str	r2, [r3, #0]
 8006d76:	f3bf 8f4f 	dsb	sy
 8006d7a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d7e:	f001 f8ad 	bl	8007edc <vPortExitCritical>

	return xAlreadyYielded;
 8006d82:	68bb      	ldr	r3, [r7, #8]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3710      	adds	r7, #16
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	20001298 	.word	0x20001298
 8006d90:	20001270 	.word	0x20001270
 8006d94:	20001230 	.word	0x20001230
 8006d98:	20001278 	.word	0x20001278
 8006d9c:	20000da0 	.word	0x20000da0
 8006da0:	20000d9c 	.word	0x20000d9c
 8006da4:	20001284 	.word	0x20001284
 8006da8:	20001280 	.word	0x20001280
 8006dac:	e000ed04 	.word	0xe000ed04

08006db0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006db6:	4b04      	ldr	r3, [pc, #16]	@ (8006dc8 <xTaskGetTickCount+0x18>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006dbc:	687b      	ldr	r3, [r7, #4]
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	370c      	adds	r7, #12
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bc80      	pop	{r7}
 8006dc6:	4770      	bx	lr
 8006dc8:	20001274 	.word	0x20001274

08006dcc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b086      	sub	sp, #24
 8006dd0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006dd6:	4b4f      	ldr	r3, [pc, #316]	@ (8006f14 <xTaskIncrementTick+0x148>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f040 8090 	bne.w	8006f00 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006de0:	4b4d      	ldr	r3, [pc, #308]	@ (8006f18 <xTaskIncrementTick+0x14c>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	3301      	adds	r3, #1
 8006de6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006de8:	4a4b      	ldr	r2, [pc, #300]	@ (8006f18 <xTaskIncrementTick+0x14c>)
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d121      	bne.n	8006e38 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006df4:	4b49      	ldr	r3, [pc, #292]	@ (8006f1c <xTaskIncrementTick+0x150>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00b      	beq.n	8006e16 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e02:	f383 8811 	msr	BASEPRI, r3
 8006e06:	f3bf 8f6f 	isb	sy
 8006e0a:	f3bf 8f4f 	dsb	sy
 8006e0e:	603b      	str	r3, [r7, #0]
}
 8006e10:	bf00      	nop
 8006e12:	bf00      	nop
 8006e14:	e7fd      	b.n	8006e12 <xTaskIncrementTick+0x46>
 8006e16:	4b41      	ldr	r3, [pc, #260]	@ (8006f1c <xTaskIncrementTick+0x150>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	60fb      	str	r3, [r7, #12]
 8006e1c:	4b40      	ldr	r3, [pc, #256]	@ (8006f20 <xTaskIncrementTick+0x154>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a3e      	ldr	r2, [pc, #248]	@ (8006f1c <xTaskIncrementTick+0x150>)
 8006e22:	6013      	str	r3, [r2, #0]
 8006e24:	4a3e      	ldr	r2, [pc, #248]	@ (8006f20 <xTaskIncrementTick+0x154>)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6013      	str	r3, [r2, #0]
 8006e2a:	4b3e      	ldr	r3, [pc, #248]	@ (8006f24 <xTaskIncrementTick+0x158>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	3301      	adds	r3, #1
 8006e30:	4a3c      	ldr	r2, [pc, #240]	@ (8006f24 <xTaskIncrementTick+0x158>)
 8006e32:	6013      	str	r3, [r2, #0]
 8006e34:	f000 fad4 	bl	80073e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006e38:	4b3b      	ldr	r3, [pc, #236]	@ (8006f28 <xTaskIncrementTick+0x15c>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	693a      	ldr	r2, [r7, #16]
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d349      	bcc.n	8006ed6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e42:	4b36      	ldr	r3, [pc, #216]	@ (8006f1c <xTaskIncrementTick+0x150>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d104      	bne.n	8006e56 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e4c:	4b36      	ldr	r3, [pc, #216]	@ (8006f28 <xTaskIncrementTick+0x15c>)
 8006e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e52:	601a      	str	r2, [r3, #0]
					break;
 8006e54:	e03f      	b.n	8006ed6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e56:	4b31      	ldr	r3, [pc, #196]	@ (8006f1c <xTaskIncrementTick+0x150>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006e66:	693a      	ldr	r2, [r7, #16]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d203      	bcs.n	8006e76 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006e6e:	4a2e      	ldr	r2, [pc, #184]	@ (8006f28 <xTaskIncrementTick+0x15c>)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006e74:	e02f      	b.n	8006ed6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	3304      	adds	r3, #4
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f7fe ff86 	bl	8005d8c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d004      	beq.n	8006e92 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	3318      	adds	r3, #24
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7fe ff7d 	bl	8005d8c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e96:	4b25      	ldr	r3, [pc, #148]	@ (8006f2c <xTaskIncrementTick+0x160>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d903      	bls.n	8006ea6 <xTaskIncrementTick+0xda>
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ea2:	4a22      	ldr	r2, [pc, #136]	@ (8006f2c <xTaskIncrementTick+0x160>)
 8006ea4:	6013      	str	r3, [r2, #0]
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eaa:	4613      	mov	r3, r2
 8006eac:	009b      	lsls	r3, r3, #2
 8006eae:	4413      	add	r3, r2
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	4a1f      	ldr	r2, [pc, #124]	@ (8006f30 <xTaskIncrementTick+0x164>)
 8006eb4:	441a      	add	r2, r3
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	3304      	adds	r3, #4
 8006eba:	4619      	mov	r1, r3
 8006ebc:	4610      	mov	r0, r2
 8006ebe:	f7fe ff0a 	bl	8005cd6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8006f34 <xTaskIncrementTick+0x168>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d3b8      	bcc.n	8006e42 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ed4:	e7b5      	b.n	8006e42 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006ed6:	4b17      	ldr	r3, [pc, #92]	@ (8006f34 <xTaskIncrementTick+0x168>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006edc:	4914      	ldr	r1, [pc, #80]	@ (8006f30 <xTaskIncrementTick+0x164>)
 8006ede:	4613      	mov	r3, r2
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	4413      	add	r3, r2
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	440b      	add	r3, r1
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d901      	bls.n	8006ef2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006ef2:	4b11      	ldr	r3, [pc, #68]	@ (8006f38 <xTaskIncrementTick+0x16c>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d007      	beq.n	8006f0a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006efa:	2301      	movs	r3, #1
 8006efc:	617b      	str	r3, [r7, #20]
 8006efe:	e004      	b.n	8006f0a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006f00:	4b0e      	ldr	r3, [pc, #56]	@ (8006f3c <xTaskIncrementTick+0x170>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	3301      	adds	r3, #1
 8006f06:	4a0d      	ldr	r2, [pc, #52]	@ (8006f3c <xTaskIncrementTick+0x170>)
 8006f08:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006f0a:	697b      	ldr	r3, [r7, #20]
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3718      	adds	r7, #24
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	20001298 	.word	0x20001298
 8006f18:	20001274 	.word	0x20001274
 8006f1c:	20001228 	.word	0x20001228
 8006f20:	2000122c 	.word	0x2000122c
 8006f24:	20001288 	.word	0x20001288
 8006f28:	20001290 	.word	0x20001290
 8006f2c:	20001278 	.word	0x20001278
 8006f30:	20000da0 	.word	0x20000da0
 8006f34:	20000d9c 	.word	0x20000d9c
 8006f38:	20001284 	.word	0x20001284
 8006f3c:	20001280 	.word	0x20001280

08006f40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f46:	4b28      	ldr	r3, [pc, #160]	@ (8006fe8 <vTaskSwitchContext+0xa8>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d003      	beq.n	8006f56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006f4e:	4b27      	ldr	r3, [pc, #156]	@ (8006fec <vTaskSwitchContext+0xac>)
 8006f50:	2201      	movs	r2, #1
 8006f52:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006f54:	e042      	b.n	8006fdc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006f56:	4b25      	ldr	r3, [pc, #148]	@ (8006fec <vTaskSwitchContext+0xac>)
 8006f58:	2200      	movs	r2, #0
 8006f5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f5c:	4b24      	ldr	r3, [pc, #144]	@ (8006ff0 <vTaskSwitchContext+0xb0>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	60fb      	str	r3, [r7, #12]
 8006f62:	e011      	b.n	8006f88 <vTaskSwitchContext+0x48>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10b      	bne.n	8006f82 <vTaskSwitchContext+0x42>
	__asm volatile
 8006f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f6e:	f383 8811 	msr	BASEPRI, r3
 8006f72:	f3bf 8f6f 	isb	sy
 8006f76:	f3bf 8f4f 	dsb	sy
 8006f7a:	607b      	str	r3, [r7, #4]
}
 8006f7c:	bf00      	nop
 8006f7e:	bf00      	nop
 8006f80:	e7fd      	b.n	8006f7e <vTaskSwitchContext+0x3e>
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	3b01      	subs	r3, #1
 8006f86:	60fb      	str	r3, [r7, #12]
 8006f88:	491a      	ldr	r1, [pc, #104]	@ (8006ff4 <vTaskSwitchContext+0xb4>)
 8006f8a:	68fa      	ldr	r2, [r7, #12]
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	440b      	add	r3, r1
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d0e3      	beq.n	8006f64 <vTaskSwitchContext+0x24>
 8006f9c:	68fa      	ldr	r2, [r7, #12]
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	4413      	add	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4a13      	ldr	r2, [pc, #76]	@ (8006ff4 <vTaskSwitchContext+0xb4>)
 8006fa8:	4413      	add	r3, r2
 8006faa:	60bb      	str	r3, [r7, #8]
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	685a      	ldr	r2, [r3, #4]
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	605a      	str	r2, [r3, #4]
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	685a      	ldr	r2, [r3, #4]
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	3308      	adds	r3, #8
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	d104      	bne.n	8006fcc <vTaskSwitchContext+0x8c>
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	685a      	ldr	r2, [r3, #4]
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	605a      	str	r2, [r3, #4]
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	4a09      	ldr	r2, [pc, #36]	@ (8006ff8 <vTaskSwitchContext+0xb8>)
 8006fd4:	6013      	str	r3, [r2, #0]
 8006fd6:	4a06      	ldr	r2, [pc, #24]	@ (8006ff0 <vTaskSwitchContext+0xb0>)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6013      	str	r3, [r2, #0]
}
 8006fdc:	bf00      	nop
 8006fde:	3714      	adds	r7, #20
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bc80      	pop	{r7}
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	20001298 	.word	0x20001298
 8006fec:	20001284 	.word	0x20001284
 8006ff0:	20001278 	.word	0x20001278
 8006ff4:	20000da0 	.word	0x20000da0
 8006ff8:	20000d9c 	.word	0x20000d9c

08006ffc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10b      	bne.n	8007024 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800700c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007010:	f383 8811 	msr	BASEPRI, r3
 8007014:	f3bf 8f6f 	isb	sy
 8007018:	f3bf 8f4f 	dsb	sy
 800701c:	60fb      	str	r3, [r7, #12]
}
 800701e:	bf00      	nop
 8007020:	bf00      	nop
 8007022:	e7fd      	b.n	8007020 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007024:	4b07      	ldr	r3, [pc, #28]	@ (8007044 <vTaskPlaceOnEventList+0x48>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	3318      	adds	r3, #24
 800702a:	4619      	mov	r1, r3
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f7fe fe75 	bl	8005d1c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007032:	2101      	movs	r1, #1
 8007034:	6838      	ldr	r0, [r7, #0]
 8007036:	f000 fa81 	bl	800753c <prvAddCurrentTaskToDelayedList>
}
 800703a:	bf00      	nop
 800703c:	3710      	adds	r7, #16
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
 8007042:	bf00      	nop
 8007044:	20000d9c 	.word	0x20000d9c

08007048 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007048:	b580      	push	{r7, lr}
 800704a:	b086      	sub	sp, #24
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d10b      	bne.n	8007072 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800705a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800705e:	f383 8811 	msr	BASEPRI, r3
 8007062:	f3bf 8f6f 	isb	sy
 8007066:	f3bf 8f4f 	dsb	sy
 800706a:	617b      	str	r3, [r7, #20]
}
 800706c:	bf00      	nop
 800706e:	bf00      	nop
 8007070:	e7fd      	b.n	800706e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007072:	4b0a      	ldr	r3, [pc, #40]	@ (800709c <vTaskPlaceOnEventListRestricted+0x54>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	3318      	adds	r3, #24
 8007078:	4619      	mov	r1, r3
 800707a:	68f8      	ldr	r0, [r7, #12]
 800707c:	f7fe fe2b 	bl	8005cd6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d002      	beq.n	800708c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007086:	f04f 33ff 	mov.w	r3, #4294967295
 800708a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800708c:	6879      	ldr	r1, [r7, #4]
 800708e:	68b8      	ldr	r0, [r7, #8]
 8007090:	f000 fa54 	bl	800753c <prvAddCurrentTaskToDelayedList>
	}
 8007094:	bf00      	nop
 8007096:	3718      	adds	r7, #24
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}
 800709c:	20000d9c 	.word	0x20000d9c

080070a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b086      	sub	sp, #24
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d10b      	bne.n	80070ce <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80070b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ba:	f383 8811 	msr	BASEPRI, r3
 80070be:	f3bf 8f6f 	isb	sy
 80070c2:	f3bf 8f4f 	dsb	sy
 80070c6:	60fb      	str	r3, [r7, #12]
}
 80070c8:	bf00      	nop
 80070ca:	bf00      	nop
 80070cc:	e7fd      	b.n	80070ca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	3318      	adds	r3, #24
 80070d2:	4618      	mov	r0, r3
 80070d4:	f7fe fe5a 	bl	8005d8c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007150 <xTaskRemoveFromEventList+0xb0>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d11d      	bne.n	800711c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	3304      	adds	r3, #4
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7fe fe51 	bl	8005d8c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070ee:	4b19      	ldr	r3, [pc, #100]	@ (8007154 <xTaskRemoveFromEventList+0xb4>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d903      	bls.n	80070fe <xTaskRemoveFromEventList+0x5e>
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070fa:	4a16      	ldr	r2, [pc, #88]	@ (8007154 <xTaskRemoveFromEventList+0xb4>)
 80070fc:	6013      	str	r3, [r2, #0]
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007102:	4613      	mov	r3, r2
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	4413      	add	r3, r2
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	4a13      	ldr	r2, [pc, #76]	@ (8007158 <xTaskRemoveFromEventList+0xb8>)
 800710c:	441a      	add	r2, r3
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	3304      	adds	r3, #4
 8007112:	4619      	mov	r1, r3
 8007114:	4610      	mov	r0, r2
 8007116:	f7fe fdde 	bl	8005cd6 <vListInsertEnd>
 800711a:	e005      	b.n	8007128 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	3318      	adds	r3, #24
 8007120:	4619      	mov	r1, r3
 8007122:	480e      	ldr	r0, [pc, #56]	@ (800715c <xTaskRemoveFromEventList+0xbc>)
 8007124:	f7fe fdd7 	bl	8005cd6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800712c:	4b0c      	ldr	r3, [pc, #48]	@ (8007160 <xTaskRemoveFromEventList+0xc0>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007132:	429a      	cmp	r2, r3
 8007134:	d905      	bls.n	8007142 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007136:	2301      	movs	r3, #1
 8007138:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800713a:	4b0a      	ldr	r3, [pc, #40]	@ (8007164 <xTaskRemoveFromEventList+0xc4>)
 800713c:	2201      	movs	r2, #1
 800713e:	601a      	str	r2, [r3, #0]
 8007140:	e001      	b.n	8007146 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007142:	2300      	movs	r3, #0
 8007144:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007146:	697b      	ldr	r3, [r7, #20]
}
 8007148:	4618      	mov	r0, r3
 800714a:	3718      	adds	r7, #24
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	20001298 	.word	0x20001298
 8007154:	20001278 	.word	0x20001278
 8007158:	20000da0 	.word	0x20000da0
 800715c:	20001230 	.word	0x20001230
 8007160:	20000d9c 	.word	0x20000d9c
 8007164:	20001284 	.word	0x20001284

08007168 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007170:	4b06      	ldr	r3, [pc, #24]	@ (800718c <vTaskInternalSetTimeOutState+0x24>)
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007178:	4b05      	ldr	r3, [pc, #20]	@ (8007190 <vTaskInternalSetTimeOutState+0x28>)
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	605a      	str	r2, [r3, #4]
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	bc80      	pop	{r7}
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop
 800718c:	20001288 	.word	0x20001288
 8007190:	20001274 	.word	0x20001274

08007194 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b088      	sub	sp, #32
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d10b      	bne.n	80071bc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80071a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a8:	f383 8811 	msr	BASEPRI, r3
 80071ac:	f3bf 8f6f 	isb	sy
 80071b0:	f3bf 8f4f 	dsb	sy
 80071b4:	613b      	str	r3, [r7, #16]
}
 80071b6:	bf00      	nop
 80071b8:	bf00      	nop
 80071ba:	e7fd      	b.n	80071b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10b      	bne.n	80071da <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80071c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c6:	f383 8811 	msr	BASEPRI, r3
 80071ca:	f3bf 8f6f 	isb	sy
 80071ce:	f3bf 8f4f 	dsb	sy
 80071d2:	60fb      	str	r3, [r7, #12]
}
 80071d4:	bf00      	nop
 80071d6:	bf00      	nop
 80071d8:	e7fd      	b.n	80071d6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80071da:	f000 fe4f 	bl	8007e7c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80071de:	4b1d      	ldr	r3, [pc, #116]	@ (8007254 <xTaskCheckForTimeOut+0xc0>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	69ba      	ldr	r2, [r7, #24]
 80071ea:	1ad3      	subs	r3, r2, r3
 80071ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f6:	d102      	bne.n	80071fe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80071f8:	2300      	movs	r3, #0
 80071fa:	61fb      	str	r3, [r7, #28]
 80071fc:	e023      	b.n	8007246 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	4b15      	ldr	r3, [pc, #84]	@ (8007258 <xTaskCheckForTimeOut+0xc4>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	429a      	cmp	r2, r3
 8007208:	d007      	beq.n	800721a <xTaskCheckForTimeOut+0x86>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	69ba      	ldr	r2, [r7, #24]
 8007210:	429a      	cmp	r2, r3
 8007212:	d302      	bcc.n	800721a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007214:	2301      	movs	r3, #1
 8007216:	61fb      	str	r3, [r7, #28]
 8007218:	e015      	b.n	8007246 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	697a      	ldr	r2, [r7, #20]
 8007220:	429a      	cmp	r2, r3
 8007222:	d20b      	bcs.n	800723c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	1ad2      	subs	r2, r2, r3
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f7ff ff99 	bl	8007168 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007236:	2300      	movs	r3, #0
 8007238:	61fb      	str	r3, [r7, #28]
 800723a:	e004      	b.n	8007246 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	2200      	movs	r2, #0
 8007240:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007242:	2301      	movs	r3, #1
 8007244:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007246:	f000 fe49 	bl	8007edc <vPortExitCritical>

	return xReturn;
 800724a:	69fb      	ldr	r3, [r7, #28]
}
 800724c:	4618      	mov	r0, r3
 800724e:	3720      	adds	r7, #32
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	20001274 	.word	0x20001274
 8007258:	20001288 	.word	0x20001288

0800725c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800725c:	b480      	push	{r7}
 800725e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007260:	4b03      	ldr	r3, [pc, #12]	@ (8007270 <vTaskMissedYield+0x14>)
 8007262:	2201      	movs	r2, #1
 8007264:	601a      	str	r2, [r3, #0]
}
 8007266:	bf00      	nop
 8007268:	46bd      	mov	sp, r7
 800726a:	bc80      	pop	{r7}
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	20001284 	.word	0x20001284

08007274 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800727c:	f000 f852 	bl	8007324 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007280:	4b06      	ldr	r3, [pc, #24]	@ (800729c <prvIdleTask+0x28>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2b01      	cmp	r3, #1
 8007286:	d9f9      	bls.n	800727c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007288:	4b05      	ldr	r3, [pc, #20]	@ (80072a0 <prvIdleTask+0x2c>)
 800728a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800728e:	601a      	str	r2, [r3, #0]
 8007290:	f3bf 8f4f 	dsb	sy
 8007294:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007298:	e7f0      	b.n	800727c <prvIdleTask+0x8>
 800729a:	bf00      	nop
 800729c:	20000da0 	.word	0x20000da0
 80072a0:	e000ed04 	.word	0xe000ed04

080072a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b082      	sub	sp, #8
 80072a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80072aa:	2300      	movs	r3, #0
 80072ac:	607b      	str	r3, [r7, #4]
 80072ae:	e00c      	b.n	80072ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	4613      	mov	r3, r2
 80072b4:	009b      	lsls	r3, r3, #2
 80072b6:	4413      	add	r3, r2
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	4a12      	ldr	r2, [pc, #72]	@ (8007304 <prvInitialiseTaskLists+0x60>)
 80072bc:	4413      	add	r3, r2
 80072be:	4618      	mov	r0, r3
 80072c0:	f7fe fcde 	bl	8005c80 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	3301      	adds	r3, #1
 80072c8:	607b      	str	r3, [r7, #4]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2b37      	cmp	r3, #55	@ 0x37
 80072ce:	d9ef      	bls.n	80072b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80072d0:	480d      	ldr	r0, [pc, #52]	@ (8007308 <prvInitialiseTaskLists+0x64>)
 80072d2:	f7fe fcd5 	bl	8005c80 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80072d6:	480d      	ldr	r0, [pc, #52]	@ (800730c <prvInitialiseTaskLists+0x68>)
 80072d8:	f7fe fcd2 	bl	8005c80 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80072dc:	480c      	ldr	r0, [pc, #48]	@ (8007310 <prvInitialiseTaskLists+0x6c>)
 80072de:	f7fe fccf 	bl	8005c80 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80072e2:	480c      	ldr	r0, [pc, #48]	@ (8007314 <prvInitialiseTaskLists+0x70>)
 80072e4:	f7fe fccc 	bl	8005c80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80072e8:	480b      	ldr	r0, [pc, #44]	@ (8007318 <prvInitialiseTaskLists+0x74>)
 80072ea:	f7fe fcc9 	bl	8005c80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80072ee:	4b0b      	ldr	r3, [pc, #44]	@ (800731c <prvInitialiseTaskLists+0x78>)
 80072f0:	4a05      	ldr	r2, [pc, #20]	@ (8007308 <prvInitialiseTaskLists+0x64>)
 80072f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80072f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007320 <prvInitialiseTaskLists+0x7c>)
 80072f6:	4a05      	ldr	r2, [pc, #20]	@ (800730c <prvInitialiseTaskLists+0x68>)
 80072f8:	601a      	str	r2, [r3, #0]
}
 80072fa:	bf00      	nop
 80072fc:	3708      	adds	r7, #8
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop
 8007304:	20000da0 	.word	0x20000da0
 8007308:	20001200 	.word	0x20001200
 800730c:	20001214 	.word	0x20001214
 8007310:	20001230 	.word	0x20001230
 8007314:	20001244 	.word	0x20001244
 8007318:	2000125c 	.word	0x2000125c
 800731c:	20001228 	.word	0x20001228
 8007320:	2000122c 	.word	0x2000122c

08007324 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800732a:	e019      	b.n	8007360 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800732c:	f000 fda6 	bl	8007e7c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007330:	4b10      	ldr	r3, [pc, #64]	@ (8007374 <prvCheckTasksWaitingTermination+0x50>)
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	68db      	ldr	r3, [r3, #12]
 8007336:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	3304      	adds	r3, #4
 800733c:	4618      	mov	r0, r3
 800733e:	f7fe fd25 	bl	8005d8c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007342:	4b0d      	ldr	r3, [pc, #52]	@ (8007378 <prvCheckTasksWaitingTermination+0x54>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	3b01      	subs	r3, #1
 8007348:	4a0b      	ldr	r2, [pc, #44]	@ (8007378 <prvCheckTasksWaitingTermination+0x54>)
 800734a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800734c:	4b0b      	ldr	r3, [pc, #44]	@ (800737c <prvCheckTasksWaitingTermination+0x58>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	3b01      	subs	r3, #1
 8007352:	4a0a      	ldr	r2, [pc, #40]	@ (800737c <prvCheckTasksWaitingTermination+0x58>)
 8007354:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007356:	f000 fdc1 	bl	8007edc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f810 	bl	8007380 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007360:	4b06      	ldr	r3, [pc, #24]	@ (800737c <prvCheckTasksWaitingTermination+0x58>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d1e1      	bne.n	800732c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007368:	bf00      	nop
 800736a:	bf00      	nop
 800736c:	3708      	adds	r7, #8
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	20001244 	.word	0x20001244
 8007378:	20001270 	.word	0x20001270
 800737c:	20001258 	.word	0x20001258

08007380 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800738e:	2b00      	cmp	r3, #0
 8007390:	d108      	bne.n	80073a4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007396:	4618      	mov	r0, r3
 8007398:	f000 ff40 	bl	800821c <vPortFree>
				vPortFree( pxTCB );
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f000 ff3d 	bl	800821c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80073a2:	e019      	b.n	80073d8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d103      	bne.n	80073b6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 ff34 	bl	800821c <vPortFree>
	}
 80073b4:	e010      	b.n	80073d8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80073bc:	2b02      	cmp	r3, #2
 80073be:	d00b      	beq.n	80073d8 <prvDeleteTCB+0x58>
	__asm volatile
 80073c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c4:	f383 8811 	msr	BASEPRI, r3
 80073c8:	f3bf 8f6f 	isb	sy
 80073cc:	f3bf 8f4f 	dsb	sy
 80073d0:	60fb      	str	r3, [r7, #12]
}
 80073d2:	bf00      	nop
 80073d4:	bf00      	nop
 80073d6:	e7fd      	b.n	80073d4 <prvDeleteTCB+0x54>
	}
 80073d8:	bf00      	nop
 80073da:	3710      	adds	r7, #16
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073e6:	4b0c      	ldr	r3, [pc, #48]	@ (8007418 <prvResetNextTaskUnblockTime+0x38>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d104      	bne.n	80073fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80073f0:	4b0a      	ldr	r3, [pc, #40]	@ (800741c <prvResetNextTaskUnblockTime+0x3c>)
 80073f2:	f04f 32ff 	mov.w	r2, #4294967295
 80073f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80073f8:	e008      	b.n	800740c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073fa:	4b07      	ldr	r3, [pc, #28]	@ (8007418 <prvResetNextTaskUnblockTime+0x38>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	68db      	ldr	r3, [r3, #12]
 8007402:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	4a04      	ldr	r2, [pc, #16]	@ (800741c <prvResetNextTaskUnblockTime+0x3c>)
 800740a:	6013      	str	r3, [r2, #0]
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	bc80      	pop	{r7}
 8007414:	4770      	bx	lr
 8007416:	bf00      	nop
 8007418:	20001228 	.word	0x20001228
 800741c:	20001290 	.word	0x20001290

08007420 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007426:	4b0b      	ldr	r3, [pc, #44]	@ (8007454 <xTaskGetSchedulerState+0x34>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d102      	bne.n	8007434 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800742e:	2301      	movs	r3, #1
 8007430:	607b      	str	r3, [r7, #4]
 8007432:	e008      	b.n	8007446 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007434:	4b08      	ldr	r3, [pc, #32]	@ (8007458 <xTaskGetSchedulerState+0x38>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d102      	bne.n	8007442 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800743c:	2302      	movs	r3, #2
 800743e:	607b      	str	r3, [r7, #4]
 8007440:	e001      	b.n	8007446 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007442:	2300      	movs	r3, #0
 8007444:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007446:	687b      	ldr	r3, [r7, #4]
	}
 8007448:	4618      	mov	r0, r3
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	bc80      	pop	{r7}
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop
 8007454:	2000127c 	.word	0x2000127c
 8007458:	20001298 	.word	0x20001298

0800745c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800745c:	b580      	push	{r7, lr}
 800745e:	b086      	sub	sp, #24
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007468:	2300      	movs	r3, #0
 800746a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d058      	beq.n	8007524 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007472:	4b2f      	ldr	r3, [pc, #188]	@ (8007530 <xTaskPriorityDisinherit+0xd4>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	693a      	ldr	r2, [r7, #16]
 8007478:	429a      	cmp	r2, r3
 800747a:	d00b      	beq.n	8007494 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800747c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007480:	f383 8811 	msr	BASEPRI, r3
 8007484:	f3bf 8f6f 	isb	sy
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	60fb      	str	r3, [r7, #12]
}
 800748e:	bf00      	nop
 8007490:	bf00      	nop
 8007492:	e7fd      	b.n	8007490 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10b      	bne.n	80074b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800749c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a0:	f383 8811 	msr	BASEPRI, r3
 80074a4:	f3bf 8f6f 	isb	sy
 80074a8:	f3bf 8f4f 	dsb	sy
 80074ac:	60bb      	str	r3, [r7, #8]
}
 80074ae:	bf00      	nop
 80074b0:	bf00      	nop
 80074b2:	e7fd      	b.n	80074b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074b8:	1e5a      	subs	r2, r3, #1
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d02c      	beq.n	8007524 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d128      	bne.n	8007524 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	3304      	adds	r3, #4
 80074d6:	4618      	mov	r0, r3
 80074d8:	f7fe fc58 	bl	8005d8c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074f4:	4b0f      	ldr	r3, [pc, #60]	@ (8007534 <xTaskPriorityDisinherit+0xd8>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d903      	bls.n	8007504 <xTaskPriorityDisinherit+0xa8>
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007500:	4a0c      	ldr	r2, [pc, #48]	@ (8007534 <xTaskPriorityDisinherit+0xd8>)
 8007502:	6013      	str	r3, [r2, #0]
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007508:	4613      	mov	r3, r2
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	4413      	add	r3, r2
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	4a09      	ldr	r2, [pc, #36]	@ (8007538 <xTaskPriorityDisinherit+0xdc>)
 8007512:	441a      	add	r2, r3
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	3304      	adds	r3, #4
 8007518:	4619      	mov	r1, r3
 800751a:	4610      	mov	r0, r2
 800751c:	f7fe fbdb 	bl	8005cd6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007520:	2301      	movs	r3, #1
 8007522:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007524:	697b      	ldr	r3, [r7, #20]
	}
 8007526:	4618      	mov	r0, r3
 8007528:	3718      	adds	r7, #24
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	20000d9c 	.word	0x20000d9c
 8007534:	20001278 	.word	0x20001278
 8007538:	20000da0 	.word	0x20000da0

0800753c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b084      	sub	sp, #16
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007546:	4b21      	ldr	r3, [pc, #132]	@ (80075cc <prvAddCurrentTaskToDelayedList+0x90>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800754c:	4b20      	ldr	r3, [pc, #128]	@ (80075d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	3304      	adds	r3, #4
 8007552:	4618      	mov	r0, r3
 8007554:	f7fe fc1a 	bl	8005d8c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800755e:	d10a      	bne.n	8007576 <prvAddCurrentTaskToDelayedList+0x3a>
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d007      	beq.n	8007576 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007566:	4b1a      	ldr	r3, [pc, #104]	@ (80075d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	3304      	adds	r3, #4
 800756c:	4619      	mov	r1, r3
 800756e:	4819      	ldr	r0, [pc, #100]	@ (80075d4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007570:	f7fe fbb1 	bl	8005cd6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007574:	e026      	b.n	80075c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	4413      	add	r3, r2
 800757c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800757e:	4b14      	ldr	r3, [pc, #80]	@ (80075d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	68ba      	ldr	r2, [r7, #8]
 8007584:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007586:	68ba      	ldr	r2, [r7, #8]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	429a      	cmp	r2, r3
 800758c:	d209      	bcs.n	80075a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800758e:	4b12      	ldr	r3, [pc, #72]	@ (80075d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	4b0f      	ldr	r3, [pc, #60]	@ (80075d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	3304      	adds	r3, #4
 8007598:	4619      	mov	r1, r3
 800759a:	4610      	mov	r0, r2
 800759c:	f7fe fbbe 	bl	8005d1c <vListInsert>
}
 80075a0:	e010      	b.n	80075c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075a2:	4b0e      	ldr	r3, [pc, #56]	@ (80075dc <prvAddCurrentTaskToDelayedList+0xa0>)
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	4b0a      	ldr	r3, [pc, #40]	@ (80075d0 <prvAddCurrentTaskToDelayedList+0x94>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	3304      	adds	r3, #4
 80075ac:	4619      	mov	r1, r3
 80075ae:	4610      	mov	r0, r2
 80075b0:	f7fe fbb4 	bl	8005d1c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80075b4:	4b0a      	ldr	r3, [pc, #40]	@ (80075e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d202      	bcs.n	80075c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80075be:	4a08      	ldr	r2, [pc, #32]	@ (80075e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	6013      	str	r3, [r2, #0]
}
 80075c4:	bf00      	nop
 80075c6:	3710      	adds	r7, #16
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	20001274 	.word	0x20001274
 80075d0:	20000d9c 	.word	0x20000d9c
 80075d4:	2000125c 	.word	0x2000125c
 80075d8:	2000122c 	.word	0x2000122c
 80075dc:	20001228 	.word	0x20001228
 80075e0:	20001290 	.word	0x20001290

080075e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b08a      	sub	sp, #40	@ 0x28
 80075e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80075ea:	2300      	movs	r3, #0
 80075ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80075ee:	f000 fb11 	bl	8007c14 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80075f2:	4b1d      	ldr	r3, [pc, #116]	@ (8007668 <xTimerCreateTimerTask+0x84>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d021      	beq.n	800763e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80075fa:	2300      	movs	r3, #0
 80075fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80075fe:	2300      	movs	r3, #0
 8007600:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007602:	1d3a      	adds	r2, r7, #4
 8007604:	f107 0108 	add.w	r1, r7, #8
 8007608:	f107 030c 	add.w	r3, r7, #12
 800760c:	4618      	mov	r0, r3
 800760e:	f7fe fb1d 	bl	8005c4c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007612:	6879      	ldr	r1, [r7, #4]
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	9202      	str	r2, [sp, #8]
 800761a:	9301      	str	r3, [sp, #4]
 800761c:	2302      	movs	r3, #2
 800761e:	9300      	str	r3, [sp, #0]
 8007620:	2300      	movs	r3, #0
 8007622:	460a      	mov	r2, r1
 8007624:	4911      	ldr	r1, [pc, #68]	@ (800766c <xTimerCreateTimerTask+0x88>)
 8007626:	4812      	ldr	r0, [pc, #72]	@ (8007670 <xTimerCreateTimerTask+0x8c>)
 8007628:	f7ff f8d2 	bl	80067d0 <xTaskCreateStatic>
 800762c:	4603      	mov	r3, r0
 800762e:	4a11      	ldr	r2, [pc, #68]	@ (8007674 <xTimerCreateTimerTask+0x90>)
 8007630:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007632:	4b10      	ldr	r3, [pc, #64]	@ (8007674 <xTimerCreateTimerTask+0x90>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d001      	beq.n	800763e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800763a:	2301      	movs	r3, #1
 800763c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d10b      	bne.n	800765c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	613b      	str	r3, [r7, #16]
}
 8007656:	bf00      	nop
 8007658:	bf00      	nop
 800765a:	e7fd      	b.n	8007658 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800765c:	697b      	ldr	r3, [r7, #20]
}
 800765e:	4618      	mov	r0, r3
 8007660:	3718      	adds	r7, #24
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}
 8007666:	bf00      	nop
 8007668:	200012cc 	.word	0x200012cc
 800766c:	08008e38 	.word	0x08008e38
 8007670:	080077b1 	.word	0x080077b1
 8007674:	200012d0 	.word	0x200012d0

08007678 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b08a      	sub	sp, #40	@ 0x28
 800767c:	af00      	add	r7, sp, #0
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	60b9      	str	r1, [r7, #8]
 8007682:	607a      	str	r2, [r7, #4]
 8007684:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007686:	2300      	movs	r3, #0
 8007688:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d10b      	bne.n	80076a8 <xTimerGenericCommand+0x30>
	__asm volatile
 8007690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007694:	f383 8811 	msr	BASEPRI, r3
 8007698:	f3bf 8f6f 	isb	sy
 800769c:	f3bf 8f4f 	dsb	sy
 80076a0:	623b      	str	r3, [r7, #32]
}
 80076a2:	bf00      	nop
 80076a4:	bf00      	nop
 80076a6:	e7fd      	b.n	80076a4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80076a8:	4b19      	ldr	r3, [pc, #100]	@ (8007710 <xTimerGenericCommand+0x98>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d02a      	beq.n	8007706 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	2b05      	cmp	r3, #5
 80076c0:	dc18      	bgt.n	80076f4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80076c2:	f7ff fead 	bl	8007420 <xTaskGetSchedulerState>
 80076c6:	4603      	mov	r3, r0
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	d109      	bne.n	80076e0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80076cc:	4b10      	ldr	r3, [pc, #64]	@ (8007710 <xTimerGenericCommand+0x98>)
 80076ce:	6818      	ldr	r0, [r3, #0]
 80076d0:	f107 0110 	add.w	r1, r7, #16
 80076d4:	2300      	movs	r3, #0
 80076d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076d8:	f7fe fc8c 	bl	8005ff4 <xQueueGenericSend>
 80076dc:	6278      	str	r0, [r7, #36]	@ 0x24
 80076de:	e012      	b.n	8007706 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80076e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007710 <xTimerGenericCommand+0x98>)
 80076e2:	6818      	ldr	r0, [r3, #0]
 80076e4:	f107 0110 	add.w	r1, r7, #16
 80076e8:	2300      	movs	r3, #0
 80076ea:	2200      	movs	r2, #0
 80076ec:	f7fe fc82 	bl	8005ff4 <xQueueGenericSend>
 80076f0:	6278      	str	r0, [r7, #36]	@ 0x24
 80076f2:	e008      	b.n	8007706 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80076f4:	4b06      	ldr	r3, [pc, #24]	@ (8007710 <xTimerGenericCommand+0x98>)
 80076f6:	6818      	ldr	r0, [r3, #0]
 80076f8:	f107 0110 	add.w	r1, r7, #16
 80076fc:	2300      	movs	r3, #0
 80076fe:	683a      	ldr	r2, [r7, #0]
 8007700:	f7fe fd7a 	bl	80061f8 <xQueueGenericSendFromISR>
 8007704:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007708:	4618      	mov	r0, r3
 800770a:	3728      	adds	r7, #40	@ 0x28
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}
 8007710:	200012cc 	.word	0x200012cc

08007714 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b088      	sub	sp, #32
 8007718:	af02      	add	r7, sp, #8
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800771e:	4b23      	ldr	r3, [pc, #140]	@ (80077ac <prvProcessExpiredTimer+0x98>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	3304      	adds	r3, #4
 800772c:	4618      	mov	r0, r3
 800772e:	f7fe fb2d 	bl	8005d8c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007738:	f003 0304 	and.w	r3, r3, #4
 800773c:	2b00      	cmp	r3, #0
 800773e:	d023      	beq.n	8007788 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	699a      	ldr	r2, [r3, #24]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	18d1      	adds	r1, r2, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	683a      	ldr	r2, [r7, #0]
 800774c:	6978      	ldr	r0, [r7, #20]
 800774e:	f000 f8d3 	bl	80078f8 <prvInsertTimerInActiveList>
 8007752:	4603      	mov	r3, r0
 8007754:	2b00      	cmp	r3, #0
 8007756:	d020      	beq.n	800779a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007758:	2300      	movs	r3, #0
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	2300      	movs	r3, #0
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	2100      	movs	r1, #0
 8007762:	6978      	ldr	r0, [r7, #20]
 8007764:	f7ff ff88 	bl	8007678 <xTimerGenericCommand>
 8007768:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d114      	bne.n	800779a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007774:	f383 8811 	msr	BASEPRI, r3
 8007778:	f3bf 8f6f 	isb	sy
 800777c:	f3bf 8f4f 	dsb	sy
 8007780:	60fb      	str	r3, [r7, #12]
}
 8007782:	bf00      	nop
 8007784:	bf00      	nop
 8007786:	e7fd      	b.n	8007784 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800778e:	f023 0301 	bic.w	r3, r3, #1
 8007792:	b2da      	uxtb	r2, r3
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	6a1b      	ldr	r3, [r3, #32]
 800779e:	6978      	ldr	r0, [r7, #20]
 80077a0:	4798      	blx	r3
}
 80077a2:	bf00      	nop
 80077a4:	3718      	adds	r7, #24
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	200012c4 	.word	0x200012c4

080077b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80077b8:	f107 0308 	add.w	r3, r7, #8
 80077bc:	4618      	mov	r0, r3
 80077be:	f000 f859 	bl	8007874 <prvGetNextExpireTime>
 80077c2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	4619      	mov	r1, r3
 80077c8:	68f8      	ldr	r0, [r7, #12]
 80077ca:	f000 f805 	bl	80077d8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80077ce:	f000 f8d5 	bl	800797c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80077d2:	bf00      	nop
 80077d4:	e7f0      	b.n	80077b8 <prvTimerTask+0x8>
	...

080077d8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80077e2:	f7ff fa39 	bl	8006c58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80077e6:	f107 0308 	add.w	r3, r7, #8
 80077ea:	4618      	mov	r0, r3
 80077ec:	f000 f864 	bl	80078b8 <prvSampleTimeNow>
 80077f0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d130      	bne.n	800785a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d10a      	bne.n	8007814 <prvProcessTimerOrBlockTask+0x3c>
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	429a      	cmp	r2, r3
 8007804:	d806      	bhi.n	8007814 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007806:	f7ff fa35 	bl	8006c74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800780a:	68f9      	ldr	r1, [r7, #12]
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f7ff ff81 	bl	8007714 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007812:	e024      	b.n	800785e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d008      	beq.n	800782c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800781a:	4b13      	ldr	r3, [pc, #76]	@ (8007868 <prvProcessTimerOrBlockTask+0x90>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d101      	bne.n	8007828 <prvProcessTimerOrBlockTask+0x50>
 8007824:	2301      	movs	r3, #1
 8007826:	e000      	b.n	800782a <prvProcessTimerOrBlockTask+0x52>
 8007828:	2300      	movs	r3, #0
 800782a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800782c:	4b0f      	ldr	r3, [pc, #60]	@ (800786c <prvProcessTimerOrBlockTask+0x94>)
 800782e:	6818      	ldr	r0, [r3, #0]
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	683a      	ldr	r2, [r7, #0]
 8007838:	4619      	mov	r1, r3
 800783a:	f7fe ff95 	bl	8006768 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800783e:	f7ff fa19 	bl	8006c74 <xTaskResumeAll>
 8007842:	4603      	mov	r3, r0
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10a      	bne.n	800785e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007848:	4b09      	ldr	r3, [pc, #36]	@ (8007870 <prvProcessTimerOrBlockTask+0x98>)
 800784a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800784e:	601a      	str	r2, [r3, #0]
 8007850:	f3bf 8f4f 	dsb	sy
 8007854:	f3bf 8f6f 	isb	sy
}
 8007858:	e001      	b.n	800785e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800785a:	f7ff fa0b 	bl	8006c74 <xTaskResumeAll>
}
 800785e:	bf00      	nop
 8007860:	3710      	adds	r7, #16
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	200012c8 	.word	0x200012c8
 800786c:	200012cc 	.word	0x200012cc
 8007870:	e000ed04 	.word	0xe000ed04

08007874 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800787c:	4b0d      	ldr	r3, [pc, #52]	@ (80078b4 <prvGetNextExpireTime+0x40>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d101      	bne.n	800788a <prvGetNextExpireTime+0x16>
 8007886:	2201      	movs	r2, #1
 8007888:	e000      	b.n	800788c <prvGetNextExpireTime+0x18>
 800788a:	2200      	movs	r2, #0
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d105      	bne.n	80078a4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007898:	4b06      	ldr	r3, [pc, #24]	@ (80078b4 <prvGetNextExpireTime+0x40>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	60fb      	str	r3, [r7, #12]
 80078a2:	e001      	b.n	80078a8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80078a4:	2300      	movs	r3, #0
 80078a6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80078a8:	68fb      	ldr	r3, [r7, #12]
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3714      	adds	r7, #20
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bc80      	pop	{r7}
 80078b2:	4770      	bx	lr
 80078b4:	200012c4 	.word	0x200012c4

080078b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80078c0:	f7ff fa76 	bl	8006db0 <xTaskGetTickCount>
 80078c4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80078c6:	4b0b      	ldr	r3, [pc, #44]	@ (80078f4 <prvSampleTimeNow+0x3c>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	68fa      	ldr	r2, [r7, #12]
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d205      	bcs.n	80078dc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80078d0:	f000 f93a 	bl	8007b48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2201      	movs	r2, #1
 80078d8:	601a      	str	r2, [r3, #0]
 80078da:	e002      	b.n	80078e2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80078e2:	4a04      	ldr	r2, [pc, #16]	@ (80078f4 <prvSampleTimeNow+0x3c>)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80078e8:	68fb      	ldr	r3, [r7, #12]
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3710      	adds	r7, #16
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	200012d4 	.word	0x200012d4

080078f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b086      	sub	sp, #24
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
 8007904:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007906:	2300      	movs	r3, #0
 8007908:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	68ba      	ldr	r2, [r7, #8]
 800790e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	68fa      	ldr	r2, [r7, #12]
 8007914:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007916:	68ba      	ldr	r2, [r7, #8]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	429a      	cmp	r2, r3
 800791c:	d812      	bhi.n	8007944 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800791e:	687a      	ldr	r2, [r7, #4]
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	1ad2      	subs	r2, r2, r3
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	699b      	ldr	r3, [r3, #24]
 8007928:	429a      	cmp	r2, r3
 800792a:	d302      	bcc.n	8007932 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800792c:	2301      	movs	r3, #1
 800792e:	617b      	str	r3, [r7, #20]
 8007930:	e01b      	b.n	800796a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007932:	4b10      	ldr	r3, [pc, #64]	@ (8007974 <prvInsertTimerInActiveList+0x7c>)
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	3304      	adds	r3, #4
 800793a:	4619      	mov	r1, r3
 800793c:	4610      	mov	r0, r2
 800793e:	f7fe f9ed 	bl	8005d1c <vListInsert>
 8007942:	e012      	b.n	800796a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	429a      	cmp	r2, r3
 800794a:	d206      	bcs.n	800795a <prvInsertTimerInActiveList+0x62>
 800794c:	68ba      	ldr	r2, [r7, #8]
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	429a      	cmp	r2, r3
 8007952:	d302      	bcc.n	800795a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007954:	2301      	movs	r3, #1
 8007956:	617b      	str	r3, [r7, #20]
 8007958:	e007      	b.n	800796a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800795a:	4b07      	ldr	r3, [pc, #28]	@ (8007978 <prvInsertTimerInActiveList+0x80>)
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	3304      	adds	r3, #4
 8007962:	4619      	mov	r1, r3
 8007964:	4610      	mov	r0, r2
 8007966:	f7fe f9d9 	bl	8005d1c <vListInsert>
		}
	}

	return xProcessTimerNow;
 800796a:	697b      	ldr	r3, [r7, #20]
}
 800796c:	4618      	mov	r0, r3
 800796e:	3718      	adds	r7, #24
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}
 8007974:	200012c8 	.word	0x200012c8
 8007978:	200012c4 	.word	0x200012c4

0800797c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b08e      	sub	sp, #56	@ 0x38
 8007980:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007982:	e0ce      	b.n	8007b22 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2b00      	cmp	r3, #0
 8007988:	da19      	bge.n	80079be <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800798a:	1d3b      	adds	r3, r7, #4
 800798c:	3304      	adds	r3, #4
 800798e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10b      	bne.n	80079ae <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800799a:	f383 8811 	msr	BASEPRI, r3
 800799e:	f3bf 8f6f 	isb	sy
 80079a2:	f3bf 8f4f 	dsb	sy
 80079a6:	61fb      	str	r3, [r7, #28]
}
 80079a8:	bf00      	nop
 80079aa:	bf00      	nop
 80079ac:	e7fd      	b.n	80079aa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80079ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079b4:	6850      	ldr	r0, [r2, #4]
 80079b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079b8:	6892      	ldr	r2, [r2, #8]
 80079ba:	4611      	mov	r1, r2
 80079bc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f2c0 80ae 	blt.w	8007b22 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80079ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079cc:	695b      	ldr	r3, [r3, #20]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d004      	beq.n	80079dc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80079d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079d4:	3304      	adds	r3, #4
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7fe f9d8 	bl	8005d8c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80079dc:	463b      	mov	r3, r7
 80079de:	4618      	mov	r0, r3
 80079e0:	f7ff ff6a 	bl	80078b8 <prvSampleTimeNow>
 80079e4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2b09      	cmp	r3, #9
 80079ea:	f200 8097 	bhi.w	8007b1c <prvProcessReceivedCommands+0x1a0>
 80079ee:	a201      	add	r2, pc, #4	@ (adr r2, 80079f4 <prvProcessReceivedCommands+0x78>)
 80079f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079f4:	08007a1d 	.word	0x08007a1d
 80079f8:	08007a1d 	.word	0x08007a1d
 80079fc:	08007a1d 	.word	0x08007a1d
 8007a00:	08007a93 	.word	0x08007a93
 8007a04:	08007aa7 	.word	0x08007aa7
 8007a08:	08007af3 	.word	0x08007af3
 8007a0c:	08007a1d 	.word	0x08007a1d
 8007a10:	08007a1d 	.word	0x08007a1d
 8007a14:	08007a93 	.word	0x08007a93
 8007a18:	08007aa7 	.word	0x08007aa7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a22:	f043 0301 	orr.w	r3, r3, #1
 8007a26:	b2da      	uxtb	r2, r3
 8007a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007a2e:	68ba      	ldr	r2, [r7, #8]
 8007a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a32:	699b      	ldr	r3, [r3, #24]
 8007a34:	18d1      	adds	r1, r2, r3
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a3c:	f7ff ff5c 	bl	80078f8 <prvInsertTimerInActiveList>
 8007a40:	4603      	mov	r3, r0
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d06c      	beq.n	8007b20 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a4c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a54:	f003 0304 	and.w	r3, r3, #4
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d061      	beq.n	8007b20 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007a5c:	68ba      	ldr	r2, [r7, #8]
 8007a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a60:	699b      	ldr	r3, [r3, #24]
 8007a62:	441a      	add	r2, r3
 8007a64:	2300      	movs	r3, #0
 8007a66:	9300      	str	r3, [sp, #0]
 8007a68:	2300      	movs	r3, #0
 8007a6a:	2100      	movs	r1, #0
 8007a6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a6e:	f7ff fe03 	bl	8007678 <xTimerGenericCommand>
 8007a72:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007a74:	6a3b      	ldr	r3, [r7, #32]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d152      	bne.n	8007b20 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7e:	f383 8811 	msr	BASEPRI, r3
 8007a82:	f3bf 8f6f 	isb	sy
 8007a86:	f3bf 8f4f 	dsb	sy
 8007a8a:	61bb      	str	r3, [r7, #24]
}
 8007a8c:	bf00      	nop
 8007a8e:	bf00      	nop
 8007a90:	e7fd      	b.n	8007a8e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a98:	f023 0301 	bic.w	r3, r3, #1
 8007a9c:	b2da      	uxtb	r2, r3
 8007a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007aa4:	e03d      	b.n	8007b22 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007aac:	f043 0301 	orr.w	r3, r3, #1
 8007ab0:	b2da      	uxtb	r2, r3
 8007ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007ab8:	68ba      	ldr	r2, [r7, #8]
 8007aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007abc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac0:	699b      	ldr	r3, [r3, #24]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d10b      	bne.n	8007ade <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aca:	f383 8811 	msr	BASEPRI, r3
 8007ace:	f3bf 8f6f 	isb	sy
 8007ad2:	f3bf 8f4f 	dsb	sy
 8007ad6:	617b      	str	r3, [r7, #20]
}
 8007ad8:	bf00      	nop
 8007ada:	bf00      	nop
 8007adc:	e7fd      	b.n	8007ada <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ae0:	699a      	ldr	r2, [r3, #24]
 8007ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae4:	18d1      	adds	r1, r2, r3
 8007ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007aea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007aec:	f7ff ff04 	bl	80078f8 <prvInsertTimerInActiveList>
					break;
 8007af0:	e017      	b.n	8007b22 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007af8:	f003 0302 	and.w	r3, r3, #2
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d103      	bne.n	8007b08 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007b00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b02:	f000 fb8b 	bl	800821c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007b06:	e00c      	b.n	8007b22 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b0e:	f023 0301 	bic.w	r3, r3, #1
 8007b12:	b2da      	uxtb	r2, r3
 8007b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007b1a:	e002      	b.n	8007b22 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007b1c:	bf00      	nop
 8007b1e:	e000      	b.n	8007b22 <prvProcessReceivedCommands+0x1a6>
					break;
 8007b20:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b22:	4b08      	ldr	r3, [pc, #32]	@ (8007b44 <prvProcessReceivedCommands+0x1c8>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	1d39      	adds	r1, r7, #4
 8007b28:	2200      	movs	r2, #0
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f7fe fc02 	bl	8006334 <xQueueReceive>
 8007b30:	4603      	mov	r3, r0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f47f af26 	bne.w	8007984 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007b38:	bf00      	nop
 8007b3a:	bf00      	nop
 8007b3c:	3730      	adds	r7, #48	@ 0x30
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	200012cc 	.word	0x200012cc

08007b48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b088      	sub	sp, #32
 8007b4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b4e:	e049      	b.n	8007be4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007b50:	4b2e      	ldr	r3, [pc, #184]	@ (8007c0c <prvSwitchTimerLists+0xc4>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b5a:	4b2c      	ldr	r3, [pc, #176]	@ (8007c0c <prvSwitchTimerLists+0xc4>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	68db      	ldr	r3, [r3, #12]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	3304      	adds	r3, #4
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fe f90f 	bl	8005d8c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6a1b      	ldr	r3, [r3, #32]
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b7c:	f003 0304 	and.w	r3, r3, #4
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d02f      	beq.n	8007be4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	699b      	ldr	r3, [r3, #24]
 8007b88:	693a      	ldr	r2, [r7, #16]
 8007b8a:	4413      	add	r3, r2
 8007b8c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007b8e:	68ba      	ldr	r2, [r7, #8]
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d90e      	bls.n	8007bb4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	68ba      	ldr	r2, [r7, #8]
 8007b9a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	68fa      	ldr	r2, [r7, #12]
 8007ba0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8007c0c <prvSwitchTimerLists+0xc4>)
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	3304      	adds	r3, #4
 8007baa:	4619      	mov	r1, r3
 8007bac:	4610      	mov	r0, r2
 8007bae:	f7fe f8b5 	bl	8005d1c <vListInsert>
 8007bb2:	e017      	b.n	8007be4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	9300      	str	r3, [sp, #0]
 8007bb8:	2300      	movs	r3, #0
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	2100      	movs	r1, #0
 8007bbe:	68f8      	ldr	r0, [r7, #12]
 8007bc0:	f7ff fd5a 	bl	8007678 <xTimerGenericCommand>
 8007bc4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d10b      	bne.n	8007be4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd0:	f383 8811 	msr	BASEPRI, r3
 8007bd4:	f3bf 8f6f 	isb	sy
 8007bd8:	f3bf 8f4f 	dsb	sy
 8007bdc:	603b      	str	r3, [r7, #0]
}
 8007bde:	bf00      	nop
 8007be0:	bf00      	nop
 8007be2:	e7fd      	b.n	8007be0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007be4:	4b09      	ldr	r3, [pc, #36]	@ (8007c0c <prvSwitchTimerLists+0xc4>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1b0      	bne.n	8007b50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007bee:	4b07      	ldr	r3, [pc, #28]	@ (8007c0c <prvSwitchTimerLists+0xc4>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007bf4:	4b06      	ldr	r3, [pc, #24]	@ (8007c10 <prvSwitchTimerLists+0xc8>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a04      	ldr	r2, [pc, #16]	@ (8007c0c <prvSwitchTimerLists+0xc4>)
 8007bfa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007bfc:	4a04      	ldr	r2, [pc, #16]	@ (8007c10 <prvSwitchTimerLists+0xc8>)
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	6013      	str	r3, [r2, #0]
}
 8007c02:	bf00      	nop
 8007c04:	3718      	adds	r7, #24
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
 8007c0a:	bf00      	nop
 8007c0c:	200012c4 	.word	0x200012c4
 8007c10:	200012c8 	.word	0x200012c8

08007c14 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b082      	sub	sp, #8
 8007c18:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007c1a:	f000 f92f 	bl	8007e7c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007c1e:	4b15      	ldr	r3, [pc, #84]	@ (8007c74 <prvCheckForValidListAndQueue+0x60>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d120      	bne.n	8007c68 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007c26:	4814      	ldr	r0, [pc, #80]	@ (8007c78 <prvCheckForValidListAndQueue+0x64>)
 8007c28:	f7fe f82a 	bl	8005c80 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007c2c:	4813      	ldr	r0, [pc, #76]	@ (8007c7c <prvCheckForValidListAndQueue+0x68>)
 8007c2e:	f7fe f827 	bl	8005c80 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007c32:	4b13      	ldr	r3, [pc, #76]	@ (8007c80 <prvCheckForValidListAndQueue+0x6c>)
 8007c34:	4a10      	ldr	r2, [pc, #64]	@ (8007c78 <prvCheckForValidListAndQueue+0x64>)
 8007c36:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007c38:	4b12      	ldr	r3, [pc, #72]	@ (8007c84 <prvCheckForValidListAndQueue+0x70>)
 8007c3a:	4a10      	ldr	r2, [pc, #64]	@ (8007c7c <prvCheckForValidListAndQueue+0x68>)
 8007c3c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007c3e:	2300      	movs	r3, #0
 8007c40:	9300      	str	r3, [sp, #0]
 8007c42:	4b11      	ldr	r3, [pc, #68]	@ (8007c88 <prvCheckForValidListAndQueue+0x74>)
 8007c44:	4a11      	ldr	r2, [pc, #68]	@ (8007c8c <prvCheckForValidListAndQueue+0x78>)
 8007c46:	2110      	movs	r1, #16
 8007c48:	200a      	movs	r0, #10
 8007c4a:	f7fe f933 	bl	8005eb4 <xQueueGenericCreateStatic>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	4a08      	ldr	r2, [pc, #32]	@ (8007c74 <prvCheckForValidListAndQueue+0x60>)
 8007c52:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007c54:	4b07      	ldr	r3, [pc, #28]	@ (8007c74 <prvCheckForValidListAndQueue+0x60>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d005      	beq.n	8007c68 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007c5c:	4b05      	ldr	r3, [pc, #20]	@ (8007c74 <prvCheckForValidListAndQueue+0x60>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	490b      	ldr	r1, [pc, #44]	@ (8007c90 <prvCheckForValidListAndQueue+0x7c>)
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7fe fd58 	bl	8006718 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c68:	f000 f938 	bl	8007edc <vPortExitCritical>
}
 8007c6c:	bf00      	nop
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	bf00      	nop
 8007c74:	200012cc 	.word	0x200012cc
 8007c78:	2000129c 	.word	0x2000129c
 8007c7c:	200012b0 	.word	0x200012b0
 8007c80:	200012c4 	.word	0x200012c4
 8007c84:	200012c8 	.word	0x200012c8
 8007c88:	20001378 	.word	0x20001378
 8007c8c:	200012d8 	.word	0x200012d8
 8007c90:	08008e40 	.word	0x08008e40

08007c94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007c94:	b480      	push	{r7}
 8007c96:	b085      	sub	sp, #20
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	3b04      	subs	r3, #4
 8007ca4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007cac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	3b04      	subs	r3, #4
 8007cb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	f023 0201 	bic.w	r2, r3, #1
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	3b04      	subs	r3, #4
 8007cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007cc4:	4a08      	ldr	r2, [pc, #32]	@ (8007ce8 <pxPortInitialiseStack+0x54>)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	3b14      	subs	r3, #20
 8007cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	3b20      	subs	r3, #32
 8007cda:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3714      	adds	r7, #20
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bc80      	pop	{r7}
 8007ce6:	4770      	bx	lr
 8007ce8:	08007ced 	.word	0x08007ced

08007cec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007cec:	b480      	push	{r7}
 8007cee:	b085      	sub	sp, #20
 8007cf0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007cf6:	4b12      	ldr	r3, [pc, #72]	@ (8007d40 <prvTaskExitError+0x54>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cfe:	d00b      	beq.n	8007d18 <prvTaskExitError+0x2c>
	__asm volatile
 8007d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d04:	f383 8811 	msr	BASEPRI, r3
 8007d08:	f3bf 8f6f 	isb	sy
 8007d0c:	f3bf 8f4f 	dsb	sy
 8007d10:	60fb      	str	r3, [r7, #12]
}
 8007d12:	bf00      	nop
 8007d14:	bf00      	nop
 8007d16:	e7fd      	b.n	8007d14 <prvTaskExitError+0x28>
	__asm volatile
 8007d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1c:	f383 8811 	msr	BASEPRI, r3
 8007d20:	f3bf 8f6f 	isb	sy
 8007d24:	f3bf 8f4f 	dsb	sy
 8007d28:	60bb      	str	r3, [r7, #8]
}
 8007d2a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d2c:	bf00      	nop
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d0fc      	beq.n	8007d2e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d34:	bf00      	nop
 8007d36:	bf00      	nop
 8007d38:	3714      	adds	r7, #20
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bc80      	pop	{r7}
 8007d3e:	4770      	bx	lr
 8007d40:	20000010 	.word	0x20000010
	...

08007d50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007d50:	4b07      	ldr	r3, [pc, #28]	@ (8007d70 <pxCurrentTCBConst2>)
 8007d52:	6819      	ldr	r1, [r3, #0]
 8007d54:	6808      	ldr	r0, [r1, #0]
 8007d56:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d5a:	f380 8809 	msr	PSP, r0
 8007d5e:	f3bf 8f6f 	isb	sy
 8007d62:	f04f 0000 	mov.w	r0, #0
 8007d66:	f380 8811 	msr	BASEPRI, r0
 8007d6a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007d6e:	4770      	bx	lr

08007d70 <pxCurrentTCBConst2>:
 8007d70:	20000d9c 	.word	0x20000d9c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007d74:	bf00      	nop
 8007d76:	bf00      	nop

08007d78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007d78:	4806      	ldr	r0, [pc, #24]	@ (8007d94 <prvPortStartFirstTask+0x1c>)
 8007d7a:	6800      	ldr	r0, [r0, #0]
 8007d7c:	6800      	ldr	r0, [r0, #0]
 8007d7e:	f380 8808 	msr	MSP, r0
 8007d82:	b662      	cpsie	i
 8007d84:	b661      	cpsie	f
 8007d86:	f3bf 8f4f 	dsb	sy
 8007d8a:	f3bf 8f6f 	isb	sy
 8007d8e:	df00      	svc	0
 8007d90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007d92:	bf00      	nop
 8007d94:	e000ed08 	.word	0xe000ed08

08007d98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b084      	sub	sp, #16
 8007d9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007d9e:	4b32      	ldr	r3, [pc, #200]	@ (8007e68 <xPortStartScheduler+0xd0>)
 8007da0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	781b      	ldrb	r3, [r3, #0]
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	22ff      	movs	r2, #255	@ 0xff
 8007dae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	b2db      	uxtb	r3, r3
 8007db6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007db8:	78fb      	ldrb	r3, [r7, #3]
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007dc0:	b2da      	uxtb	r2, r3
 8007dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8007e6c <xPortStartScheduler+0xd4>)
 8007dc4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8007e70 <xPortStartScheduler+0xd8>)
 8007dc8:	2207      	movs	r2, #7
 8007dca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007dcc:	e009      	b.n	8007de2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007dce:	4b28      	ldr	r3, [pc, #160]	@ (8007e70 <xPortStartScheduler+0xd8>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	3b01      	subs	r3, #1
 8007dd4:	4a26      	ldr	r2, [pc, #152]	@ (8007e70 <xPortStartScheduler+0xd8>)
 8007dd6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007dd8:	78fb      	ldrb	r3, [r7, #3]
 8007dda:	b2db      	uxtb	r3, r3
 8007ddc:	005b      	lsls	r3, r3, #1
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007de2:	78fb      	ldrb	r3, [r7, #3]
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dea:	2b80      	cmp	r3, #128	@ 0x80
 8007dec:	d0ef      	beq.n	8007dce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007dee:	4b20      	ldr	r3, [pc, #128]	@ (8007e70 <xPortStartScheduler+0xd8>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f1c3 0307 	rsb	r3, r3, #7
 8007df6:	2b04      	cmp	r3, #4
 8007df8:	d00b      	beq.n	8007e12 <xPortStartScheduler+0x7a>
	__asm volatile
 8007dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dfe:	f383 8811 	msr	BASEPRI, r3
 8007e02:	f3bf 8f6f 	isb	sy
 8007e06:	f3bf 8f4f 	dsb	sy
 8007e0a:	60bb      	str	r3, [r7, #8]
}
 8007e0c:	bf00      	nop
 8007e0e:	bf00      	nop
 8007e10:	e7fd      	b.n	8007e0e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e12:	4b17      	ldr	r3, [pc, #92]	@ (8007e70 <xPortStartScheduler+0xd8>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	021b      	lsls	r3, r3, #8
 8007e18:	4a15      	ldr	r2, [pc, #84]	@ (8007e70 <xPortStartScheduler+0xd8>)
 8007e1a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007e1c:	4b14      	ldr	r3, [pc, #80]	@ (8007e70 <xPortStartScheduler+0xd8>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007e24:	4a12      	ldr	r2, [pc, #72]	@ (8007e70 <xPortStartScheduler+0xd8>)
 8007e26:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	b2da      	uxtb	r2, r3
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007e30:	4b10      	ldr	r3, [pc, #64]	@ (8007e74 <xPortStartScheduler+0xdc>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a0f      	ldr	r2, [pc, #60]	@ (8007e74 <xPortStartScheduler+0xdc>)
 8007e36:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007e3a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8007e74 <xPortStartScheduler+0xdc>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a0c      	ldr	r2, [pc, #48]	@ (8007e74 <xPortStartScheduler+0xdc>)
 8007e42:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007e46:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007e48:	f000 f8b8 	bl	8007fbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007e78 <xPortStartScheduler+0xe0>)
 8007e4e:	2200      	movs	r2, #0
 8007e50:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007e52:	f7ff ff91 	bl	8007d78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007e56:	f7ff f873 	bl	8006f40 <vTaskSwitchContext>
	prvTaskExitError();
 8007e5a:	f7ff ff47 	bl	8007cec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007e5e:	2300      	movs	r3, #0
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3710      	adds	r7, #16
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	e000e400 	.word	0xe000e400
 8007e6c:	200013c8 	.word	0x200013c8
 8007e70:	200013cc 	.word	0x200013cc
 8007e74:	e000ed20 	.word	0xe000ed20
 8007e78:	20000010 	.word	0x20000010

08007e7c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
	__asm volatile
 8007e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e86:	f383 8811 	msr	BASEPRI, r3
 8007e8a:	f3bf 8f6f 	isb	sy
 8007e8e:	f3bf 8f4f 	dsb	sy
 8007e92:	607b      	str	r3, [r7, #4]
}
 8007e94:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007e96:	4b0f      	ldr	r3, [pc, #60]	@ (8007ed4 <vPortEnterCritical+0x58>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8007ed4 <vPortEnterCritical+0x58>)
 8007e9e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8007ed4 <vPortEnterCritical+0x58>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d110      	bne.n	8007eca <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8007ed8 <vPortEnterCritical+0x5c>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d00b      	beq.n	8007eca <vPortEnterCritical+0x4e>
	__asm volatile
 8007eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb6:	f383 8811 	msr	BASEPRI, r3
 8007eba:	f3bf 8f6f 	isb	sy
 8007ebe:	f3bf 8f4f 	dsb	sy
 8007ec2:	603b      	str	r3, [r7, #0]
}
 8007ec4:	bf00      	nop
 8007ec6:	bf00      	nop
 8007ec8:	e7fd      	b.n	8007ec6 <vPortEnterCritical+0x4a>
	}
}
 8007eca:	bf00      	nop
 8007ecc:	370c      	adds	r7, #12
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bc80      	pop	{r7}
 8007ed2:	4770      	bx	lr
 8007ed4:	20000010 	.word	0x20000010
 8007ed8:	e000ed04 	.word	0xe000ed04

08007edc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007edc:	b480      	push	{r7}
 8007ede:	b083      	sub	sp, #12
 8007ee0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007ee2:	4b12      	ldr	r3, [pc, #72]	@ (8007f2c <vPortExitCritical+0x50>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d10b      	bne.n	8007f02 <vPortExitCritical+0x26>
	__asm volatile
 8007eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eee:	f383 8811 	msr	BASEPRI, r3
 8007ef2:	f3bf 8f6f 	isb	sy
 8007ef6:	f3bf 8f4f 	dsb	sy
 8007efa:	607b      	str	r3, [r7, #4]
}
 8007efc:	bf00      	nop
 8007efe:	bf00      	nop
 8007f00:	e7fd      	b.n	8007efe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007f02:	4b0a      	ldr	r3, [pc, #40]	@ (8007f2c <vPortExitCritical+0x50>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	3b01      	subs	r3, #1
 8007f08:	4a08      	ldr	r2, [pc, #32]	@ (8007f2c <vPortExitCritical+0x50>)
 8007f0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007f0c:	4b07      	ldr	r3, [pc, #28]	@ (8007f2c <vPortExitCritical+0x50>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d105      	bne.n	8007f20 <vPortExitCritical+0x44>
 8007f14:	2300      	movs	r3, #0
 8007f16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	f383 8811 	msr	BASEPRI, r3
}
 8007f1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007f20:	bf00      	nop
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bc80      	pop	{r7}
 8007f28:	4770      	bx	lr
 8007f2a:	bf00      	nop
 8007f2c:	20000010 	.word	0x20000010

08007f30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007f30:	f3ef 8009 	mrs	r0, PSP
 8007f34:	f3bf 8f6f 	isb	sy
 8007f38:	4b0d      	ldr	r3, [pc, #52]	@ (8007f70 <pxCurrentTCBConst>)
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007f40:	6010      	str	r0, [r2, #0]
 8007f42:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007f46:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007f4a:	f380 8811 	msr	BASEPRI, r0
 8007f4e:	f7fe fff7 	bl	8006f40 <vTaskSwitchContext>
 8007f52:	f04f 0000 	mov.w	r0, #0
 8007f56:	f380 8811 	msr	BASEPRI, r0
 8007f5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007f5e:	6819      	ldr	r1, [r3, #0]
 8007f60:	6808      	ldr	r0, [r1, #0]
 8007f62:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007f66:	f380 8809 	msr	PSP, r0
 8007f6a:	f3bf 8f6f 	isb	sy
 8007f6e:	4770      	bx	lr

08007f70 <pxCurrentTCBConst>:
 8007f70:	20000d9c 	.word	0x20000d9c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007f74:	bf00      	nop
 8007f76:	bf00      	nop

08007f78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b082      	sub	sp, #8
 8007f7c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	607b      	str	r3, [r7, #4]
}
 8007f90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007f92:	f7fe ff1b 	bl	8006dcc <xTaskIncrementTick>
 8007f96:	4603      	mov	r3, r0
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d003      	beq.n	8007fa4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007f9c:	4b06      	ldr	r3, [pc, #24]	@ (8007fb8 <xPortSysTickHandler+0x40>)
 8007f9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fa2:	601a      	str	r2, [r3, #0]
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	f383 8811 	msr	BASEPRI, r3
}
 8007fae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007fb0:	bf00      	nop
 8007fb2:	3708      	adds	r7, #8
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}
 8007fb8:	e000ed04 	.word	0xe000ed04

08007fbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8007fec <vPortSetupTimerInterrupt+0x30>)
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8007ff0 <vPortSetupTimerInterrupt+0x34>)
 8007fc8:	2200      	movs	r2, #0
 8007fca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007fcc:	4b09      	ldr	r3, [pc, #36]	@ (8007ff4 <vPortSetupTimerInterrupt+0x38>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a09      	ldr	r2, [pc, #36]	@ (8007ff8 <vPortSetupTimerInterrupt+0x3c>)
 8007fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007fd6:	099b      	lsrs	r3, r3, #6
 8007fd8:	4a08      	ldr	r2, [pc, #32]	@ (8007ffc <vPortSetupTimerInterrupt+0x40>)
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007fde:	4b03      	ldr	r3, [pc, #12]	@ (8007fec <vPortSetupTimerInterrupt+0x30>)
 8007fe0:	2207      	movs	r2, #7
 8007fe2:	601a      	str	r2, [r3, #0]
}
 8007fe4:	bf00      	nop
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bc80      	pop	{r7}
 8007fea:	4770      	bx	lr
 8007fec:	e000e010 	.word	0xe000e010
 8007ff0:	e000e018 	.word	0xe000e018
 8007ff4:	20000004 	.word	0x20000004
 8007ff8:	10624dd3 	.word	0x10624dd3
 8007ffc:	e000e014 	.word	0xe000e014

08008000 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008000:	b480      	push	{r7}
 8008002:	b085      	sub	sp, #20
 8008004:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008006:	f3ef 8305 	mrs	r3, IPSR
 800800a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2b0f      	cmp	r3, #15
 8008010:	d915      	bls.n	800803e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008012:	4a17      	ldr	r2, [pc, #92]	@ (8008070 <vPortValidateInterruptPriority+0x70>)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	4413      	add	r3, r2
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800801c:	4b15      	ldr	r3, [pc, #84]	@ (8008074 <vPortValidateInterruptPriority+0x74>)
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	7afa      	ldrb	r2, [r7, #11]
 8008022:	429a      	cmp	r2, r3
 8008024:	d20b      	bcs.n	800803e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800802a:	f383 8811 	msr	BASEPRI, r3
 800802e:	f3bf 8f6f 	isb	sy
 8008032:	f3bf 8f4f 	dsb	sy
 8008036:	607b      	str	r3, [r7, #4]
}
 8008038:	bf00      	nop
 800803a:	bf00      	nop
 800803c:	e7fd      	b.n	800803a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800803e:	4b0e      	ldr	r3, [pc, #56]	@ (8008078 <vPortValidateInterruptPriority+0x78>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008046:	4b0d      	ldr	r3, [pc, #52]	@ (800807c <vPortValidateInterruptPriority+0x7c>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	429a      	cmp	r2, r3
 800804c:	d90b      	bls.n	8008066 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800804e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008052:	f383 8811 	msr	BASEPRI, r3
 8008056:	f3bf 8f6f 	isb	sy
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	603b      	str	r3, [r7, #0]
}
 8008060:	bf00      	nop
 8008062:	bf00      	nop
 8008064:	e7fd      	b.n	8008062 <vPortValidateInterruptPriority+0x62>
	}
 8008066:	bf00      	nop
 8008068:	3714      	adds	r7, #20
 800806a:	46bd      	mov	sp, r7
 800806c:	bc80      	pop	{r7}
 800806e:	4770      	bx	lr
 8008070:	e000e3f0 	.word	0xe000e3f0
 8008074:	200013c8 	.word	0x200013c8
 8008078:	e000ed0c 	.word	0xe000ed0c
 800807c:	200013cc 	.word	0x200013cc

08008080 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b08a      	sub	sp, #40	@ 0x28
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008088:	2300      	movs	r3, #0
 800808a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800808c:	f7fe fde4 	bl	8006c58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008090:	4b5c      	ldr	r3, [pc, #368]	@ (8008204 <pvPortMalloc+0x184>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d101      	bne.n	800809c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008098:	f000 f924 	bl	80082e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800809c:	4b5a      	ldr	r3, [pc, #360]	@ (8008208 <pvPortMalloc+0x188>)
 800809e:	681a      	ldr	r2, [r3, #0]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	4013      	ands	r3, r2
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f040 8095 	bne.w	80081d4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d01e      	beq.n	80080ee <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80080b0:	2208      	movs	r2, #8
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	4413      	add	r3, r2
 80080b6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f003 0307 	and.w	r3, r3, #7
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d015      	beq.n	80080ee <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f023 0307 	bic.w	r3, r3, #7
 80080c8:	3308      	adds	r3, #8
 80080ca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f003 0307 	and.w	r3, r3, #7
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00b      	beq.n	80080ee <pvPortMalloc+0x6e>
	__asm volatile
 80080d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080da:	f383 8811 	msr	BASEPRI, r3
 80080de:	f3bf 8f6f 	isb	sy
 80080e2:	f3bf 8f4f 	dsb	sy
 80080e6:	617b      	str	r3, [r7, #20]
}
 80080e8:	bf00      	nop
 80080ea:	bf00      	nop
 80080ec:	e7fd      	b.n	80080ea <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d06f      	beq.n	80081d4 <pvPortMalloc+0x154>
 80080f4:	4b45      	ldr	r3, [pc, #276]	@ (800820c <pvPortMalloc+0x18c>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	687a      	ldr	r2, [r7, #4]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d86a      	bhi.n	80081d4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80080fe:	4b44      	ldr	r3, [pc, #272]	@ (8008210 <pvPortMalloc+0x190>)
 8008100:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008102:	4b43      	ldr	r3, [pc, #268]	@ (8008210 <pvPortMalloc+0x190>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008108:	e004      	b.n	8008114 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800810a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800810e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	687a      	ldr	r2, [r7, #4]
 800811a:	429a      	cmp	r2, r3
 800811c:	d903      	bls.n	8008126 <pvPortMalloc+0xa6>
 800811e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1f1      	bne.n	800810a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008126:	4b37      	ldr	r3, [pc, #220]	@ (8008204 <pvPortMalloc+0x184>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800812c:	429a      	cmp	r2, r3
 800812e:	d051      	beq.n	80081d4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008130:	6a3b      	ldr	r3, [r7, #32]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	2208      	movs	r2, #8
 8008136:	4413      	add	r3, r2
 8008138:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800813a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	6a3b      	ldr	r3, [r7, #32]
 8008140:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008144:	685a      	ldr	r2, [r3, #4]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	1ad2      	subs	r2, r2, r3
 800814a:	2308      	movs	r3, #8
 800814c:	005b      	lsls	r3, r3, #1
 800814e:	429a      	cmp	r2, r3
 8008150:	d920      	bls.n	8008194 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	4413      	add	r3, r2
 8008158:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	f003 0307 	and.w	r3, r3, #7
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00b      	beq.n	800817c <pvPortMalloc+0xfc>
	__asm volatile
 8008164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008168:	f383 8811 	msr	BASEPRI, r3
 800816c:	f3bf 8f6f 	isb	sy
 8008170:	f3bf 8f4f 	dsb	sy
 8008174:	613b      	str	r3, [r7, #16]
}
 8008176:	bf00      	nop
 8008178:	bf00      	nop
 800817a:	e7fd      	b.n	8008178 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800817c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817e:	685a      	ldr	r2, [r3, #4]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	1ad2      	subs	r2, r2, r3
 8008184:	69bb      	ldr	r3, [r7, #24]
 8008186:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800818a:	687a      	ldr	r2, [r7, #4]
 800818c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800818e:	69b8      	ldr	r0, [r7, #24]
 8008190:	f000 f90a 	bl	80083a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008194:	4b1d      	ldr	r3, [pc, #116]	@ (800820c <pvPortMalloc+0x18c>)
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	4a1b      	ldr	r2, [pc, #108]	@ (800820c <pvPortMalloc+0x18c>)
 80081a0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80081a2:	4b1a      	ldr	r3, [pc, #104]	@ (800820c <pvPortMalloc+0x18c>)
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	4b1b      	ldr	r3, [pc, #108]	@ (8008214 <pvPortMalloc+0x194>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d203      	bcs.n	80081b6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80081ae:	4b17      	ldr	r3, [pc, #92]	@ (800820c <pvPortMalloc+0x18c>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4a18      	ldr	r2, [pc, #96]	@ (8008214 <pvPortMalloc+0x194>)
 80081b4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80081b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b8:	685a      	ldr	r2, [r3, #4]
 80081ba:	4b13      	ldr	r3, [pc, #76]	@ (8008208 <pvPortMalloc+0x188>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	431a      	orrs	r2, r3
 80081c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80081c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c6:	2200      	movs	r2, #0
 80081c8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80081ca:	4b13      	ldr	r3, [pc, #76]	@ (8008218 <pvPortMalloc+0x198>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	3301      	adds	r3, #1
 80081d0:	4a11      	ldr	r2, [pc, #68]	@ (8008218 <pvPortMalloc+0x198>)
 80081d2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80081d4:	f7fe fd4e 	bl	8006c74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	f003 0307 	and.w	r3, r3, #7
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00b      	beq.n	80081fa <pvPortMalloc+0x17a>
	__asm volatile
 80081e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e6:	f383 8811 	msr	BASEPRI, r3
 80081ea:	f3bf 8f6f 	isb	sy
 80081ee:	f3bf 8f4f 	dsb	sy
 80081f2:	60fb      	str	r3, [r7, #12]
}
 80081f4:	bf00      	nop
 80081f6:	bf00      	nop
 80081f8:	e7fd      	b.n	80081f6 <pvPortMalloc+0x176>
	return pvReturn;
 80081fa:	69fb      	ldr	r3, [r7, #28]
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3728      	adds	r7, #40	@ 0x28
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}
 8008204:	20001fd8 	.word	0x20001fd8
 8008208:	20001fec 	.word	0x20001fec
 800820c:	20001fdc 	.word	0x20001fdc
 8008210:	20001fd0 	.word	0x20001fd0
 8008214:	20001fe0 	.word	0x20001fe0
 8008218:	20001fe4 	.word	0x20001fe4

0800821c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b086      	sub	sp, #24
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d04f      	beq.n	80082ce <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800822e:	2308      	movs	r3, #8
 8008230:	425b      	negs	r3, r3
 8008232:	697a      	ldr	r2, [r7, #20]
 8008234:	4413      	add	r3, r2
 8008236:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	685a      	ldr	r2, [r3, #4]
 8008240:	4b25      	ldr	r3, [pc, #148]	@ (80082d8 <vPortFree+0xbc>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4013      	ands	r3, r2
 8008246:	2b00      	cmp	r3, #0
 8008248:	d10b      	bne.n	8008262 <vPortFree+0x46>
	__asm volatile
 800824a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824e:	f383 8811 	msr	BASEPRI, r3
 8008252:	f3bf 8f6f 	isb	sy
 8008256:	f3bf 8f4f 	dsb	sy
 800825a:	60fb      	str	r3, [r7, #12]
}
 800825c:	bf00      	nop
 800825e:	bf00      	nop
 8008260:	e7fd      	b.n	800825e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d00b      	beq.n	8008282 <vPortFree+0x66>
	__asm volatile
 800826a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800826e:	f383 8811 	msr	BASEPRI, r3
 8008272:	f3bf 8f6f 	isb	sy
 8008276:	f3bf 8f4f 	dsb	sy
 800827a:	60bb      	str	r3, [r7, #8]
}
 800827c:	bf00      	nop
 800827e:	bf00      	nop
 8008280:	e7fd      	b.n	800827e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	685a      	ldr	r2, [r3, #4]
 8008286:	4b14      	ldr	r3, [pc, #80]	@ (80082d8 <vPortFree+0xbc>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4013      	ands	r3, r2
 800828c:	2b00      	cmp	r3, #0
 800828e:	d01e      	beq.n	80082ce <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d11a      	bne.n	80082ce <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	685a      	ldr	r2, [r3, #4]
 800829c:	4b0e      	ldr	r3, [pc, #56]	@ (80082d8 <vPortFree+0xbc>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	43db      	mvns	r3, r3
 80082a2:	401a      	ands	r2, r3
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80082a8:	f7fe fcd6 	bl	8006c58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	685a      	ldr	r2, [r3, #4]
 80082b0:	4b0a      	ldr	r3, [pc, #40]	@ (80082dc <vPortFree+0xc0>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4413      	add	r3, r2
 80082b6:	4a09      	ldr	r2, [pc, #36]	@ (80082dc <vPortFree+0xc0>)
 80082b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80082ba:	6938      	ldr	r0, [r7, #16]
 80082bc:	f000 f874 	bl	80083a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80082c0:	4b07      	ldr	r3, [pc, #28]	@ (80082e0 <vPortFree+0xc4>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	3301      	adds	r3, #1
 80082c6:	4a06      	ldr	r2, [pc, #24]	@ (80082e0 <vPortFree+0xc4>)
 80082c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80082ca:	f7fe fcd3 	bl	8006c74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80082ce:	bf00      	nop
 80082d0:	3718      	adds	r7, #24
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	20001fec 	.word	0x20001fec
 80082dc:	20001fdc 	.word	0x20001fdc
 80082e0:	20001fe8 	.word	0x20001fe8

080082e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80082e4:	b480      	push	{r7}
 80082e6:	b085      	sub	sp, #20
 80082e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80082ea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80082ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80082f0:	4b27      	ldr	r3, [pc, #156]	@ (8008390 <prvHeapInit+0xac>)
 80082f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f003 0307 	and.w	r3, r3, #7
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00c      	beq.n	8008318 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	3307      	adds	r3, #7
 8008302:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f023 0307 	bic.w	r3, r3, #7
 800830a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800830c:	68ba      	ldr	r2, [r7, #8]
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	1ad3      	subs	r3, r2, r3
 8008312:	4a1f      	ldr	r2, [pc, #124]	@ (8008390 <prvHeapInit+0xac>)
 8008314:	4413      	add	r3, r2
 8008316:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800831c:	4a1d      	ldr	r2, [pc, #116]	@ (8008394 <prvHeapInit+0xb0>)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008322:	4b1c      	ldr	r3, [pc, #112]	@ (8008394 <prvHeapInit+0xb0>)
 8008324:	2200      	movs	r2, #0
 8008326:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	68ba      	ldr	r2, [r7, #8]
 800832c:	4413      	add	r3, r2
 800832e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008330:	2208      	movs	r2, #8
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	1a9b      	subs	r3, r3, r2
 8008336:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	f023 0307 	bic.w	r3, r3, #7
 800833e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	4a15      	ldr	r2, [pc, #84]	@ (8008398 <prvHeapInit+0xb4>)
 8008344:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008346:	4b14      	ldr	r3, [pc, #80]	@ (8008398 <prvHeapInit+0xb4>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2200      	movs	r2, #0
 800834c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800834e:	4b12      	ldr	r3, [pc, #72]	@ (8008398 <prvHeapInit+0xb4>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2200      	movs	r2, #0
 8008354:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	68fa      	ldr	r2, [r7, #12]
 800835e:	1ad2      	subs	r2, r2, r3
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008364:	4b0c      	ldr	r3, [pc, #48]	@ (8008398 <prvHeapInit+0xb4>)
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	4a0a      	ldr	r2, [pc, #40]	@ (800839c <prvHeapInit+0xb8>)
 8008372:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	4a09      	ldr	r2, [pc, #36]	@ (80083a0 <prvHeapInit+0xbc>)
 800837a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800837c:	4b09      	ldr	r3, [pc, #36]	@ (80083a4 <prvHeapInit+0xc0>)
 800837e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008382:	601a      	str	r2, [r3, #0]
}
 8008384:	bf00      	nop
 8008386:	3714      	adds	r7, #20
 8008388:	46bd      	mov	sp, r7
 800838a:	bc80      	pop	{r7}
 800838c:	4770      	bx	lr
 800838e:	bf00      	nop
 8008390:	200013d0 	.word	0x200013d0
 8008394:	20001fd0 	.word	0x20001fd0
 8008398:	20001fd8 	.word	0x20001fd8
 800839c:	20001fe0 	.word	0x20001fe0
 80083a0:	20001fdc 	.word	0x20001fdc
 80083a4:	20001fec 	.word	0x20001fec

080083a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80083a8:	b480      	push	{r7}
 80083aa:	b085      	sub	sp, #20
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80083b0:	4b27      	ldr	r3, [pc, #156]	@ (8008450 <prvInsertBlockIntoFreeList+0xa8>)
 80083b2:	60fb      	str	r3, [r7, #12]
 80083b4:	e002      	b.n	80083bc <prvInsertBlockIntoFreeList+0x14>
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	60fb      	str	r3, [r7, #12]
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d8f7      	bhi.n	80083b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	68ba      	ldr	r2, [r7, #8]
 80083d0:	4413      	add	r3, r2
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	429a      	cmp	r2, r3
 80083d6:	d108      	bne.n	80083ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	685a      	ldr	r2, [r3, #4]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	441a      	add	r2, r3
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	68ba      	ldr	r2, [r7, #8]
 80083f4:	441a      	add	r2, r3
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d118      	bne.n	8008430 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	4b14      	ldr	r3, [pc, #80]	@ (8008454 <prvInsertBlockIntoFreeList+0xac>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	429a      	cmp	r2, r3
 8008408:	d00d      	beq.n	8008426 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	685a      	ldr	r2, [r3, #4]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	441a      	add	r2, r3
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	601a      	str	r2, [r3, #0]
 8008424:	e008      	b.n	8008438 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008426:	4b0b      	ldr	r3, [pc, #44]	@ (8008454 <prvInsertBlockIntoFreeList+0xac>)
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	601a      	str	r2, [r3, #0]
 800842e:	e003      	b.n	8008438 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008438:	68fa      	ldr	r2, [r7, #12]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	429a      	cmp	r2, r3
 800843e:	d002      	beq.n	8008446 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008446:	bf00      	nop
 8008448:	3714      	adds	r7, #20
 800844a:	46bd      	mov	sp, r7
 800844c:	bc80      	pop	{r7}
 800844e:	4770      	bx	lr
 8008450:	20001fd0 	.word	0x20001fd0
 8008454:	20001fd8 	.word	0x20001fd8

08008458 <memset>:
 8008458:	4603      	mov	r3, r0
 800845a:	4402      	add	r2, r0
 800845c:	4293      	cmp	r3, r2
 800845e:	d100      	bne.n	8008462 <memset+0xa>
 8008460:	4770      	bx	lr
 8008462:	f803 1b01 	strb.w	r1, [r3], #1
 8008466:	e7f9      	b.n	800845c <memset+0x4>

08008468 <__errno>:
 8008468:	4b01      	ldr	r3, [pc, #4]	@ (8008470 <__errno+0x8>)
 800846a:	6818      	ldr	r0, [r3, #0]
 800846c:	4770      	bx	lr
 800846e:	bf00      	nop
 8008470:	20000014 	.word	0x20000014

08008474 <__libc_init_array>:
 8008474:	b570      	push	{r4, r5, r6, lr}
 8008476:	2600      	movs	r6, #0
 8008478:	4d0c      	ldr	r5, [pc, #48]	@ (80084ac <__libc_init_array+0x38>)
 800847a:	4c0d      	ldr	r4, [pc, #52]	@ (80084b0 <__libc_init_array+0x3c>)
 800847c:	1b64      	subs	r4, r4, r5
 800847e:	10a4      	asrs	r4, r4, #2
 8008480:	42a6      	cmp	r6, r4
 8008482:	d109      	bne.n	8008498 <__libc_init_array+0x24>
 8008484:	f000 fcbc 	bl	8008e00 <_init>
 8008488:	2600      	movs	r6, #0
 800848a:	4d0a      	ldr	r5, [pc, #40]	@ (80084b4 <__libc_init_array+0x40>)
 800848c:	4c0a      	ldr	r4, [pc, #40]	@ (80084b8 <__libc_init_array+0x44>)
 800848e:	1b64      	subs	r4, r4, r5
 8008490:	10a4      	asrs	r4, r4, #2
 8008492:	42a6      	cmp	r6, r4
 8008494:	d105      	bne.n	80084a2 <__libc_init_array+0x2e>
 8008496:	bd70      	pop	{r4, r5, r6, pc}
 8008498:	f855 3b04 	ldr.w	r3, [r5], #4
 800849c:	4798      	blx	r3
 800849e:	3601      	adds	r6, #1
 80084a0:	e7ee      	b.n	8008480 <__libc_init_array+0xc>
 80084a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80084a6:	4798      	blx	r3
 80084a8:	3601      	adds	r6, #1
 80084aa:	e7f2      	b.n	8008492 <__libc_init_array+0x1e>
 80084ac:	08008ef0 	.word	0x08008ef0
 80084b0:	08008ef0 	.word	0x08008ef0
 80084b4:	08008ef0 	.word	0x08008ef0
 80084b8:	08008ef4 	.word	0x08008ef4

080084bc <memcpy>:
 80084bc:	440a      	add	r2, r1
 80084be:	4291      	cmp	r1, r2
 80084c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80084c4:	d100      	bne.n	80084c8 <memcpy+0xc>
 80084c6:	4770      	bx	lr
 80084c8:	b510      	push	{r4, lr}
 80084ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084ce:	4291      	cmp	r1, r2
 80084d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084d4:	d1f9      	bne.n	80084ca <memcpy+0xe>
 80084d6:	bd10      	pop	{r4, pc}

080084d8 <powf>:
 80084d8:	b570      	push	{r4, r5, r6, lr}
 80084da:	460c      	mov	r4, r1
 80084dc:	4606      	mov	r6, r0
 80084de:	f000 f851 	bl	8008584 <__ieee754_powf>
 80084e2:	4621      	mov	r1, r4
 80084e4:	4605      	mov	r5, r0
 80084e6:	4620      	mov	r0, r4
 80084e8:	f7f8 f906 	bl	80006f8 <__aeabi_fcmpun>
 80084ec:	bb68      	cbnz	r0, 800854a <powf+0x72>
 80084ee:	2100      	movs	r1, #0
 80084f0:	4630      	mov	r0, r6
 80084f2:	f7f8 f8cf 	bl	8000694 <__aeabi_fcmpeq>
 80084f6:	b190      	cbz	r0, 800851e <powf+0x46>
 80084f8:	2100      	movs	r1, #0
 80084fa:	4620      	mov	r0, r4
 80084fc:	f7f8 f8ca 	bl	8000694 <__aeabi_fcmpeq>
 8008500:	2800      	cmp	r0, #0
 8008502:	d133      	bne.n	800856c <powf+0x94>
 8008504:	4620      	mov	r0, r4
 8008506:	f000 f834 	bl	8008572 <finitef>
 800850a:	b1f0      	cbz	r0, 800854a <powf+0x72>
 800850c:	2100      	movs	r1, #0
 800850e:	4620      	mov	r0, r4
 8008510:	f7f8 f8ca 	bl	80006a8 <__aeabi_fcmplt>
 8008514:	b1c8      	cbz	r0, 800854a <powf+0x72>
 8008516:	f7ff ffa7 	bl	8008468 <__errno>
 800851a:	2322      	movs	r3, #34	@ 0x22
 800851c:	e014      	b.n	8008548 <powf+0x70>
 800851e:	4628      	mov	r0, r5
 8008520:	f000 f827 	bl	8008572 <finitef>
 8008524:	b998      	cbnz	r0, 800854e <powf+0x76>
 8008526:	4630      	mov	r0, r6
 8008528:	f000 f823 	bl	8008572 <finitef>
 800852c:	b178      	cbz	r0, 800854e <powf+0x76>
 800852e:	4620      	mov	r0, r4
 8008530:	f000 f81f 	bl	8008572 <finitef>
 8008534:	b158      	cbz	r0, 800854e <powf+0x76>
 8008536:	4629      	mov	r1, r5
 8008538:	4628      	mov	r0, r5
 800853a:	f7f8 f8dd 	bl	80006f8 <__aeabi_fcmpun>
 800853e:	2800      	cmp	r0, #0
 8008540:	d0e9      	beq.n	8008516 <powf+0x3e>
 8008542:	f7ff ff91 	bl	8008468 <__errno>
 8008546:	2321      	movs	r3, #33	@ 0x21
 8008548:	6003      	str	r3, [r0, #0]
 800854a:	4628      	mov	r0, r5
 800854c:	bd70      	pop	{r4, r5, r6, pc}
 800854e:	2100      	movs	r1, #0
 8008550:	4628      	mov	r0, r5
 8008552:	f7f8 f89f 	bl	8000694 <__aeabi_fcmpeq>
 8008556:	2800      	cmp	r0, #0
 8008558:	d0f7      	beq.n	800854a <powf+0x72>
 800855a:	4630      	mov	r0, r6
 800855c:	f000 f809 	bl	8008572 <finitef>
 8008560:	2800      	cmp	r0, #0
 8008562:	d0f2      	beq.n	800854a <powf+0x72>
 8008564:	4620      	mov	r0, r4
 8008566:	f000 f804 	bl	8008572 <finitef>
 800856a:	e7d3      	b.n	8008514 <powf+0x3c>
 800856c:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8008570:	e7eb      	b.n	800854a <powf+0x72>

08008572 <finitef>:
 8008572:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008576:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800857a:	bfac      	ite	ge
 800857c:	2000      	movge	r0, #0
 800857e:	2001      	movlt	r0, #1
 8008580:	4770      	bx	lr
	...

08008584 <__ieee754_powf>:
 8008584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008588:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 800858c:	4681      	mov	r9, r0
 800858e:	460f      	mov	r7, r1
 8008590:	4606      	mov	r6, r0
 8008592:	460c      	mov	r4, r1
 8008594:	b087      	sub	sp, #28
 8008596:	d10c      	bne.n	80085b2 <__ieee754_powf+0x2e>
 8008598:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 800859c:	0076      	lsls	r6, r6, #1
 800859e:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80085a2:	f240 8310 	bls.w	8008bc6 <__ieee754_powf+0x642>
 80085a6:	4639      	mov	r1, r7
 80085a8:	4648      	mov	r0, r9
 80085aa:	f7f7 fdd7 	bl	800015c <__addsf3>
 80085ae:	4601      	mov	r1, r0
 80085b0:	e043      	b.n	800863a <__ieee754_powf+0xb6>
 80085b2:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 80085b6:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80085ba:	d802      	bhi.n	80085c2 <__ieee754_powf+0x3e>
 80085bc:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 80085c0:	d908      	bls.n	80085d4 <__ieee754_powf+0x50>
 80085c2:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 80085c6:	d1ee      	bne.n	80085a6 <__ieee754_powf+0x22>
 80085c8:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80085cc:	0064      	lsls	r4, r4, #1
 80085ce:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 80085d2:	e7e6      	b.n	80085a2 <__ieee754_powf+0x1e>
 80085d4:	2800      	cmp	r0, #0
 80085d6:	da1f      	bge.n	8008618 <__ieee754_powf+0x94>
 80085d8:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 80085dc:	f080 82f8 	bcs.w	8008bd0 <__ieee754_powf+0x64c>
 80085e0:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 80085e4:	d32f      	bcc.n	8008646 <__ieee754_powf+0xc2>
 80085e6:	ea4f 53eb 	mov.w	r3, fp, asr #23
 80085ea:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80085ee:	fa4b f503 	asr.w	r5, fp, r3
 80085f2:	fa05 f303 	lsl.w	r3, r5, r3
 80085f6:	455b      	cmp	r3, fp
 80085f8:	d123      	bne.n	8008642 <__ieee754_powf+0xbe>
 80085fa:	f005 0501 	and.w	r5, r5, #1
 80085fe:	f1c5 0502 	rsb	r5, r5, #2
 8008602:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8008606:	d11f      	bne.n	8008648 <__ieee754_powf+0xc4>
 8008608:	2c00      	cmp	r4, #0
 800860a:	4649      	mov	r1, r9
 800860c:	da15      	bge.n	800863a <__ieee754_powf+0xb6>
 800860e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008612:	f7f7 ff5f 	bl	80004d4 <__aeabi_fdiv>
 8008616:	e7ca      	b.n	80085ae <__ieee754_powf+0x2a>
 8008618:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 800861c:	d111      	bne.n	8008642 <__ieee754_powf+0xbe>
 800861e:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8008622:	f000 82d0 	beq.w	8008bc6 <__ieee754_powf+0x642>
 8008626:	d904      	bls.n	8008632 <__ieee754_powf+0xae>
 8008628:	2c00      	cmp	r4, #0
 800862a:	f280 82cf 	bge.w	8008bcc <__ieee754_powf+0x648>
 800862e:	2100      	movs	r1, #0
 8008630:	e003      	b.n	800863a <__ieee754_powf+0xb6>
 8008632:	2c00      	cmp	r4, #0
 8008634:	dafb      	bge.n	800862e <__ieee754_powf+0xaa>
 8008636:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 800863a:	4608      	mov	r0, r1
 800863c:	b007      	add	sp, #28
 800863e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008642:	2500      	movs	r5, #0
 8008644:	e7dd      	b.n	8008602 <__ieee754_powf+0x7e>
 8008646:	2500      	movs	r5, #0
 8008648:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800864c:	d104      	bne.n	8008658 <__ieee754_powf+0xd4>
 800864e:	4649      	mov	r1, r9
 8008650:	4648      	mov	r0, r9
 8008652:	f7f7 fe8b 	bl	800036c <__aeabi_fmul>
 8008656:	e7aa      	b.n	80085ae <__ieee754_powf+0x2a>
 8008658:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800865c:	f040 82bd 	bne.w	8008bda <__ieee754_powf+0x656>
 8008660:	2e00      	cmp	r6, #0
 8008662:	f2c0 82ba 	blt.w	8008bda <__ieee754_powf+0x656>
 8008666:	4648      	mov	r0, r9
 8008668:	b007      	add	sp, #28
 800866a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800866e:	f000 bb57 	b.w	8008d20 <__ieee754_sqrtf>
 8008672:	2d01      	cmp	r5, #1
 8008674:	d1e1      	bne.n	800863a <__ieee754_powf+0xb6>
 8008676:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 800867a:	e798      	b.n	80085ae <__ieee754_powf+0x2a>
 800867c:	0ff3      	lsrs	r3, r6, #31
 800867e:	3b01      	subs	r3, #1
 8008680:	9303      	str	r3, [sp, #12]
 8008682:	432b      	orrs	r3, r5
 8008684:	d101      	bne.n	800868a <__ieee754_powf+0x106>
 8008686:	4649      	mov	r1, r9
 8008688:	e2c5      	b.n	8008c16 <__ieee754_powf+0x692>
 800868a:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 800868e:	f240 809b 	bls.w	80087c8 <__ieee754_powf+0x244>
 8008692:	4b46      	ldr	r3, [pc, #280]	@ (80087ac <__ieee754_powf+0x228>)
 8008694:	4598      	cmp	r8, r3
 8008696:	d807      	bhi.n	80086a8 <__ieee754_powf+0x124>
 8008698:	2c00      	cmp	r4, #0
 800869a:	da0a      	bge.n	80086b2 <__ieee754_powf+0x12e>
 800869c:	2000      	movs	r0, #0
 800869e:	b007      	add	sp, #28
 80086a0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086a4:	f000 bb37 	b.w	8008d16 <__math_oflowf>
 80086a8:	4b41      	ldr	r3, [pc, #260]	@ (80087b0 <__ieee754_powf+0x22c>)
 80086aa:	4598      	cmp	r8, r3
 80086ac:	d907      	bls.n	80086be <__ieee754_powf+0x13a>
 80086ae:	2c00      	cmp	r4, #0
 80086b0:	dcf4      	bgt.n	800869c <__ieee754_powf+0x118>
 80086b2:	2000      	movs	r0, #0
 80086b4:	b007      	add	sp, #28
 80086b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ba:	f000 bb28 	b.w	8008d0e <__math_uflowf>
 80086be:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80086c2:	f7f7 fd49 	bl	8000158 <__aeabi_fsub>
 80086c6:	493b      	ldr	r1, [pc, #236]	@ (80087b4 <__ieee754_powf+0x230>)
 80086c8:	4606      	mov	r6, r0
 80086ca:	f7f7 fe4f 	bl	800036c <__aeabi_fmul>
 80086ce:	493a      	ldr	r1, [pc, #232]	@ (80087b8 <__ieee754_powf+0x234>)
 80086d0:	4680      	mov	r8, r0
 80086d2:	4630      	mov	r0, r6
 80086d4:	f7f7 fe4a 	bl	800036c <__aeabi_fmul>
 80086d8:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 80086dc:	4681      	mov	r9, r0
 80086de:	4630      	mov	r0, r6
 80086e0:	f7f7 fe44 	bl	800036c <__aeabi_fmul>
 80086e4:	4601      	mov	r1, r0
 80086e6:	4835      	ldr	r0, [pc, #212]	@ (80087bc <__ieee754_powf+0x238>)
 80086e8:	f7f7 fd36 	bl	8000158 <__aeabi_fsub>
 80086ec:	4631      	mov	r1, r6
 80086ee:	f7f7 fe3d 	bl	800036c <__aeabi_fmul>
 80086f2:	4601      	mov	r1, r0
 80086f4:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 80086f8:	f7f7 fd2e 	bl	8000158 <__aeabi_fsub>
 80086fc:	4631      	mov	r1, r6
 80086fe:	4682      	mov	sl, r0
 8008700:	4630      	mov	r0, r6
 8008702:	f7f7 fe33 	bl	800036c <__aeabi_fmul>
 8008706:	4601      	mov	r1, r0
 8008708:	4650      	mov	r0, sl
 800870a:	f7f7 fe2f 	bl	800036c <__aeabi_fmul>
 800870e:	492c      	ldr	r1, [pc, #176]	@ (80087c0 <__ieee754_powf+0x23c>)
 8008710:	f7f7 fe2c 	bl	800036c <__aeabi_fmul>
 8008714:	4601      	mov	r1, r0
 8008716:	4648      	mov	r0, r9
 8008718:	f7f7 fd1e 	bl	8000158 <__aeabi_fsub>
 800871c:	4601      	mov	r1, r0
 800871e:	4606      	mov	r6, r0
 8008720:	4640      	mov	r0, r8
 8008722:	f7f7 fd1b 	bl	800015c <__addsf3>
 8008726:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 800872a:	f02b 0b0f 	bic.w	fp, fp, #15
 800872e:	4641      	mov	r1, r8
 8008730:	4658      	mov	r0, fp
 8008732:	f7f7 fd11 	bl	8000158 <__aeabi_fsub>
 8008736:	4601      	mov	r1, r0
 8008738:	4630      	mov	r0, r6
 800873a:	f7f7 fd0d 	bl	8000158 <__aeabi_fsub>
 800873e:	9b03      	ldr	r3, [sp, #12]
 8008740:	3d01      	subs	r5, #1
 8008742:	f36f 040b 	bfc	r4, #0, #12
 8008746:	431d      	orrs	r5, r3
 8008748:	4606      	mov	r6, r0
 800874a:	4621      	mov	r1, r4
 800874c:	4638      	mov	r0, r7
 800874e:	bf14      	ite	ne
 8008750:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 8008754:	4d1b      	ldreq	r5, [pc, #108]	@ (80087c4 <__ieee754_powf+0x240>)
 8008756:	f7f7 fcff 	bl	8000158 <__aeabi_fsub>
 800875a:	4659      	mov	r1, fp
 800875c:	f7f7 fe06 	bl	800036c <__aeabi_fmul>
 8008760:	4639      	mov	r1, r7
 8008762:	4680      	mov	r8, r0
 8008764:	4630      	mov	r0, r6
 8008766:	f7f7 fe01 	bl	800036c <__aeabi_fmul>
 800876a:	4601      	mov	r1, r0
 800876c:	4640      	mov	r0, r8
 800876e:	f7f7 fcf5 	bl	800015c <__addsf3>
 8008772:	4621      	mov	r1, r4
 8008774:	4606      	mov	r6, r0
 8008776:	4658      	mov	r0, fp
 8008778:	f7f7 fdf8 	bl	800036c <__aeabi_fmul>
 800877c:	4601      	mov	r1, r0
 800877e:	4607      	mov	r7, r0
 8008780:	4630      	mov	r0, r6
 8008782:	f7f7 fceb 	bl	800015c <__addsf3>
 8008786:	2800      	cmp	r0, #0
 8008788:	4604      	mov	r4, r0
 800878a:	4680      	mov	r8, r0
 800878c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008790:	f340 813f 	ble.w	8008a12 <__ieee754_powf+0x48e>
 8008794:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8008798:	f240 8128 	bls.w	80089ec <__ieee754_powf+0x468>
 800879c:	2100      	movs	r1, #0
 800879e:	4628      	mov	r0, r5
 80087a0:	f7f7 ff82 	bl	80006a8 <__aeabi_fcmplt>
 80087a4:	3800      	subs	r0, #0
 80087a6:	bf18      	it	ne
 80087a8:	2001      	movne	r0, #1
 80087aa:	e778      	b.n	800869e <__ieee754_powf+0x11a>
 80087ac:	3f7ffff3 	.word	0x3f7ffff3
 80087b0:	3f800007 	.word	0x3f800007
 80087b4:	3fb8aa00 	.word	0x3fb8aa00
 80087b8:	36eca570 	.word	0x36eca570
 80087bc:	3eaaaaab 	.word	0x3eaaaaab
 80087c0:	3fb8aa3b 	.word	0x3fb8aa3b
 80087c4:	bf800000 	.word	0xbf800000
 80087c8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80087cc:	f040 810a 	bne.w	80089e4 <__ieee754_powf+0x460>
 80087d0:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 80087d4:	f7f7 fdca 	bl	800036c <__aeabi_fmul>
 80087d8:	f06f 0217 	mvn.w	r2, #23
 80087dc:	4682      	mov	sl, r0
 80087de:	ea4f 53ea 	mov.w	r3, sl, asr #23
 80087e2:	3b7f      	subs	r3, #127	@ 0x7f
 80087e4:	441a      	add	r2, r3
 80087e6:	4b95      	ldr	r3, [pc, #596]	@ (8008a3c <__ieee754_powf+0x4b8>)
 80087e8:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 80087ec:	459a      	cmp	sl, r3
 80087ee:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 80087f2:	dd06      	ble.n	8008802 <__ieee754_powf+0x27e>
 80087f4:	4b92      	ldr	r3, [pc, #584]	@ (8008a40 <__ieee754_powf+0x4bc>)
 80087f6:	459a      	cmp	sl, r3
 80087f8:	f340 80f6 	ble.w	80089e8 <__ieee754_powf+0x464>
 80087fc:	3201      	adds	r2, #1
 80087fe:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 8008802:	2300      	movs	r3, #0
 8008804:	9301      	str	r3, [sp, #4]
 8008806:	9205      	str	r2, [sp, #20]
 8008808:	4b8e      	ldr	r3, [pc, #568]	@ (8008a44 <__ieee754_powf+0x4c0>)
 800880a:	9a01      	ldr	r2, [sp, #4]
 800880c:	4630      	mov	r0, r6
 800880e:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 8008812:	46b2      	mov	sl, r6
 8008814:	4659      	mov	r1, fp
 8008816:	f7f7 fc9f 	bl	8000158 <__aeabi_fsub>
 800881a:	4631      	mov	r1, r6
 800881c:	4681      	mov	r9, r0
 800881e:	4658      	mov	r0, fp
 8008820:	f7f7 fc9c 	bl	800015c <__addsf3>
 8008824:	4601      	mov	r1, r0
 8008826:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800882a:	f7f7 fe53 	bl	80004d4 <__aeabi_fdiv>
 800882e:	4601      	mov	r1, r0
 8008830:	9004      	str	r0, [sp, #16]
 8008832:	4648      	mov	r0, r9
 8008834:	f7f7 fd9a 	bl	800036c <__aeabi_fmul>
 8008838:	9002      	str	r0, [sp, #8]
 800883a:	9b02      	ldr	r3, [sp, #8]
 800883c:	1076      	asrs	r6, r6, #1
 800883e:	f36f 030b 	bfc	r3, #0, #12
 8008842:	4698      	mov	r8, r3
 8008844:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 8008848:	9b01      	ldr	r3, [sp, #4]
 800884a:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 800884e:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8008852:	4631      	mov	r1, r6
 8008854:	4640      	mov	r0, r8
 8008856:	f7f7 fd89 	bl	800036c <__aeabi_fmul>
 800885a:	4601      	mov	r1, r0
 800885c:	4648      	mov	r0, r9
 800885e:	f7f7 fc7b 	bl	8000158 <__aeabi_fsub>
 8008862:	4659      	mov	r1, fp
 8008864:	4681      	mov	r9, r0
 8008866:	4630      	mov	r0, r6
 8008868:	f7f7 fc76 	bl	8000158 <__aeabi_fsub>
 800886c:	4601      	mov	r1, r0
 800886e:	4650      	mov	r0, sl
 8008870:	f7f7 fc72 	bl	8000158 <__aeabi_fsub>
 8008874:	4641      	mov	r1, r8
 8008876:	f7f7 fd79 	bl	800036c <__aeabi_fmul>
 800887a:	4601      	mov	r1, r0
 800887c:	4648      	mov	r0, r9
 800887e:	f7f7 fc6b 	bl	8000158 <__aeabi_fsub>
 8008882:	9b04      	ldr	r3, [sp, #16]
 8008884:	4619      	mov	r1, r3
 8008886:	f7f7 fd71 	bl	800036c <__aeabi_fmul>
 800888a:	9902      	ldr	r1, [sp, #8]
 800888c:	4683      	mov	fp, r0
 800888e:	4608      	mov	r0, r1
 8008890:	f7f7 fd6c 	bl	800036c <__aeabi_fmul>
 8008894:	4606      	mov	r6, r0
 8008896:	496c      	ldr	r1, [pc, #432]	@ (8008a48 <__ieee754_powf+0x4c4>)
 8008898:	f7f7 fd68 	bl	800036c <__aeabi_fmul>
 800889c:	496b      	ldr	r1, [pc, #428]	@ (8008a4c <__ieee754_powf+0x4c8>)
 800889e:	f7f7 fc5d 	bl	800015c <__addsf3>
 80088a2:	4631      	mov	r1, r6
 80088a4:	f7f7 fd62 	bl	800036c <__aeabi_fmul>
 80088a8:	4969      	ldr	r1, [pc, #420]	@ (8008a50 <__ieee754_powf+0x4cc>)
 80088aa:	f7f7 fc57 	bl	800015c <__addsf3>
 80088ae:	4631      	mov	r1, r6
 80088b0:	f7f7 fd5c 	bl	800036c <__aeabi_fmul>
 80088b4:	4967      	ldr	r1, [pc, #412]	@ (8008a54 <__ieee754_powf+0x4d0>)
 80088b6:	f7f7 fc51 	bl	800015c <__addsf3>
 80088ba:	4631      	mov	r1, r6
 80088bc:	f7f7 fd56 	bl	800036c <__aeabi_fmul>
 80088c0:	4965      	ldr	r1, [pc, #404]	@ (8008a58 <__ieee754_powf+0x4d4>)
 80088c2:	f7f7 fc4b 	bl	800015c <__addsf3>
 80088c6:	4631      	mov	r1, r6
 80088c8:	f7f7 fd50 	bl	800036c <__aeabi_fmul>
 80088cc:	4963      	ldr	r1, [pc, #396]	@ (8008a5c <__ieee754_powf+0x4d8>)
 80088ce:	f7f7 fc45 	bl	800015c <__addsf3>
 80088d2:	4631      	mov	r1, r6
 80088d4:	4681      	mov	r9, r0
 80088d6:	4630      	mov	r0, r6
 80088d8:	f7f7 fd48 	bl	800036c <__aeabi_fmul>
 80088dc:	4601      	mov	r1, r0
 80088de:	4648      	mov	r0, r9
 80088e0:	f7f7 fd44 	bl	800036c <__aeabi_fmul>
 80088e4:	4606      	mov	r6, r0
 80088e6:	4641      	mov	r1, r8
 80088e8:	9802      	ldr	r0, [sp, #8]
 80088ea:	f7f7 fc37 	bl	800015c <__addsf3>
 80088ee:	4659      	mov	r1, fp
 80088f0:	f7f7 fd3c 	bl	800036c <__aeabi_fmul>
 80088f4:	4631      	mov	r1, r6
 80088f6:	f7f7 fc31 	bl	800015c <__addsf3>
 80088fa:	4641      	mov	r1, r8
 80088fc:	4681      	mov	r9, r0
 80088fe:	4640      	mov	r0, r8
 8008900:	f7f7 fd34 	bl	800036c <__aeabi_fmul>
 8008904:	4956      	ldr	r1, [pc, #344]	@ (8008a60 <__ieee754_powf+0x4dc>)
 8008906:	4682      	mov	sl, r0
 8008908:	f7f7 fc28 	bl	800015c <__addsf3>
 800890c:	4649      	mov	r1, r9
 800890e:	f7f7 fc25 	bl	800015c <__addsf3>
 8008912:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8008916:	f026 060f 	bic.w	r6, r6, #15
 800891a:	4631      	mov	r1, r6
 800891c:	4640      	mov	r0, r8
 800891e:	f7f7 fd25 	bl	800036c <__aeabi_fmul>
 8008922:	494f      	ldr	r1, [pc, #316]	@ (8008a60 <__ieee754_powf+0x4dc>)
 8008924:	4680      	mov	r8, r0
 8008926:	4630      	mov	r0, r6
 8008928:	f7f7 fc16 	bl	8000158 <__aeabi_fsub>
 800892c:	4651      	mov	r1, sl
 800892e:	f7f7 fc13 	bl	8000158 <__aeabi_fsub>
 8008932:	4601      	mov	r1, r0
 8008934:	4648      	mov	r0, r9
 8008936:	f7f7 fc0f 	bl	8000158 <__aeabi_fsub>
 800893a:	9902      	ldr	r1, [sp, #8]
 800893c:	f7f7 fd16 	bl	800036c <__aeabi_fmul>
 8008940:	4631      	mov	r1, r6
 8008942:	4681      	mov	r9, r0
 8008944:	4658      	mov	r0, fp
 8008946:	f7f7 fd11 	bl	800036c <__aeabi_fmul>
 800894a:	4601      	mov	r1, r0
 800894c:	4648      	mov	r0, r9
 800894e:	f7f7 fc05 	bl	800015c <__addsf3>
 8008952:	4682      	mov	sl, r0
 8008954:	4601      	mov	r1, r0
 8008956:	4640      	mov	r0, r8
 8008958:	f7f7 fc00 	bl	800015c <__addsf3>
 800895c:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8008960:	f026 060f 	bic.w	r6, r6, #15
 8008964:	4630      	mov	r0, r6
 8008966:	493f      	ldr	r1, [pc, #252]	@ (8008a64 <__ieee754_powf+0x4e0>)
 8008968:	f7f7 fd00 	bl	800036c <__aeabi_fmul>
 800896c:	4641      	mov	r1, r8
 800896e:	4681      	mov	r9, r0
 8008970:	4630      	mov	r0, r6
 8008972:	f7f7 fbf1 	bl	8000158 <__aeabi_fsub>
 8008976:	4601      	mov	r1, r0
 8008978:	4650      	mov	r0, sl
 800897a:	f7f7 fbed 	bl	8000158 <__aeabi_fsub>
 800897e:	493a      	ldr	r1, [pc, #232]	@ (8008a68 <__ieee754_powf+0x4e4>)
 8008980:	f7f7 fcf4 	bl	800036c <__aeabi_fmul>
 8008984:	4939      	ldr	r1, [pc, #228]	@ (8008a6c <__ieee754_powf+0x4e8>)
 8008986:	4680      	mov	r8, r0
 8008988:	4630      	mov	r0, r6
 800898a:	f7f7 fcef 	bl	800036c <__aeabi_fmul>
 800898e:	4601      	mov	r1, r0
 8008990:	4640      	mov	r0, r8
 8008992:	f7f7 fbe3 	bl	800015c <__addsf3>
 8008996:	4b36      	ldr	r3, [pc, #216]	@ (8008a70 <__ieee754_powf+0x4ec>)
 8008998:	9a01      	ldr	r2, [sp, #4]
 800899a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800899e:	f7f7 fbdd 	bl	800015c <__addsf3>
 80089a2:	9a05      	ldr	r2, [sp, #20]
 80089a4:	4606      	mov	r6, r0
 80089a6:	4610      	mov	r0, r2
 80089a8:	f7f7 fc8c 	bl	80002c4 <__aeabi_i2f>
 80089ac:	4680      	mov	r8, r0
 80089ae:	4b31      	ldr	r3, [pc, #196]	@ (8008a74 <__ieee754_powf+0x4f0>)
 80089b0:	9a01      	ldr	r2, [sp, #4]
 80089b2:	4631      	mov	r1, r6
 80089b4:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 80089b8:	4648      	mov	r0, r9
 80089ba:	f7f7 fbcf 	bl	800015c <__addsf3>
 80089be:	4651      	mov	r1, sl
 80089c0:	f7f7 fbcc 	bl	800015c <__addsf3>
 80089c4:	4641      	mov	r1, r8
 80089c6:	f7f7 fbc9 	bl	800015c <__addsf3>
 80089ca:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 80089ce:	f02b 0b0f 	bic.w	fp, fp, #15
 80089d2:	4641      	mov	r1, r8
 80089d4:	4658      	mov	r0, fp
 80089d6:	f7f7 fbbf 	bl	8000158 <__aeabi_fsub>
 80089da:	4651      	mov	r1, sl
 80089dc:	f7f7 fbbc 	bl	8000158 <__aeabi_fsub>
 80089e0:	4649      	mov	r1, r9
 80089e2:	e6a6      	b.n	8008732 <__ieee754_powf+0x1ae>
 80089e4:	2200      	movs	r2, #0
 80089e6:	e6fa      	b.n	80087de <__ieee754_powf+0x25a>
 80089e8:	2301      	movs	r3, #1
 80089ea:	e70b      	b.n	8008804 <__ieee754_powf+0x280>
 80089ec:	d148      	bne.n	8008a80 <__ieee754_powf+0x4fc>
 80089ee:	4922      	ldr	r1, [pc, #136]	@ (8008a78 <__ieee754_powf+0x4f4>)
 80089f0:	4630      	mov	r0, r6
 80089f2:	f7f7 fbb3 	bl	800015c <__addsf3>
 80089f6:	4639      	mov	r1, r7
 80089f8:	4681      	mov	r9, r0
 80089fa:	4620      	mov	r0, r4
 80089fc:	f7f7 fbac 	bl	8000158 <__aeabi_fsub>
 8008a00:	4601      	mov	r1, r0
 8008a02:	4648      	mov	r0, r9
 8008a04:	f7f7 fe6e 	bl	80006e4 <__aeabi_fcmpgt>
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	f47f aec7 	bne.w	800879c <__ieee754_powf+0x218>
 8008a0e:	2386      	movs	r3, #134	@ 0x86
 8008a10:	e03b      	b.n	8008a8a <__ieee754_powf+0x506>
 8008a12:	4a1a      	ldr	r2, [pc, #104]	@ (8008a7c <__ieee754_powf+0x4f8>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d907      	bls.n	8008a28 <__ieee754_powf+0x4a4>
 8008a18:	2100      	movs	r1, #0
 8008a1a:	4628      	mov	r0, r5
 8008a1c:	f7f7 fe44 	bl	80006a8 <__aeabi_fcmplt>
 8008a20:	3800      	subs	r0, #0
 8008a22:	bf18      	it	ne
 8008a24:	2001      	movne	r0, #1
 8008a26:	e645      	b.n	80086b4 <__ieee754_powf+0x130>
 8008a28:	d12a      	bne.n	8008a80 <__ieee754_powf+0x4fc>
 8008a2a:	4639      	mov	r1, r7
 8008a2c:	f7f7 fb94 	bl	8000158 <__aeabi_fsub>
 8008a30:	4631      	mov	r1, r6
 8008a32:	f7f7 fe4d 	bl	80006d0 <__aeabi_fcmpge>
 8008a36:	2800      	cmp	r0, #0
 8008a38:	d0e9      	beq.n	8008a0e <__ieee754_powf+0x48a>
 8008a3a:	e7ed      	b.n	8008a18 <__ieee754_powf+0x494>
 8008a3c:	001cc471 	.word	0x001cc471
 8008a40:	005db3d6 	.word	0x005db3d6
 8008a44:	08008ee0 	.word	0x08008ee0
 8008a48:	3e53f142 	.word	0x3e53f142
 8008a4c:	3e6c3255 	.word	0x3e6c3255
 8008a50:	3e8ba305 	.word	0x3e8ba305
 8008a54:	3eaaaaab 	.word	0x3eaaaaab
 8008a58:	3edb6db7 	.word	0x3edb6db7
 8008a5c:	3f19999a 	.word	0x3f19999a
 8008a60:	40400000 	.word	0x40400000
 8008a64:	3f763800 	.word	0x3f763800
 8008a68:	3f76384f 	.word	0x3f76384f
 8008a6c:	369dc3a0 	.word	0x369dc3a0
 8008a70:	08008ed0 	.word	0x08008ed0
 8008a74:	08008ed8 	.word	0x08008ed8
 8008a78:	3338aa3c 	.word	0x3338aa3c
 8008a7c:	43160000 	.word	0x43160000
 8008a80:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8008a84:	f240 809b 	bls.w	8008bbe <__ieee754_powf+0x63a>
 8008a88:	15db      	asrs	r3, r3, #23
 8008a8a:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 8008a8e:	3b7e      	subs	r3, #126	@ 0x7e
 8008a90:	411c      	asrs	r4, r3
 8008a92:	4444      	add	r4, r8
 8008a94:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 8008a98:	4961      	ldr	r1, [pc, #388]	@ (8008c20 <__ieee754_powf+0x69c>)
 8008a9a:	3b7f      	subs	r3, #127	@ 0x7f
 8008a9c:	4119      	asrs	r1, r3
 8008a9e:	4021      	ands	r1, r4
 8008aa0:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8008aa4:	f1c3 0317 	rsb	r3, r3, #23
 8008aa8:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 8008aac:	4638      	mov	r0, r7
 8008aae:	411c      	asrs	r4, r3
 8008ab0:	f1b8 0f00 	cmp.w	r8, #0
 8008ab4:	bfb8      	it	lt
 8008ab6:	4264      	neglt	r4, r4
 8008ab8:	f7f7 fb4e 	bl	8000158 <__aeabi_fsub>
 8008abc:	4607      	mov	r7, r0
 8008abe:	4631      	mov	r1, r6
 8008ac0:	4638      	mov	r0, r7
 8008ac2:	f7f7 fb4b 	bl	800015c <__addsf3>
 8008ac6:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 8008aca:	f028 080f 	bic.w	r8, r8, #15
 8008ace:	4640      	mov	r0, r8
 8008ad0:	4954      	ldr	r1, [pc, #336]	@ (8008c24 <__ieee754_powf+0x6a0>)
 8008ad2:	f7f7 fc4b 	bl	800036c <__aeabi_fmul>
 8008ad6:	4639      	mov	r1, r7
 8008ad8:	4681      	mov	r9, r0
 8008ada:	4640      	mov	r0, r8
 8008adc:	f7f7 fb3c 	bl	8000158 <__aeabi_fsub>
 8008ae0:	4601      	mov	r1, r0
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	f7f7 fb38 	bl	8000158 <__aeabi_fsub>
 8008ae8:	494f      	ldr	r1, [pc, #316]	@ (8008c28 <__ieee754_powf+0x6a4>)
 8008aea:	f7f7 fc3f 	bl	800036c <__aeabi_fmul>
 8008aee:	494f      	ldr	r1, [pc, #316]	@ (8008c2c <__ieee754_powf+0x6a8>)
 8008af0:	4606      	mov	r6, r0
 8008af2:	4640      	mov	r0, r8
 8008af4:	f7f7 fc3a 	bl	800036c <__aeabi_fmul>
 8008af8:	4601      	mov	r1, r0
 8008afa:	4630      	mov	r0, r6
 8008afc:	f7f7 fb2e 	bl	800015c <__addsf3>
 8008b00:	4607      	mov	r7, r0
 8008b02:	4601      	mov	r1, r0
 8008b04:	4648      	mov	r0, r9
 8008b06:	f7f7 fb29 	bl	800015c <__addsf3>
 8008b0a:	4649      	mov	r1, r9
 8008b0c:	4606      	mov	r6, r0
 8008b0e:	f7f7 fb23 	bl	8000158 <__aeabi_fsub>
 8008b12:	4601      	mov	r1, r0
 8008b14:	4638      	mov	r0, r7
 8008b16:	f7f7 fb1f 	bl	8000158 <__aeabi_fsub>
 8008b1a:	4631      	mov	r1, r6
 8008b1c:	4680      	mov	r8, r0
 8008b1e:	4630      	mov	r0, r6
 8008b20:	f7f7 fc24 	bl	800036c <__aeabi_fmul>
 8008b24:	4607      	mov	r7, r0
 8008b26:	4942      	ldr	r1, [pc, #264]	@ (8008c30 <__ieee754_powf+0x6ac>)
 8008b28:	f7f7 fc20 	bl	800036c <__aeabi_fmul>
 8008b2c:	4941      	ldr	r1, [pc, #260]	@ (8008c34 <__ieee754_powf+0x6b0>)
 8008b2e:	f7f7 fb13 	bl	8000158 <__aeabi_fsub>
 8008b32:	4639      	mov	r1, r7
 8008b34:	f7f7 fc1a 	bl	800036c <__aeabi_fmul>
 8008b38:	493f      	ldr	r1, [pc, #252]	@ (8008c38 <__ieee754_powf+0x6b4>)
 8008b3a:	f7f7 fb0f 	bl	800015c <__addsf3>
 8008b3e:	4639      	mov	r1, r7
 8008b40:	f7f7 fc14 	bl	800036c <__aeabi_fmul>
 8008b44:	493d      	ldr	r1, [pc, #244]	@ (8008c3c <__ieee754_powf+0x6b8>)
 8008b46:	f7f7 fb07 	bl	8000158 <__aeabi_fsub>
 8008b4a:	4639      	mov	r1, r7
 8008b4c:	f7f7 fc0e 	bl	800036c <__aeabi_fmul>
 8008b50:	493b      	ldr	r1, [pc, #236]	@ (8008c40 <__ieee754_powf+0x6bc>)
 8008b52:	f7f7 fb03 	bl	800015c <__addsf3>
 8008b56:	4639      	mov	r1, r7
 8008b58:	f7f7 fc08 	bl	800036c <__aeabi_fmul>
 8008b5c:	4601      	mov	r1, r0
 8008b5e:	4630      	mov	r0, r6
 8008b60:	f7f7 fafa 	bl	8000158 <__aeabi_fsub>
 8008b64:	4607      	mov	r7, r0
 8008b66:	4601      	mov	r1, r0
 8008b68:	4630      	mov	r0, r6
 8008b6a:	f7f7 fbff 	bl	800036c <__aeabi_fmul>
 8008b6e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008b72:	4681      	mov	r9, r0
 8008b74:	4638      	mov	r0, r7
 8008b76:	f7f7 faef 	bl	8000158 <__aeabi_fsub>
 8008b7a:	4601      	mov	r1, r0
 8008b7c:	4648      	mov	r0, r9
 8008b7e:	f7f7 fca9 	bl	80004d4 <__aeabi_fdiv>
 8008b82:	4641      	mov	r1, r8
 8008b84:	4607      	mov	r7, r0
 8008b86:	4630      	mov	r0, r6
 8008b88:	f7f7 fbf0 	bl	800036c <__aeabi_fmul>
 8008b8c:	4641      	mov	r1, r8
 8008b8e:	f7f7 fae5 	bl	800015c <__addsf3>
 8008b92:	4601      	mov	r1, r0
 8008b94:	4638      	mov	r0, r7
 8008b96:	f7f7 fadf 	bl	8000158 <__aeabi_fsub>
 8008b9a:	4631      	mov	r1, r6
 8008b9c:	f7f7 fadc 	bl	8000158 <__aeabi_fsub>
 8008ba0:	4601      	mov	r1, r0
 8008ba2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008ba6:	f7f7 fad7 	bl	8000158 <__aeabi_fsub>
 8008baa:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 8008bae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008bb2:	da06      	bge.n	8008bc2 <__ieee754_powf+0x63e>
 8008bb4:	4621      	mov	r1, r4
 8008bb6:	f000 f849 	bl	8008c4c <scalbnf>
 8008bba:	4629      	mov	r1, r5
 8008bbc:	e549      	b.n	8008652 <__ieee754_powf+0xce>
 8008bbe:	2400      	movs	r4, #0
 8008bc0:	e77d      	b.n	8008abe <__ieee754_powf+0x53a>
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	e7f9      	b.n	8008bba <__ieee754_powf+0x636>
 8008bc6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008bca:	e536      	b.n	800863a <__ieee754_powf+0xb6>
 8008bcc:	4639      	mov	r1, r7
 8008bce:	e534      	b.n	800863a <__ieee754_powf+0xb6>
 8008bd0:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8008bd4:	f43f ad23 	beq.w	800861e <__ieee754_powf+0x9a>
 8008bd8:	2502      	movs	r5, #2
 8008bda:	4648      	mov	r0, r9
 8008bdc:	f000 f832 	bl	8008c44 <fabsf>
 8008be0:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8008be4:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8008be8:	46c2      	mov	sl, r8
 8008bea:	4601      	mov	r1, r0
 8008bec:	d003      	beq.n	8008bf6 <__ieee754_powf+0x672>
 8008bee:	f1b8 0f00 	cmp.w	r8, #0
 8008bf2:	f47f ad43 	bne.w	800867c <__ieee754_powf+0xf8>
 8008bf6:	2c00      	cmp	r4, #0
 8008bf8:	da04      	bge.n	8008c04 <__ieee754_powf+0x680>
 8008bfa:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008bfe:	f7f7 fc69 	bl	80004d4 <__aeabi_fdiv>
 8008c02:	4601      	mov	r1, r0
 8008c04:	2e00      	cmp	r6, #0
 8008c06:	f6bf ad18 	bge.w	800863a <__ieee754_powf+0xb6>
 8008c0a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8008c0e:	ea58 0805 	orrs.w	r8, r8, r5
 8008c12:	f47f ad2e 	bne.w	8008672 <__ieee754_powf+0xee>
 8008c16:	4608      	mov	r0, r1
 8008c18:	f7f7 fa9e 	bl	8000158 <__aeabi_fsub>
 8008c1c:	4601      	mov	r1, r0
 8008c1e:	e4f8      	b.n	8008612 <__ieee754_powf+0x8e>
 8008c20:	ff800000 	.word	0xff800000
 8008c24:	3f317200 	.word	0x3f317200
 8008c28:	3f317218 	.word	0x3f317218
 8008c2c:	35bfbe8c 	.word	0x35bfbe8c
 8008c30:	3331bb4c 	.word	0x3331bb4c
 8008c34:	35ddea0e 	.word	0x35ddea0e
 8008c38:	388ab355 	.word	0x388ab355
 8008c3c:	3b360b61 	.word	0x3b360b61
 8008c40:	3e2aaaab 	.word	0x3e2aaaab

08008c44 <fabsf>:
 8008c44:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008c48:	4770      	bx	lr
	...

08008c4c <scalbnf>:
 8008c4c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8008c50:	b538      	push	{r3, r4, r5, lr}
 8008c52:	4603      	mov	r3, r0
 8008c54:	460d      	mov	r5, r1
 8008c56:	4604      	mov	r4, r0
 8008c58:	d02e      	beq.n	8008cb8 <scalbnf+0x6c>
 8008c5a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8008c5e:	d304      	bcc.n	8008c6a <scalbnf+0x1e>
 8008c60:	4601      	mov	r1, r0
 8008c62:	f7f7 fa7b 	bl	800015c <__addsf3>
 8008c66:	4603      	mov	r3, r0
 8008c68:	e026      	b.n	8008cb8 <scalbnf+0x6c>
 8008c6a:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8008c6e:	d118      	bne.n	8008ca2 <scalbnf+0x56>
 8008c70:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8008c74:	f7f7 fb7a 	bl	800036c <__aeabi_fmul>
 8008c78:	4a17      	ldr	r2, [pc, #92]	@ (8008cd8 <scalbnf+0x8c>)
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	4295      	cmp	r5, r2
 8008c7e:	db0c      	blt.n	8008c9a <scalbnf+0x4e>
 8008c80:	4604      	mov	r4, r0
 8008c82:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8008c86:	3a19      	subs	r2, #25
 8008c88:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8008c8c:	428d      	cmp	r5, r1
 8008c8e:	dd0a      	ble.n	8008ca6 <scalbnf+0x5a>
 8008c90:	4912      	ldr	r1, [pc, #72]	@ (8008cdc <scalbnf+0x90>)
 8008c92:	4618      	mov	r0, r3
 8008c94:	f361 001e 	bfi	r0, r1, #0, #31
 8008c98:	e000      	b.n	8008c9c <scalbnf+0x50>
 8008c9a:	4911      	ldr	r1, [pc, #68]	@ (8008ce0 <scalbnf+0x94>)
 8008c9c:	f7f7 fb66 	bl	800036c <__aeabi_fmul>
 8008ca0:	e7e1      	b.n	8008c66 <scalbnf+0x1a>
 8008ca2:	0dd2      	lsrs	r2, r2, #23
 8008ca4:	e7f0      	b.n	8008c88 <scalbnf+0x3c>
 8008ca6:	1951      	adds	r1, r2, r5
 8008ca8:	29fe      	cmp	r1, #254	@ 0xfe
 8008caa:	dcf1      	bgt.n	8008c90 <scalbnf+0x44>
 8008cac:	2900      	cmp	r1, #0
 8008cae:	dd05      	ble.n	8008cbc <scalbnf+0x70>
 8008cb0:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8008cb4:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8008cb8:	4618      	mov	r0, r3
 8008cba:	bd38      	pop	{r3, r4, r5, pc}
 8008cbc:	f111 0f16 	cmn.w	r1, #22
 8008cc0:	da01      	bge.n	8008cc6 <scalbnf+0x7a>
 8008cc2:	4907      	ldr	r1, [pc, #28]	@ (8008ce0 <scalbnf+0x94>)
 8008cc4:	e7e5      	b.n	8008c92 <scalbnf+0x46>
 8008cc6:	f101 0019 	add.w	r0, r1, #25
 8008cca:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8008cce:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8008cd2:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8008cd6:	e7e1      	b.n	8008c9c <scalbnf+0x50>
 8008cd8:	ffff3cb0 	.word	0xffff3cb0
 8008cdc:	7149f2ca 	.word	0x7149f2ca
 8008ce0:	0da24260 	.word	0x0da24260

08008ce4 <with_errnof>:
 8008ce4:	b538      	push	{r3, r4, r5, lr}
 8008ce6:	4604      	mov	r4, r0
 8008ce8:	460d      	mov	r5, r1
 8008cea:	f7ff fbbd 	bl	8008468 <__errno>
 8008cee:	6005      	str	r5, [r0, #0]
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	bd38      	pop	{r3, r4, r5, pc}

08008cf4 <xflowf>:
 8008cf4:	b508      	push	{r3, lr}
 8008cf6:	b140      	cbz	r0, 8008d0a <xflowf+0x16>
 8008cf8:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8008cfc:	f7f7 fb36 	bl	800036c <__aeabi_fmul>
 8008d00:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008d04:	2122      	movs	r1, #34	@ 0x22
 8008d06:	f7ff bfed 	b.w	8008ce4 <with_errnof>
 8008d0a:	4608      	mov	r0, r1
 8008d0c:	e7f6      	b.n	8008cfc <xflowf+0x8>

08008d0e <__math_uflowf>:
 8008d0e:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8008d12:	f7ff bfef 	b.w	8008cf4 <xflowf>

08008d16 <__math_oflowf>:
 8008d16:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 8008d1a:	f7ff bfeb 	b.w	8008cf4 <xflowf>
	...

08008d20 <__ieee754_sqrtf>:
 8008d20:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8008d24:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8008d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	4604      	mov	r4, r0
 8008d30:	d30a      	bcc.n	8008d48 <__ieee754_sqrtf+0x28>
 8008d32:	4601      	mov	r1, r0
 8008d34:	f7f7 fb1a 	bl	800036c <__aeabi_fmul>
 8008d38:	4601      	mov	r1, r0
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	f7f7 fa0e 	bl	800015c <__addsf3>
 8008d40:	4604      	mov	r4, r0
 8008d42:	4620      	mov	r0, r4
 8008d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d48:	2a00      	cmp	r2, #0
 8008d4a:	d0fa      	beq.n	8008d42 <__ieee754_sqrtf+0x22>
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	da06      	bge.n	8008d5e <__ieee754_sqrtf+0x3e>
 8008d50:	4601      	mov	r1, r0
 8008d52:	f7f7 fa01 	bl	8000158 <__aeabi_fsub>
 8008d56:	4601      	mov	r1, r0
 8008d58:	f7f7 fbbc 	bl	80004d4 <__aeabi_fdiv>
 8008d5c:	e7f0      	b.n	8008d40 <__ieee754_sqrtf+0x20>
 8008d5e:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8008d62:	d03c      	beq.n	8008dde <__ieee754_sqrtf+0xbe>
 8008d64:	15c2      	asrs	r2, r0, #23
 8008d66:	2400      	movs	r4, #0
 8008d68:	2019      	movs	r0, #25
 8008d6a:	4626      	mov	r6, r4
 8008d6c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8008d70:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008d74:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8008d78:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008d7c:	07d2      	lsls	r2, r2, #31
 8008d7e:	bf58      	it	pl
 8008d80:	005b      	lslpl	r3, r3, #1
 8008d82:	106d      	asrs	r5, r5, #1
 8008d84:	005b      	lsls	r3, r3, #1
 8008d86:	1872      	adds	r2, r6, r1
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	bfcf      	iteee	gt
 8008d8c:	461a      	movgt	r2, r3
 8008d8e:	1856      	addle	r6, r2, r1
 8008d90:	1864      	addle	r4, r4, r1
 8008d92:	1a9a      	suble	r2, r3, r2
 8008d94:	3801      	subs	r0, #1
 8008d96:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8008d9a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008d9e:	d1f2      	bne.n	8008d86 <__ieee754_sqrtf+0x66>
 8008da0:	b1ba      	cbz	r2, 8008dd2 <__ieee754_sqrtf+0xb2>
 8008da2:	4e15      	ldr	r6, [pc, #84]	@ (8008df8 <__ieee754_sqrtf+0xd8>)
 8008da4:	4f15      	ldr	r7, [pc, #84]	@ (8008dfc <__ieee754_sqrtf+0xdc>)
 8008da6:	6830      	ldr	r0, [r6, #0]
 8008da8:	6839      	ldr	r1, [r7, #0]
 8008daa:	f7f7 f9d5 	bl	8000158 <__aeabi_fsub>
 8008dae:	f8d6 8000 	ldr.w	r8, [r6]
 8008db2:	4601      	mov	r1, r0
 8008db4:	4640      	mov	r0, r8
 8008db6:	f7f7 fc81 	bl	80006bc <__aeabi_fcmple>
 8008dba:	b150      	cbz	r0, 8008dd2 <__ieee754_sqrtf+0xb2>
 8008dbc:	6830      	ldr	r0, [r6, #0]
 8008dbe:	6839      	ldr	r1, [r7, #0]
 8008dc0:	f7f7 f9cc 	bl	800015c <__addsf3>
 8008dc4:	6836      	ldr	r6, [r6, #0]
 8008dc6:	4601      	mov	r1, r0
 8008dc8:	4630      	mov	r0, r6
 8008dca:	f7f7 fc6d 	bl	80006a8 <__aeabi_fcmplt>
 8008dce:	b170      	cbz	r0, 8008dee <__ieee754_sqrtf+0xce>
 8008dd0:	3402      	adds	r4, #2
 8008dd2:	1064      	asrs	r4, r4, #1
 8008dd4:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8008dd8:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8008ddc:	e7b1      	b.n	8008d42 <__ieee754_sqrtf+0x22>
 8008dde:	005b      	lsls	r3, r3, #1
 8008de0:	0218      	lsls	r0, r3, #8
 8008de2:	460a      	mov	r2, r1
 8008de4:	f101 0101 	add.w	r1, r1, #1
 8008de8:	d5f9      	bpl.n	8008dde <__ieee754_sqrtf+0xbe>
 8008dea:	4252      	negs	r2, r2
 8008dec:	e7bb      	b.n	8008d66 <__ieee754_sqrtf+0x46>
 8008dee:	3401      	adds	r4, #1
 8008df0:	f024 0401 	bic.w	r4, r4, #1
 8008df4:	e7ed      	b.n	8008dd2 <__ieee754_sqrtf+0xb2>
 8008df6:	bf00      	nop
 8008df8:	08008eec 	.word	0x08008eec
 8008dfc:	08008ee8 	.word	0x08008ee8

08008e00 <_init>:
 8008e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e02:	bf00      	nop
 8008e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e06:	bc08      	pop	{r3}
 8008e08:	469e      	mov	lr, r3
 8008e0a:	4770      	bx	lr

08008e0c <_fini>:
 8008e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e0e:	bf00      	nop
 8008e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e12:	bc08      	pop	{r3}
 8008e14:	469e      	mov	lr, r3
 8008e16:	4770      	bx	lr
