

================================================================
== Vitis HLS Report for 'svd_top1'
================================================================
* Date:           Thu Apr 27 00:11:00 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        svd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.410 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   318304|   318304|  3.183 ms|  3.183 ms|  318305|  318305|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                       |                                                            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                Instance                               |                           Module                           |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_fu_404  |svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s  |   314176|   314176|  3.142 ms|  3.142 ms|  314176|  314176|     none|
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- a_row_loop_a_col_loop  |     1025|     1025|         3|          1|          1|  1024|       yes|
        |- s_row_loop_s_col_loop  |     1025|     1025|         3|          1|          1|  1024|       yes|
        |- u_row_loop_u_col_loop  |     1025|     1025|         3|          1|          1|  1024|       yes|
        |- v_row_loop_v_col_loop  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      414|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       14|    81|    27141|    42215|    -|
|Memory               |        8|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      657|    -|
|Register             |        -|     -|      571|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       22|    81|    27712|    43286|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     3|        3|       10|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                Instance                               |                           Module                           | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                                                        |control_s_axi                                               |        0|   0|    348|    616|    0|
    |gmem_m_axi_U                                                           |gmem_m_axi                                                  |        2|   0|    512|    580|    0|
    |grp_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_fu_404  |svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s  |       12|  81|  26281|  41019|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                  |                                                            |       14|  81|  27141|  42215|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |a_i_U  |a_i    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |s_i_U  |s_i    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |u_i_U  |s_i    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v_i_U  |s_i    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |        8|  0|   0|    0|  4096|  128|     4|       131072|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_432_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln58_fu_444_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln60_fu_494_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln61_fu_488_p2                 |         +|   0|  0|  17|          10|          10|
    |add_ln69_1_fu_528_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln69_fu_540_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln71_fu_595_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln72_fu_584_p2                 |         +|   0|  0|  17|          10|          10|
    |add_ln75_1_fu_625_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln75_fu_637_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln77_fu_692_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln78_fu_681_p2                 |         +|   0|  0|  17|          10|          10|
    |add_ln81_1_fu_722_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln81_fu_734_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln83_fu_789_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln84_fu_778_p2                 |         +|   0|  0|  17|          10|          10|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state32_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_438_p2                |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln60_fu_450_p2                |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln69_fu_534_p2                |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln71_fu_546_p2                |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln75_fu_631_p2                |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln77_fu_643_p2                |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln81_fu_728_p2                |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln83_fu_740_p2                |      icmp|   0|  0|  10|           6|           7|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |select_ln58_1_fu_464_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln58_fu_456_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln69_1_fu_560_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln69_fu_552_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln75_1_fu_657_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln75_fu_649_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln81_1_fu_754_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln81_fu_746_p3              |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 414|         229|         177|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_i_address0                  |   14|          3|   10|         30|
    |a_i_ce0                       |   14|          3|    1|          3|
    |a_i_ce1                       |    9|          2|    1|          2|
    |ap_NS_fsm                     |  145|         30|    1|         30|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_r_1_phi_fu_320_p4  |    9|          2|    6|         12|
    |ap_phi_mux_r_2_phi_fu_353_p4  |    9|          2|    6|         12|
    |ap_phi_mux_r_3_phi_fu_386_p4  |    9|          2|    6|         12|
    |ap_phi_mux_r_phi_fu_287_p4    |    9|          2|    6|         12|
    |c_1_reg_327                   |    9|          2|    6|         12|
    |c_2_reg_360                   |    9|          2|    6|         12|
    |c_3_reg_393                   |    9|          2|    6|         12|
    |c_reg_294                     |    9|          2|    6|         12|
    |gmem_AWADDR                   |   20|          4|   64|        256|
    |gmem_WDATA                    |   20|          4|   32|        128|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_AW                 |    9|          2|    1|          2|
    |gmem_blk_n_B                  |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |gmem_blk_n_W                  |    9|          2|    1|          2|
    |indvar_flatten15_reg_338      |    9|          2|   11|         22|
    |indvar_flatten23_reg_371      |    9|          2|   11|         22|
    |indvar_flatten7_reg_305       |    9|          2|   11|         22|
    |indvar_flatten_reg_272        |    9|          2|   11|         22|
    |r_1_reg_316                   |    9|          2|    6|         12|
    |r_2_reg_349                   |    9|          2|    6|         12|
    |r_3_reg_382                   |    9|          2|    6|         12|
    |r_reg_283                     |    9|          2|    6|         12|
    |s_i_address0                  |   14|          3|   10|         30|
    |s_i_ce0                       |   14|          3|    1|          3|
    |s_i_ce1                       |    9|          2|    1|          2|
    |s_i_we0                       |    9|          2|    1|          2|
    |s_i_we1                       |    9|          2|    1|          2|
    |u_i_address0                  |   14|          3|   10|         30|
    |u_i_ce0                       |   14|          3|    1|          3|
    |u_i_ce1                       |    9|          2|    1|          2|
    |u_i_we0                       |    9|          2|    1|          2|
    |u_i_we1                       |    9|          2|    1|          2|
    |v_i_address0                  |   14|          3|   10|         30|
    |v_i_ce0                       |   14|          3|    1|          3|
    |v_i_ce1                       |    9|          2|    1|          2|
    |v_i_we0                       |    9|          2|    1|          2|
    |v_i_we1                       |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  657|        142|  281|        826|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                        | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |S_read_reg_809                                                                      |  64|   0|   64|          0|
    |U_read_reg_804                                                                      |  64|   0|   64|          0|
    |V_read_reg_799                                                                      |  64|   0|   64|          0|
    |add_ln61_reg_834                                                                    |  10|   0|   10|          0|
    |add_ln61_reg_834_pp0_iter1_reg                                                      |  10|   0|   10|          0|
    |ap_CS_fsm                                                                           |  29|   0|   29|          0|
    |ap_done_reg                                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                                             |   1|   0|    1|          0|
    |c_1_reg_327                                                                         |   6|   0|    6|          0|
    |c_2_reg_360                                                                         |   6|   0|    6|          0|
    |c_3_reg_393                                                                         |   6|   0|    6|          0|
    |c_reg_294                                                                           |   6|   0|    6|          0|
    |gmem_addr_read_reg_844                                                              |  32|   0|   32|          0|
    |gmem_addr_reg_814                                                                   |  64|   0|   64|          0|
    |grp_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_fu_404_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln58_reg_825                                                                   |   1|   0|    1|          0|
    |icmp_ln58_reg_825_pp0_iter1_reg                                                     |   1|   0|    1|          0|
    |icmp_ln69_reg_860                                                                   |   1|   0|    1|          0|
    |icmp_ln69_reg_860_pp1_iter1_reg                                                     |   1|   0|    1|          0|
    |icmp_ln75_reg_895                                                                   |   1|   0|    1|          0|
    |icmp_ln75_reg_895_pp2_iter1_reg                                                     |   1|   0|    1|          0|
    |icmp_ln81_reg_930                                                                   |   1|   0|    1|          0|
    |icmp_ln81_reg_930_pp3_iter1_reg                                                     |   1|   0|    1|          0|
    |indvar_flatten15_reg_338                                                            |  11|   0|   11|          0|
    |indvar_flatten23_reg_371                                                            |  11|   0|   11|          0|
    |indvar_flatten7_reg_305                                                             |  11|   0|   11|          0|
    |indvar_flatten_reg_272                                                              |  11|   0|   11|          0|
    |r_1_reg_316                                                                         |   6|   0|    6|          0|
    |r_2_reg_349                                                                         |   6|   0|    6|          0|
    |r_3_reg_382                                                                         |   6|   0|    6|          0|
    |r_reg_283                                                                           |   6|   0|    6|          0|
    |s_i_load_reg_879                                                                    |  32|   0|   32|          0|
    |select_ln58_1_reg_829                                                               |   6|   0|    6|          0|
    |select_ln69_1_reg_864                                                               |   6|   0|    6|          0|
    |select_ln75_1_reg_899                                                               |   6|   0|    6|          0|
    |select_ln81_1_reg_934                                                               |   6|   0|    6|          0|
    |u_i_load_reg_914                                                                    |  32|   0|   32|          0|
    |v_i_load_reg_949                                                                    |  32|   0|   32|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                               | 571|   0|  571|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   64|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    8|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   64|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|      svd_top1|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|      svd_top1|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|      svd_top1|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

