
rsp2_init.c,812
#define EXC_SW_NMI 71,2112
#define EXC_UNKNOWN_RESET 72,2164
struct mtestvals mtestvals90,2716
#define NUM_MTEST_VALS 99,2927
#define NVRAM_TEST_START 100,2997
#define NVRAM_TEST_END 101,3085
#define RAM_TEST_START 102,3132
#define RAM_TEST_END 103,3182
#define INITIAL_SHMEM_CONTROL 112,3455
#define INITIAL_CONTROL 113,3544
#define CACHE_SIZE 114,3613
#define MAX_SLOTS 118,3691
#define SLOT_EMPTY 119,3728
#define FCI_RSP1_CONTROLLER 120,3765
#define COMPUTE_DBUS_ADDRESS(COMPUTE_DBUS_ADDRESS121,3802
init(140,4601
init_soft_reset(448,12621
reset_io(499,13939
flush_io_wb(514,14268
flush_dram_wb(524,14439
flush_shmem_wb(533,14530
flush_all_wb(542,14612
save_reset_reason(554,14799
get_reset_reason(564,14961
stop_irsp_ips(576,15072
wr_ena_nvram(610,15879
wr_prot_nvram(616,15916
