// Seed: 86160092
module module_0 (
    output supply1 id_0
);
  initial id_0 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    output supply1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wire id_13,
    input wire id_14
);
  assign (pull1, weak0) id_7 = 1'b0;
  module_0 modCall_1 (id_8);
  assign modCall_1.type_0 = 0;
  wor id_16, id_17, id_18;
  tri0 id_19;
  assign id_19 = id_18 ^ id_6;
endmodule
