Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sat Apr 17 23:38:51 2021
| Host             : DESKTOP-O25IKCM running 64-bit major release  (build 9200)
| Command          : report_power -file OV7670_QVGA_wrapper_power_routed.rpt -pb OV7670_QVGA_wrapper_power_summary_routed.pb -rpx OV7670_QVGA_wrapper_power_routed.rpx
| Design           : OV7670_QVGA_wrapper
| Device           : xc7z007sclg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.422        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.298        |
| Device Static (W)        | 0.124        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 68.6         |
| Junction Temperature (C) | 41.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        8 |       --- |             --- |
| Slice Logic             |    <0.001 |     2738 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      981 |     14400 |            6.81 |
|   CARRY4                |    <0.001 |       39 |      4400 |            0.89 |
|   Register              |    <0.001 |     1038 |     28800 |            3.60 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |    <0.001 |       45 |     17600 |            0.26 |
|   LUT as Shift Register |    <0.001 |       72 |      6000 |            1.20 |
|   Others                |     0.000 |      325 |       --- |             --- |
| Signals                 |     0.002 |     2266 |       --- |             --- |
| Block RAM               |     0.003 |     48.5 |        50 |           97.00 |
| MMCM                    |     0.106 |        1 |         2 |           50.00 |
| I/O                     |     0.005 |       35 |        54 |           64.81 |
| PS7                     |     1.178 |        1 |       --- |             --- |
| Static Power            |     0.124 |          |           |                 |
| Total                   |     1.422 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.009 |      0.008 |
| Vccaux    |       1.800 |     0.066 |       0.059 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.692 |       0.665 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+----------------------------------------------------------------+-----------------+
| Clock                            | Domain                                                         | Constraint (ns) |
+----------------------------------+----------------------------------------------------------------+-----------------+
| clk_fpga_0                       | OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_fpga_1                       | OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK1              |            10.0 |
| clk_fpga_1                       | OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            10.0 |
| clk_out1_OV7670_QVGA_clk_wiz_0_0 | OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0  |            20.0 |
| clk_out2_OV7670_QVGA_clk_wiz_0_0 | OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0  |            40.0 |
| clkfbout_OV7670_QVGA_clk_wiz_0_0 | OV7670_QVGA_i/clk_wiz_0/inst/clkfbout_OV7670_QVGA_clk_wiz_0_0  |            10.0 |
+----------------------------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| OV7670_QVGA_wrapper      |     1.298 |
|   OV7670_QVGA_i          |     1.293 |
|     blk_mem_gen_0        |     0.003 |
|       U0                 |     0.003 |
|     clk_wiz_0            |     0.106 |
|       inst               |     0.106 |
|     processing_system7_0 |     1.178 |
|       inst               |     1.178 |
|     ps7_0_axi_periph     |     0.003 |
|       s01_couplers       |     0.002 |
+--------------------------+-----------+


