/*
 * Copyright (c) 2020-2021, SERI Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date             Author      Notes
 * 2021-10-29       Lyons       first version
 * 2022-04-04       Lyons       v2.0
 * 2023-06-14       Lyons       v3.0
 */

`ifdef TESTBENCH_VCS
`include "pa_chip_param.v"
`else
`include "../pa_chip_param.v"
`endif

module pa_core_clint (
    input  wire                         clk_i,
    input  wire                         rst_n_i,

    input  wire                         inst_set_i,  // indicate instruction set, [0], only support rv32i yet
    input  wire [2:0]                   inst_func_i, // indicate instruction func, [6:4], only 3-bits

    input  wire [`ADDR_BUS_WIDTH-1:0]   pc_i,
    input  wire [`DATA_BUS_WIDTH-1:0]   inst_i,

    input  wire [`DATA_BUS_WIDTH-1:0]   csr_mtvec_i,
    input  wire [`DATA_BUS_WIDTH-1:0]   csr_mepc_i,
    input  wire [`DATA_BUS_WIDTH-1:0]   csr_mstatus_i,

    input  wire                         irq_i,

    input  wire                         jump_flag_i,
    input  wire [`DATA_BUS_WIDTH-1:0]   jump_addr_i,
    input  wire                         hold_flag_i,

    // PRECISE-INT: PC of the next instruction that should run after the
    // currently-completing one in EX. Computed by TOP as:
    //     exu_jump_flag ? exu_jump_addr : (ifu_inst_addr - 4)
    // i.e. taken jump target if EX is jumping, otherwise the inst sitting
    // in ID (which is exu_pc + 4 = ifu_inst_addr - 4).
    input  wire [`ADDR_BUS_WIDTH-1:0]   next_pc_i,

    // PRECISE-INT: high on cycles where EX has a valid (non-flushed) single-
    // cycle instruction completing and no multi-cycle work (mem / div / mul)
    // is in flight. This is the precise-interrupt safe boundary: any pending
    // writeback this cycle WILL commit at the next posedge, and the inst
    // currently in ID can be cleanly squashed by int_hold.
    input  wire                         inst_retire_i,

    output wire [`CSR_BUS_WIDTH-1:0]    csr_waddr_o,
    output wire                         csr_waddr_vld_o,
    output wire [`DATA_BUS_WIDTH-1:0]   csr_wdata_o,

    output wire                         hold_flag_o,

    output wire                         jump_flag_o,
    output wire [`DATA_BUS_WIDTH-1:0]   jump_addr_o
);


// value of 'int_state'

localparam INT_STATE_IDLE               = 2'd0;
localparam INT_STATE_MCALL              = 2'd1;
localparam INT_STATE_MRET               = 2'd2;

// value of 'int_type'

localparam INT_TYPE_NONE                = 2'b00;
localparam INT_TYPE_EXCEPTION           = 2'b01;
localparam INT_TYPE_INTERRUPT           = 2'b10;

// value of 'csr_state'

localparam CSR_STATE_IDLE               = 3'd0;
localparam CSR_STATE_MEPC               = 3'd2;
localparam CSR_STATE_MSTATUS            = 3'd3;
localparam CSR_STATE_MCAUSE             = 3'd4;
localparam CSR_STATE_MRET               = 3'd5;


reg  [1:0]                              int_state;
reg  [1:0]                              int_type;

reg  [2:0]                              csr_state;

wire                                    inst_set_rvi;

assign inst_set_rvi  = inst_set_i;

wire                                    global_int_en;
wire                                    global_int_si;

assign global_int_en = csr_mstatus_i[3];  // MIE

// 'op_xxx' is equal to zero when it is Non-ecall/ebreak/mret inst

wire                                    op_ecall;
wire                                    op_ebreak;
wire                                    op_mret;
reg                                     mret_pending;

wire                                    mret_request;
wire                                    mret_ready;
wire                                    irq_retire_safe;

// TODO-1: Decode trap-related instructions.
// Use inst_set_rvi as the common enable for all three decoded ops:
// inst_func_i[2] selects ecall, inst_func_i[1] selects ebreak,
// and inst_func_i[0] selects mret.
assign op_ecall  = `INVALID;
assign op_ebreak = `INVALID;
assign op_mret   = `INVALID;

// TODO-2: Defer mret until the pipeline reaches a safe return boundary.
// mret_request must combine the current decoded mret with a saved request.
// mret_ready must also require that neither hold_flag_i nor jump_flag_i is set.
// irq_retire_safe must reject interrupt entry while a deferred mret is pending
// or while the CSR state machine is not idle.
assign mret_request    = `INVALID;
assign mret_ready      = `INVALID;
assign irq_retire_safe = `INVALID;

// Save an mret that arrives while mret_ready is false. Clear the saved request
// only after that pending request reaches a ready cycle. The reset value is
// already provided; replace the placeholder update with the required priority.
always @ (posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) begin
        mret_pending <= `INVALID;
    end
    else begin
        mret_pending <= `INVALID;
    end
end

wire [1:0]                                  irq_1r;
pa_dff_rst_0 #(2)                       dff_irq_1r (clk_i, rst_n_i, `VALID, {irq_1r[0], irq_i}, irq_1r);

// 'irq_vld' is valid during the csr-handle cycle

wire                                    irq_vld;
reg                                     irq_vld_t;
reg                                     irq_pending;

always @ (posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) begin
        irq_vld_t <= `INVALID;
    end
    else begin
        if (int_state == INT_STATE_IDLE) begin
            irq_vld_t <= `INVALID;
        end
        else begin
            irq_vld_t <= irq_vld;
        end
    end
end

// TODO-3: Generate a valid IRQ event.
// irq_vld should be true when a previous IRQ event is kept in irq_vld_t,
// or when irq_i has a rising edge detected by ~irq_1r[1] && irq_1r[0].
assign irq_vld = `INVALID;

always @ (posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) begin
        irq_pending <= `INVALID;
    end
    else if (csr_state == CSR_STATE_MCAUSE) begin
        irq_pending <= `INVALID;
    end
    else if (global_int_en && irq_vld) begin
        // TODO-4: Latch an enabled external interrupt as pending.
        // This branch already means global_int_en && irq_vld is true, so
        // set irq_pending to the valid value.
        irq_pending <= `INVALID;
    end
end

always @ (*) begin
    if (!rst_n_i) begin
        int_state <= INT_STATE_IDLE;
        int_type  <= INT_TYPE_NONE;
    end
    else begin
        // TODO-5: Choose current interrupt state/type.
        // Implement this priority chain exactly:
        // mret_request -> INT_STATE_MRET with exception type;
        // ecall/ebreak -> INT_STATE_MCALL with exception type;
        // irq_pending or an enabled new IRQ -> INT_STATE_MCALL with interrupt type;
        // otherwise -> idle with no interrupt type.
        int_state = INT_STATE_IDLE;
        int_type  = INT_TYPE_NONE;
    end
end

wire [`DATA_BUS_WIDTH-1:0]              exception_addr;
wire [`DATA_BUS_WIDTH-1:0]              interrupt_addr;

// TODO-6: Calculate the exception address written into mepc.
// The current pipeline convention uses pc_i - 8; express it as
// pc_i + 32'hffff_fff8 so the result stays DATA_BUS_WIDTH wide.
assign exception_addr[`DATA_BUS_WIDTH-1:0] = `ZERO_WORD;
// PRECISE-INT: mepc for an interrupt = address of the next instruction that
// should run after the interrupt returns. TOP computes this value and provides
// it as next_pc_i. It already accounts for both sequential PC+4 and any jump
// that just retired:
//   - last EX inst was sequential  -> next_pc_i = retired_pc + 4
//   - last EX inst was a taken jmp -> next_pc_i = jump_target (PCGEN updated)
// Do not use jump_addr_i directly here: a non-jump retiring instruction also
// needs a correct resume PC, and TOP has already normalized both cases into
// next_pc_i.
// TODO-7: Calculate the interrupt return address written into mepc.
// Use next_pc_i directly. Do not use jump_addr_i here.
assign interrupt_addr[`DATA_BUS_WIDTH-1:0] = `ZERO_WORD;

wire [`DATA_BUS_WIDTH-1:0]              break_addr_soft;
wire [`DATA_BUS_WIDTH-1:0]              break_addr_ext;
wire [`DATA_BUS_WIDTH-1:0]              break_addr_next;
wire [`DATA_BUS_WIDTH-1:0]              break_addr;

// TODO-8: Select mepc write data for exceptions.
// Output exception_addr when int_type[0] is set and either op_ecall or
// op_ebreak is active. Use DATA_BUS_WIDTH-wide masking for each case.
assign break_addr_soft[`DATA_BUS_WIDTH-1:0]  = `ZERO_WORD;

// TODO-9: Select mepc write data for external interrupts.
// Output interrupt_addr when this is an interrupt, not an exception:
// int_type[1] & ~int_type[0].
assign break_addr_ext[`DATA_BUS_WIDTH-1:0]   = `ZERO_WORD;

assign break_addr_next[`DATA_BUS_WIDTH-1:0] = break_addr_soft
                                            | break_addr_ext;

wire [`DATA_BUS_WIDTH-1:0]              break_cause_soft;
wire [`DATA_BUS_WIDTH-1:0]              break_cause_ext;
wire [`DATA_BUS_WIDTH-1:0]              break_cause_next;
wire [`DATA_BUS_WIDTH-1:0]              break_cause;
wire                                    trap_capture;
wire                                    trap_ready;

// TODO-10: Select mcause write data for ecall and ebreak.
// For exception type, ecall writes 32'd11 and ebreak writes 32'd3.
// Guard both values with int_type[0].
assign break_cause_soft[`DATA_BUS_WIDTH-1:0] = `ZERO_WORD;

// TODO-11: Select mcause write data for external machine interrupt.
// External machine interrupt writes 32'h8000_0003 when
// int_type[1] & ~int_type[0] is true.
assign break_cause_ext[`DATA_BUS_WIDTH-1:0]  = `ZERO_WORD;

assign break_cause_next[`DATA_BUS_WIDTH-1:0] = break_cause_soft
                                             | break_cause_ext;

// PRECISE-INT trap entry condition.
//
// EXCEPTION (ecall/ebreak): same precise-boundary rule. ecall/ebreak only
// reach EX as a real instruction with no pending mem op, so requiring
// !jump_flag_i && !hold_flag_i is naturally satisfied; we keep that gate
// for safety.
//
// INTERRUPT (external): the trap is captured on ANY instruction-retire
// cycle, not just on jumps. inst_retire_i is asserted by TOP exactly on
// cycles where the EX-stage instruction is committing (any of: reg
// writeback, store, taken jump, or just a "valid single-cycle inst that
// finishes this cycle"), and no multi-cycle work is pending.
//
// At that moment:
//   * The completing inst's writeback (if any) WILL latch at posedge,
//     because int_hold_flag is still 0 this cycle (rtu_reg_waddr_vld
//     gating in TOP only kicks in once int_hold_flag rises).
//   * next_pc_i is the PC of the instruction that should run next:
//        - if EX is a taken jump  -> jump target
//        - otherwise              -> exu_pc + 4 = ifu_inst_addr - 4
//   * That value gets latched into break_addr (== mepc) here, so when the
//     handler executes mret we resume exactly at the inst that did NOT
//     commit yet -- precise-interrupt semantics.
// TODO-12: Decide when the return address/cause can be captured.
// First require INT_STATE_MCALL and CSR_STATE_IDLE.
// For exceptions, also require no jump or hold conflict.
// For interrupts, require irq_retire_safe so a deferred mret cannot be
// interrupted before its safe return boundary.
assign trap_capture = `INVALID;

// TODO-13: Decide when CSR state machine may enter MEPC write.
// In this precise-interrupt design, trap_ready should directly follow
// trap_capture without adding another condition.
assign trap_ready   = `INVALID;

pa_dff_rst_0 #(`DATA_BUS_WIDTH)         dff_break_addr (clk_i, rst_n_i,
                                                        trap_capture,
                                                        break_addr_next,
                                                        break_addr);

pa_dff_rst_0 #(`DATA_BUS_WIDTH)         dff_break_cause (clk_i, rst_n_i,
                                                         trap_capture,
                                                         break_cause_next,
                                                         break_cause);

// PRECISE-INT csr_state FSM.
//
// The "wait for jump" state from the old design is gone. Interrupt entry is
// now driven by inst_retire_i, so the trap is only taken at a precise
// pipeline boundary.
//
// Once we leave IDLE we walk the deterministic CSR-write sequence:
//     MEPC -> MSTATUS -> MCAUSE -> IDLE       (trap entry)
//     MRET  -> IDLE                            (mret retire)
always @ (posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) begin
        csr_state   <= CSR_STATE_IDLE;
    end
    else begin
    case (csr_state)
        CSR_STATE_IDLE    : begin
        case (int_state)
            INT_STATE_MCALL : begin
                if (trap_ready) csr_state <= CSR_STATE_MEPC;
            end
            INT_STATE_MRET  : begin
                // TODO-14: Enter MRET only when the saved/current request is
                // ready and no older hold or jump conflict remains.
                if (`INVALID) csr_state <= CSR_STATE_MRET;
            end
        endcase
        end

        CSR_STATE_MEPC    : csr_state <= CSR_STATE_MSTATUS;
        CSR_STATE_MSTATUS : csr_state <= CSR_STATE_MCAUSE;
        CSR_STATE_MCAUSE  : csr_state <= CSR_STATE_IDLE;

        CSR_STATE_MRET    : csr_state <= CSR_STATE_IDLE;

        default : begin
            csr_state <= CSR_STATE_IDLE;
        end
    endcase
    end
end

reg  [`CSR_BUS_WIDTH-1:0]               csr_waddr;
reg                                     csr_waddr_vld;
reg  [`DATA_BUS_WIDTH-1:0]              csr_wdata;

always @ (*) begin
case (csr_state)
    CSR_STATE_MEPC    : begin
        csr_waddr     = {20'h0, `CSR_MEPC};
        csr_waddr_vld = `VALID;
        csr_wdata     = break_addr;
    end

    CSR_STATE_MSTATUS : begin
        csr_waddr     = {20'h0, `CSR_MSTATUS};
        csr_waddr_vld = `VALID;
        // TODO-15: Save mstatus on trap entry.
        // Preserve the other mstatus bits, copy old MIE bit [3] into MPIE
        // bit [7], and clear MIE bit [3].
        csr_wdata     = `ZERO_WORD;
    end

    CSR_STATE_MCAUSE  : begin
        csr_waddr     = {20'h0, `CSR_MCAUSE};
        csr_waddr_vld = `VALID;
        csr_wdata     = break_cause;
    end

    CSR_STATE_MRET    : begin
        csr_waddr     = {20'h0, `CSR_MSTATUS};
        csr_waddr_vld = `VALID;
        // TODO-16: Restore mstatus on mret.
        // Preserve the other mstatus bits, restore MIE bit [3] from MPIE
        // bit [7], and clear MPIE bit [7].
        csr_wdata     = `ZERO_WORD;
    end

    default : begin
        csr_waddr     = `ZERO_WORD;
        csr_waddr_vld = `INVALID;
        csr_wdata     = `ZERO_WORD;
    end
endcase
end

wire [`DATA_BUS_WIDTH-1:0]              csr_mtvec;
wire [`DATA_BUS_WIDTH-1:0]              csr_mepc;

assign csr_mtvec[`DATA_BUS_WIDTH-1:0] =  csr_mtvec_i[`DATA_BUS_WIDTH-1:0];

assign csr_mepc[`DATA_BUS_WIDTH-1:0]  = csr_mepc_i[`DATA_BUS_WIDTH-1:0];

reg                                     int_jump_flag;
reg  [`DATA_BUS_WIDTH-1:0]              int_jump_addr;

always @ (posedge clk_i or negedge rst_n_i) begin
    if (!rst_n_i) begin
        int_jump_flag <= `INVALID;
        int_jump_addr <= `ZERO_WORD;
    end
    else begin
    case (csr_state)
        CSR_STATE_MCAUSE : begin
            // TODO-17: Jump to mtvec after trap CSR writes.
            // In CSR_STATE_MCAUSE, assert the interrupt jump and set the
            // jump address to csr_mtvec.
            int_jump_flag <= `INVALID;
            int_jump_addr <= `ZERO_WORD;
        end
        CSR_STATE_MRET   : begin
            // TODO-18: Jump to mepc on mret.
            // In CSR_STATE_MRET, assert the return jump and set the jump
            // address to csr_mepc.
            int_jump_flag <= `INVALID;
            int_jump_addr <= `ZERO_WORD;
        end
        default : begin
            int_jump_flag <= `INVALID;
            int_jump_addr <= `ZERO_WORD;
        end
    endcase
    end
end

assign csr_waddr_o[`CSR_BUS_WIDTH-1:0]  = csr_waddr[`CSR_BUS_WIDTH-1:0];
assign csr_waddr_vld_o = csr_waddr_vld;
assign csr_wdata_o[`DATA_BUS_WIDTH-1:0] = csr_wdata[`DATA_BUS_WIDTH-1:0];

// TODO-19: Hold the pipeline during CSR handling and while an mret request is
// pending. Both conditions are required so younger instructions are cleared.
assign hold_flag_o = `INVALID;

assign jump_flag_o = int_jump_flag;
assign jump_addr_o[`DATA_BUS_WIDTH-1:0] = int_jump_addr[`DATA_BUS_WIDTH-1:0];

endmodule
