                          CONFORMAL (R)
                   Version 24.10-s400 (28-Apr-2025) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2024. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Command: read library ./slow_vdd1v0_basicCells.v -verilog -both
// Parsing file ./slow_vdd1v0_basicCells.v ...
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:56)
// Warning: (VLG5.5) Internal primitive is recognized (occurrence:120)
// Warning: (VLG5.6) Named port association is ignored for primitive gate (occurrence:120)
// Warning: (IGN7.1) trireg net is modeled as a latch to hold value (occurrence:1)
// Warning: (HRC1.4) Module/entity is empty (blackboxed) (occurrence:1)
// Note: (HRC3.5b) Open output port connection is detected (occurrence:48)
// Warning: (HRC3.10b) An input port is declared, but it is not used. Module is empty (occurrence:1)
// Note: Read VERILOG library successfully
// Command: read design ../rtl/complete_nn.v -verilog -golden 
// Parsing file ../rtl/complete_nn.v ...
// Golden root module is set to 'my_top_design'
// Warning: (RTL1.2) Variable/signal is assigned by multiple non-blocking assignments (occurrence:1)
// Warning: (RTL1.5a) Assignment with RHS bit width is greater than LHS bit width (occurrence:5)
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:41)
// Note: (RTL1.9h) Parameter declaration with no type or range specification (occurrence:5)
// Note: (RTL5.5a) Default case item with non-X assignment(s) (occurrence:1)
// Warning: (RTL7.11a) Implicit unsigned expression is converted to signed (occurrence:92)
// Warning: (RTL7.11b) Unsigned reference with index/part selection to a signed variable (occurrence:1)
// Warning: (RTL14) Signal has input but it has no output (occurrence:18)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1)
// Note: Read VERILOG design successfully
CPU time     : 1.27    seconds
Elapse time  : 2       seconds
Memory usage : 240.01  M bytes
// Command: read design ../synthesis/my_top_design_netlist.v -verilog -revised
// Parsing file ../synthesis/my_top_design_netlist.v ...
// Revised root module is set to 'my_top_design'
// Warning: (RTL2.5) Net is referenced without an assignment. Design verification will be based on set_undriven_signal setting (occurrence:14)
// Warning: (RTL2.13) Undriven pin is detected (occurrence:41)
// Warning: (RTL14) Signal has input but it has no output (occurrence:64)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:14)
// Warning: There are 41 undriven nets in Revised
// Warning: There are 41 undriven pins in Revised
// Note: Read VERILOG design successfully
CPU time     : 1.57    seconds
Elapse time  : 2       seconds
Memory usage : 250.22  M bytes
// Command: set system mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// (F28) Converted 41 internal output port(s) to inout port(s)
CPU time     : 4.41    seconds
Elapse time  : 5       seconds
Memory usage : 399.43  M bytes
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1016
// Revised key points = 934
// Mapping key points ...
// Warning: Golden has 82 unmapped key points
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            18     11     905       934     
--------------------------------------------------------------------------------
Revised           18     11     905       934     
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Not-mapped        82        82      
================================================================================
// Warning: Key point mapping is incomplete
CPU time     : 4.80    seconds
Elapse time  : 5       seconds
Memory usage : 403.93  M bytes
// Command: add compare point -all
// Warning: Golden has 82 unmapped key points which will not be compared
// 916 compared points added to compare list
// Command: compare
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           11     604       615     
--------------------------------------------------------------------------------
Non-equivalent       0      150       150     
--------------------------------------------------------------------------------
Abort                0      151       151     
================================================================================
CPU time     : 548.78  seconds
Elapse time  : 552     seconds
Memory usage : 510.08  M bytes
// Command: report verification 
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      0
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 1
     Not-mapped DFF/DLAT is detected:                          yes
--------------------------------------------------------------------------------
3. User modification to design:                                             0
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        0
--------------------------------------------------------------------------------
6. Compare Results:                                                  FAIL:NONEQ
================================================================================

Standard input has been closed.
