[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir\\vect_reg_Test\\Vregfile.lo.fir"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vregfile|Vregfile>io_vs1_data_3",
    "sources":[
      "~Vregfile|Vregfile>io_vsew",
      "~Vregfile|Vregfile>io_vs1_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vregfile|Vregfile>io_vs1_data_1",
    "sources":[
      "~Vregfile|Vregfile>io_vsew",
      "~Vregfile|Vregfile>io_vs1_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vregfile|Vregfile>io_vs1_data_2",
    "sources":[
      "~Vregfile|Vregfile>io_vsew",
      "~Vregfile|Vregfile>io_vs1_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vregfile|Vregfile>io_vs2_data_0",
    "sources":[
      "~Vregfile|Vregfile>io_vsew",
      "~Vregfile|Vregfile>io_vs2_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vregfile|Vregfile>io_vs2_data_3",
    "sources":[
      "~Vregfile|Vregfile>io_vsew",
      "~Vregfile|Vregfile>io_vs2_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vregfile|Vregfile>io_vs1_data_0",
    "sources":[
      "~Vregfile|Vregfile>io_vsew",
      "~Vregfile|Vregfile>io_vs1_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vregfile|Vregfile>io_vs2_data_2",
    "sources":[
      "~Vregfile|Vregfile>io_vsew",
      "~Vregfile|Vregfile>io_vs2_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vregfile|Vregfile>io_vs2_data_1",
    "sources":[
      "~Vregfile|Vregfile>io_vsew",
      "~Vregfile|Vregfile>io_vs2_addr"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir\\vect_reg_Test"
  }
]