// Seed: 221914866
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = {1{id_3}};
endmodule
module module_1 (
    input supply1 id_0
    , id_3,
    input tri0 id_1
);
  wire \id_4 ;
  module_0 modCall_1 (
      \id_4 ,
      \id_4 ,
      \id_4 ,
      \id_4
  );
  always @(posedge -1)
    if (~(1)) begin : LABEL_0
      if (-1'h0) #1;
      else begin : LABEL_1
        wait ('b0);
      end
    end else id_3 <= 1;
endmodule
