INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Documents/kgp_risc/kgp_risc.gen/sources_1/ip/data_memory_2/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/RISC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/instruction_decoding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/branching_mechanism.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_mechanism
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/alu_integration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/mux_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two2four_maddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/not_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/adder_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/or_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/or_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/sll_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sll_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/subtractor_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/sgt_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgt_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/2_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/not_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/sra_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sra_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/lui_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lui_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/xor_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/and_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/hamm_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hamm_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/slt_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/ham_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ham_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/srl_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/nor_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/full_adder_structural.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_structural
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/xor_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/3_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/12thoct/and_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Documents/kgp_risc/kgp_risc.srcs/sources_1/new/alu_control_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Documents/kgp_risc/kgp_risc.srcs/sources_1/new/cmov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Documents/kgp_risc/kgp_risc.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Documents/kgp_risc/kgp_risc.gen/sources_1/ip/instruction_memory_3/sim/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thean_f8wkkz4/Downloads/Lab_Day_15/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
