digraph "CFG for '_Z14KernelTilesMulPiS_S_iii' function" {
	label="CFG for '_Z14KernelTilesMulPiS_S_iii' function";

	Node0x45853f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %11 = shl nsw i32 %8, 4\l  %12 = add nsw i32 %11, %10\l  %13 = shl nsw i32 %7, 4\l  %14 = add nsw i32 %13, %9\l  %15 = icmp sgt i32 %4, 0\l  br i1 %15, label %16, label %56\l|{<s0>T|<s1>F}}"];
	Node0x45853f0:s0 -> Node0x45876e0;
	Node0x45853f0:s1 -> Node0x4587770;
	Node0x45876e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%16:\l16:                                               \l  %17 = add nuw nsw i32 %4, 15\l  %18 = lshr i32 %17, 4\l  %19 = icmp slt i32 %12, %3\l  %20 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 %9\l  %21 = mul nsw i32 %12, %4\l  %22 = icmp slt i32 %14, %5\l  %23 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 %10, i32 %9\l  %24 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 0\l  %25 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 0, i32 %9\l  %26 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 1\l  %27 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 1, i32 %9\l  %28 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 2\l  %29 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 2, i32 %9\l  %30 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 3\l  %31 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 3, i32 %9\l  %32 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 4\l  %33 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 4, i32 %9\l  %34 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 5\l  %35 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 5, i32 %9\l  %36 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 6\l  %37 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 6, i32 %9\l  %38 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 7\l  %39 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 7, i32 %9\l  %40 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 8\l  %41 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 8, i32 %9\l  %42 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 9\l  %43 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 9, i32 %9\l  %44 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 10\l  %45 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 10, i32 %9\l  %46 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 11\l  %47 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 11, i32 %9\l  %48 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 12\l  %49 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 12, i32 %9\l  %50 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 13\l  %51 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 13, i32 %9\l  %52 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 14\l  %53 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 14, i32 %9\l  %54 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Mds, i32 0, i32 %10, i32 15\l  %55 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ14KernelTilesMulPiS_S_iiiE3Nds, i32 0, i32 15, i32 %9\l  br label %61\l}"];
	Node0x45876e0 -> Node0x4587b70;
	Node0x4587770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%56:\l56:                                               \l  %57 = phi i32 [ 0, %6 ], [ %149, %84 ]\l  %58 = icmp slt i32 %12, %3\l  %59 = icmp slt i32 %14, %5\l  %60 = select i1 %58, i1 %59, i1 false\l  br i1 %60, label %152, label %157\l|{<s0>T|<s1>F}}"];
	Node0x4587770:s0 -> Node0x458a1c0;
	Node0x4587770:s1 -> Node0x458a250;
	Node0x4587b70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%61:\l61:                                               \l  %62 = phi i32 [ 0, %16 ], [ %150, %84 ]\l  %63 = phi i32 [ 0, %16 ], [ %149, %84 ]\l  %64 = shl nsw i32 %62, 4\l  %65 = add nuw i32 %64, %9\l  %66 = icmp slt i32 %65, %4\l  %67 = select i1 %66, i1 %19, i1 false\l  br i1 %67, label %68, label %73\l|{<s0>T|<s1>F}}"];
	Node0x4587b70:s0 -> Node0x458a9c0;
	Node0x4587b70:s1 -> Node0x458aa10;
	Node0x458a9c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%68:\l68:                                               \l  %69 = add i32 %65, %21\l  %70 = sext i32 %69 to i64\l  %71 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %70\l  %72 = load i32, i32 addrspace(1)* %71, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  br label %73\l}"];
	Node0x458a9c0 -> Node0x458aa10;
	Node0x458aa10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%73:\l73:                                               \l  %74 = phi i32 [ %72, %68 ], [ 0, %61 ]\l  store i32 %74, i32 addrspace(3)* %20, align 4, !tbaa !5\l  %75 = add nuw nsw i32 %64, %10\l  %76 = icmp slt i32 %75, %4\l  %77 = select i1 %76, i1 %22, i1 false\l  br i1 %77, label %78, label %84\l|{<s0>T|<s1>F}}"];
	Node0x458aa10:s0 -> Node0x458b9a0;
	Node0x458aa10:s1 -> Node0x4589e80;
	Node0x458b9a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%78:\l78:                                               \l  %79 = mul nsw i32 %75, %5\l  %80 = add nsw i32 %79, %14\l  %81 = sext i32 %80 to i64\l  %82 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %81\l  %83 = load i32, i32 addrspace(1)* %82, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  br label %84\l}"];
	Node0x458b9a0 -> Node0x4589e80;
	Node0x4589e80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%84:\l84:                                               \l  %85 = phi i32 [ %83, %78 ], [ 0, %73 ]\l  store i32 %85, i32 addrspace(3)* %23, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %86 = load i32, i32 addrspace(3)* %24, align 16, !tbaa !5\l  %87 = load i32, i32 addrspace(3)* %25, align 4, !tbaa !5\l  %88 = mul nsw i32 %87, %86\l  %89 = add nsw i32 %88, %63\l  %90 = load i32, i32 addrspace(3)* %26, align 4, !tbaa !5\l  %91 = load i32, i32 addrspace(3)* %27, align 4, !tbaa !5\l  %92 = mul nsw i32 %91, %90\l  %93 = add nsw i32 %92, %89\l  %94 = load i32, i32 addrspace(3)* %28, align 8, !tbaa !5\l  %95 = load i32, i32 addrspace(3)* %29, align 4, !tbaa !5\l  %96 = mul nsw i32 %95, %94\l  %97 = add nsw i32 %96, %93\l  %98 = load i32, i32 addrspace(3)* %30, align 4, !tbaa !5\l  %99 = load i32, i32 addrspace(3)* %31, align 4, !tbaa !5\l  %100 = mul nsw i32 %99, %98\l  %101 = add nsw i32 %100, %97\l  %102 = load i32, i32 addrspace(3)* %32, align 16, !tbaa !5\l  %103 = load i32, i32 addrspace(3)* %33, align 4, !tbaa !5\l  %104 = mul nsw i32 %103, %102\l  %105 = add nsw i32 %104, %101\l  %106 = load i32, i32 addrspace(3)* %34, align 4, !tbaa !5\l  %107 = load i32, i32 addrspace(3)* %35, align 4, !tbaa !5\l  %108 = mul nsw i32 %107, %106\l  %109 = add nsw i32 %108, %105\l  %110 = load i32, i32 addrspace(3)* %36, align 8, !tbaa !5\l  %111 = load i32, i32 addrspace(3)* %37, align 4, !tbaa !5\l  %112 = mul nsw i32 %111, %110\l  %113 = add nsw i32 %112, %109\l  %114 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !5\l  %115 = load i32, i32 addrspace(3)* %39, align 4, !tbaa !5\l  %116 = mul nsw i32 %115, %114\l  %117 = add nsw i32 %116, %113\l  %118 = load i32, i32 addrspace(3)* %40, align 16, !tbaa !5\l  %119 = load i32, i32 addrspace(3)* %41, align 4, !tbaa !5\l  %120 = mul nsw i32 %119, %118\l  %121 = add nsw i32 %120, %117\l  %122 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !5\l  %123 = load i32, i32 addrspace(3)* %43, align 4, !tbaa !5\l  %124 = mul nsw i32 %123, %122\l  %125 = add nsw i32 %124, %121\l  %126 = load i32, i32 addrspace(3)* %44, align 8, !tbaa !5\l  %127 = load i32, i32 addrspace(3)* %45, align 4, !tbaa !5\l  %128 = mul nsw i32 %127, %126\l  %129 = add nsw i32 %128, %125\l  %130 = load i32, i32 addrspace(3)* %46, align 4, !tbaa !5\l  %131 = load i32, i32 addrspace(3)* %47, align 4, !tbaa !5\l  %132 = mul nsw i32 %131, %130\l  %133 = add nsw i32 %132, %129\l  %134 = load i32, i32 addrspace(3)* %48, align 16, !tbaa !5\l  %135 = load i32, i32 addrspace(3)* %49, align 4, !tbaa !5\l  %136 = mul nsw i32 %135, %134\l  %137 = add nsw i32 %136, %133\l  %138 = load i32, i32 addrspace(3)* %50, align 4, !tbaa !5\l  %139 = load i32, i32 addrspace(3)* %51, align 4, !tbaa !5\l  %140 = mul nsw i32 %139, %138\l  %141 = add nsw i32 %140, %137\l  %142 = load i32, i32 addrspace(3)* %52, align 8, !tbaa !5\l  %143 = load i32, i32 addrspace(3)* %53, align 4, !tbaa !5\l  %144 = mul nsw i32 %143, %142\l  %145 = add nsw i32 %144, %141\l  %146 = load i32, i32 addrspace(3)* %54, align 4, !tbaa !5\l  %147 = load i32, i32 addrspace(3)* %55, align 4, !tbaa !5\l  %148 = mul nsw i32 %147, %146\l  %149 = add nsw i32 %148, %145\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %150 = add nuw nsw i32 %62, 1\l  %151 = icmp eq i32 %150, %18\l  br i1 %151, label %56, label %61, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x4589e80:s0 -> Node0x4587770;
	Node0x4589e80:s1 -> Node0x4587b70;
	Node0x458a1c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%152:\l152:                                              \l  %153 = mul nsw i32 %12, %5\l  %154 = add nsw i32 %153, %14\l  %155 = sext i32 %154 to i64\l  %156 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %155\l  store i32 %57, i32 addrspace(1)* %156, align 4, !tbaa !5\l  br label %157\l}"];
	Node0x458a1c0 -> Node0x458a250;
	Node0x458a250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%157:\l157:                                              \l  ret void\l}"];
}
