
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mount_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402ed0 <.init>:
  402ed0:	stp	x29, x30, [sp, #-16]!
  402ed4:	mov	x29, sp
  402ed8:	bl	403830 <ferror@plt+0x60>
  402edc:	ldp	x29, x30, [sp], #16
  402ee0:	ret

Disassembly of section .plt:

0000000000402ef0 <mnt_table_set_parser_errcb@plt-0x20>:
  402ef0:	stp	x16, x30, [sp, #-16]!
  402ef4:	adrp	x16, 41c000 <ferror@plt+0x18830>
  402ef8:	ldr	x17, [x16, #4088]
  402efc:	add	x16, x16, #0xff8
  402f00:	br	x17
  402f04:	nop
  402f08:	nop
  402f0c:	nop

0000000000402f10 <mnt_table_set_parser_errcb@plt>:
  402f10:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402f14:	ldr	x17, [x16]
  402f18:	add	x16, x16, #0x0
  402f1c:	br	x17

0000000000402f20 <memcpy@plt>:
  402f20:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402f24:	ldr	x17, [x16, #8]
  402f28:	add	x16, x16, #0x8
  402f2c:	br	x17

0000000000402f30 <mnt_context_get_fs@plt>:
  402f30:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402f34:	ldr	x17, [x16, #16]
  402f38:	add	x16, x16, #0x10
  402f3c:	br	x17

0000000000402f40 <mnt_fs_get_source@plt>:
  402f40:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402f44:	ldr	x17, [x16, #24]
  402f48:	add	x16, x16, #0x18
  402f4c:	br	x17

0000000000402f50 <mnt_context_set_source@plt>:
  402f50:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402f54:	ldr	x17, [x16, #32]
  402f58:	add	x16, x16, #0x20
  402f5c:	br	x17

0000000000402f60 <_exit@plt>:
  402f60:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402f64:	ldr	x17, [x16, #40]
  402f68:	add	x16, x16, #0x28
  402f6c:	br	x17

0000000000402f70 <getcwd@plt>:
  402f70:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402f74:	ldr	x17, [x16, #48]
  402f78:	add	x16, x16, #0x30
  402f7c:	br	x17

0000000000402f80 <setuid@plt>:
  402f80:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402f84:	ldr	x17, [x16, #56]
  402f88:	add	x16, x16, #0x38
  402f8c:	br	x17

0000000000402f90 <mnt_context_is_restricted@plt>:
  402f90:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402f94:	ldr	x17, [x16, #64]
  402f98:	add	x16, x16, #0x40
  402f9c:	br	x17

0000000000402fa0 <strtoul@plt>:
  402fa0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402fa4:	ldr	x17, [x16, #72]
  402fa8:	add	x16, x16, #0x48
  402fac:	br	x17

0000000000402fb0 <strlen@plt>:
  402fb0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402fb4:	ldr	x17, [x16, #80]
  402fb8:	add	x16, x16, #0x50
  402fbc:	br	x17

0000000000402fc0 <fputs@plt>:
  402fc0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402fc4:	ldr	x17, [x16, #88]
  402fc8:	add	x16, x16, #0x58
  402fcc:	br	x17

0000000000402fd0 <exit@plt>:
  402fd0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402fd4:	ldr	x17, [x16, #96]
  402fd8:	add	x16, x16, #0x60
  402fdc:	br	x17

0000000000402fe0 <mnt_unref_table@plt>:
  402fe0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402fe4:	ldr	x17, [x16, #104]
  402fe8:	add	x16, x16, #0x68
  402fec:	br	x17

0000000000402ff0 <mnt_fs_get_fstype@plt>:
  402ff0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  402ff4:	ldr	x17, [x16, #112]
  402ff8:	add	x16, x16, #0x70
  402ffc:	br	x17

0000000000403000 <mnt_context_mount@plt>:
  403000:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403004:	ldr	x17, [x16, #120]
  403008:	add	x16, x16, #0x78
  40300c:	br	x17

0000000000403010 <dup@plt>:
  403010:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403014:	ldr	x17, [x16, #128]
  403018:	add	x16, x16, #0x80
  40301c:	br	x17

0000000000403020 <mnt_context_helper_executed@plt>:
  403020:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403024:	ldr	x17, [x16, #136]
  403028:	add	x16, x16, #0x88
  40302c:	br	x17

0000000000403030 <strtoimax@plt>:
  403030:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403034:	ldr	x17, [x16, #144]
  403038:	add	x16, x16, #0x90
  40303c:	br	x17

0000000000403040 <getegid@plt>:
  403040:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403044:	ldr	x17, [x16, #152]
  403048:	add	x16, x16, #0x98
  40304c:	br	x17

0000000000403050 <strtod@plt>:
  403050:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403054:	ldr	x17, [x16, #160]
  403058:	add	x16, x16, #0xa0
  40305c:	br	x17

0000000000403060 <geteuid@plt>:
  403060:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403064:	ldr	x17, [x16, #168]
  403068:	add	x16, x16, #0xa8
  40306c:	br	x17

0000000000403070 <secure_getenv@plt>:
  403070:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403074:	ldr	x17, [x16, #176]
  403078:	add	x16, x16, #0xb0
  40307c:	br	x17

0000000000403080 <mnt_fs_set_target@plt>:
  403080:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403084:	ldr	x17, [x16, #184]
  403088:	add	x16, x16, #0xb8
  40308c:	br	x17

0000000000403090 <mnt_context_enable_fake@plt>:
  403090:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403094:	ldr	x17, [x16, #192]
  403098:	add	x16, x16, #0xc0
  40309c:	br	x17

00000000004030a0 <mnt_context_set_fstype@plt>:
  4030a0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4030a4:	ldr	x17, [x16, #200]
  4030a8:	add	x16, x16, #0xc8
  4030ac:	br	x17

00000000004030b0 <mnt_context_is_fork@plt>:
  4030b0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4030b4:	ldr	x17, [x16, #208]
  4030b8:	add	x16, x16, #0xd0
  4030bc:	br	x17

00000000004030c0 <getuid@plt>:
  4030c0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4030c4:	ldr	x17, [x16, #216]
  4030c8:	add	x16, x16, #0xd8
  4030cc:	br	x17

00000000004030d0 <pipe@plt>:
  4030d0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4030d4:	ldr	x17, [x16, #224]
  4030d8:	add	x16, x16, #0xe0
  4030dc:	br	x17

00000000004030e0 <mnt_table_next_fs@plt>:
  4030e0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4030e4:	ldr	x17, [x16, #232]
  4030e8:	add	x16, x16, #0xe8
  4030ec:	br	x17

00000000004030f0 <__cxa_atexit@plt>:
  4030f0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4030f4:	ldr	x17, [x16, #240]
  4030f8:	add	x16, x16, #0xf0
  4030fc:	br	x17

0000000000403100 <fputc@plt>:
  403100:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403104:	ldr	x17, [x16, #248]
  403108:	add	x16, x16, #0xf8
  40310c:	br	x17

0000000000403110 <mnt_new_iter@plt>:
  403110:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403114:	ldr	x17, [x16, #256]
  403118:	add	x16, x16, #0x100
  40311c:	br	x17

0000000000403120 <fork@plt>:
  403120:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403124:	ldr	x17, [x16, #264]
  403128:	add	x16, x16, #0x108
  40312c:	br	x17

0000000000403130 <mnt_context_get_cache@plt>:
  403130:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403134:	ldr	x17, [x16, #272]
  403138:	add	x16, x16, #0x110
  40313c:	br	x17

0000000000403140 <mnt_context_set_target_prefix@plt>:
  403140:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403144:	ldr	x17, [x16, #280]
  403148:	add	x16, x16, #0x118
  40314c:	br	x17

0000000000403150 <mnt_context_disable_swapmatch@plt>:
  403150:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403154:	ldr	x17, [x16, #288]
  403158:	add	x16, x16, #0x120
  40315c:	br	x17

0000000000403160 <snprintf@plt>:
  403160:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403164:	ldr	x17, [x16, #296]
  403168:	add	x16, x16, #0x128
  40316c:	br	x17

0000000000403170 <localeconv@plt>:
  403170:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403174:	ldr	x17, [x16, #304]
  403178:	add	x16, x16, #0x130
  40317c:	br	x17

0000000000403180 <fileno@plt>:
  403180:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403184:	ldr	x17, [x16, #312]
  403188:	add	x16, x16, #0x138
  40318c:	br	x17

0000000000403190 <mnt_get_library_features@plt>:
  403190:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403194:	ldr	x17, [x16, #320]
  403198:	add	x16, x16, #0x140
  40319c:	br	x17

00000000004031a0 <fclose@plt>:
  4031a0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4031a4:	ldr	x17, [x16, #328]
  4031a8:	add	x16, x16, #0x148
  4031ac:	br	x17

00000000004031b0 <mnt_cache_find_tag_value@plt>:
  4031b0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4031b4:	ldr	x17, [x16, #336]
  4031b8:	add	x16, x16, #0x150
  4031bc:	br	x17

00000000004031c0 <fopen@plt>:
  4031c0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4031c4:	ldr	x17, [x16, #344]
  4031c8:	add	x16, x16, #0x158
  4031cc:	br	x17

00000000004031d0 <malloc@plt>:
  4031d0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4031d4:	ldr	x17, [x16, #352]
  4031d8:	add	x16, x16, #0x160
  4031dc:	br	x17

00000000004031e0 <mnt_context_force_unrestricted@plt>:
  4031e0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4031e4:	ldr	x17, [x16, #360]
  4031e8:	add	x16, x16, #0x168
  4031ec:	br	x17

00000000004031f0 <mnt_new_table@plt>:
  4031f0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4031f4:	ldr	x17, [x16, #368]
  4031f8:	add	x16, x16, #0x170
  4031fc:	br	x17

0000000000403200 <mnt_context_next_mount@plt>:
  403200:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403204:	ldr	x17, [x16, #376]
  403208:	add	x16, x16, #0x178
  40320c:	br	x17

0000000000403210 <mnt_context_enable_rwonly_mount@plt>:
  403210:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403214:	ldr	x17, [x16, #384]
  403218:	add	x16, x16, #0x180
  40321c:	br	x17

0000000000403220 <mnt_context_wait_for_children@plt>:
  403220:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403224:	ldr	x17, [x16, #392]
  403228:	add	x16, x16, #0x188
  40322c:	br	x17

0000000000403230 <strncmp@plt>:
  403230:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403234:	ldr	x17, [x16, #400]
  403238:	add	x16, x16, #0x190
  40323c:	br	x17

0000000000403240 <bindtextdomain@plt>:
  403240:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403244:	ldr	x17, [x16, #408]
  403248:	add	x16, x16, #0x198
  40324c:	br	x17

0000000000403250 <__libc_start_main@plt>:
  403250:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403254:	ldr	x17, [x16, #416]
  403258:	add	x16, x16, #0x1a0
  40325c:	br	x17

0000000000403260 <mnt_context_disable_helpers@plt>:
  403260:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403264:	ldr	x17, [x16, #424]
  403268:	add	x16, x16, #0x1a8
  40326c:	br	x17

0000000000403270 <fgetc@plt>:
  403270:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403274:	ldr	x17, [x16, #432]
  403278:	add	x16, x16, #0x1b0
  40327c:	br	x17

0000000000403280 <memset@plt>:
  403280:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403284:	ldr	x17, [x16, #440]
  403288:	add	x16, x16, #0x1b8
  40328c:	br	x17

0000000000403290 <mnt_context_get_options@plt>:
  403290:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403294:	ldr	x17, [x16, #448]
  403298:	add	x16, x16, #0x1c0
  40329c:	br	x17

00000000004032a0 <mnt_context_set_tables_errcb@plt>:
  4032a0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4032a4:	ldr	x17, [x16, #456]
  4032a8:	add	x16, x16, #0x1c8
  4032ac:	br	x17

00000000004032b0 <mnt_new_context@plt>:
  4032b0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4032b4:	ldr	x17, [x16, #464]
  4032b8:	add	x16, x16, #0x1d0
  4032bc:	br	x17

00000000004032c0 <mnt_context_next_remount@plt>:
  4032c0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4032c4:	ldr	x17, [x16, #472]
  4032c8:	add	x16, x16, #0x1d8
  4032cc:	br	x17

00000000004032d0 <mnt_fs_get_target@plt>:
  4032d0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4032d4:	ldr	x17, [x16, #480]
  4032d8:	add	x16, x16, #0x1e0
  4032dc:	br	x17

00000000004032e0 <mnt_match_fstype@plt>:
  4032e0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4032e4:	ldr	x17, [x16, #488]
  4032e8:	add	x16, x16, #0x1e8
  4032ec:	br	x17

00000000004032f0 <strdup@plt>:
  4032f0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4032f4:	ldr	x17, [x16, #496]
  4032f8:	add	x16, x16, #0x1f0
  4032fc:	br	x17

0000000000403300 <close@plt>:
  403300:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403304:	ldr	x17, [x16, #504]
  403308:	add	x16, x16, #0x1f8
  40330c:	br	x17

0000000000403310 <strrchr@plt>:
  403310:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403314:	ldr	x17, [x16, #512]
  403318:	add	x16, x16, #0x200
  40331c:	br	x17

0000000000403320 <__gmon_start__@plt>:
  403320:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403324:	ldr	x17, [x16, #520]
  403328:	add	x16, x16, #0x208
  40332c:	br	x17

0000000000403330 <write@plt>:
  403330:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403334:	ldr	x17, [x16, #528]
  403338:	add	x16, x16, #0x210
  40333c:	br	x17

0000000000403340 <mnt_context_set_fstab@plt>:
  403340:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403344:	ldr	x17, [x16, #536]
  403348:	add	x16, x16, #0x218
  40334c:	br	x17

0000000000403350 <strtoumax@plt>:
  403350:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403354:	ldr	x17, [x16, #544]
  403358:	add	x16, x16, #0x220
  40335c:	br	x17

0000000000403360 <mnt_fs_get_srcpath@plt>:
  403360:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403364:	ldr	x17, [x16, #552]
  403368:	add	x16, x16, #0x228
  40336c:	br	x17

0000000000403370 <abort@plt>:
  403370:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403374:	ldr	x17, [x16, #560]
  403378:	add	x16, x16, #0x230
  40337c:	br	x17

0000000000403380 <mnt_context_is_nocanonicalize@plt>:
  403380:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403384:	ldr	x17, [x16, #568]
  403388:	add	x16, x16, #0x238
  40338c:	br	x17

0000000000403390 <setgid@plt>:
  403390:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403394:	ldr	x17, [x16, #576]
  403398:	add	x16, x16, #0x240
  40339c:	br	x17

00000000004033a0 <access@plt>:
  4033a0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4033a4:	ldr	x17, [x16, #584]
  4033a8:	add	x16, x16, #0x248
  4033ac:	br	x17

00000000004033b0 <mnt_context_enable_fork@plt>:
  4033b0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4033b4:	ldr	x17, [x16, #592]
  4033b8:	add	x16, x16, #0x250
  4033bc:	br	x17

00000000004033c0 <textdomain@plt>:
  4033c0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4033c4:	ldr	x17, [x16, #600]
  4033c8:	add	x16, x16, #0x258
  4033cc:	br	x17

00000000004033d0 <mnt_init_debug@plt>:
  4033d0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4033d4:	ldr	x17, [x16, #608]
  4033d8:	add	x16, x16, #0x260
  4033dc:	br	x17

00000000004033e0 <getopt_long@plt>:
  4033e0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4033e4:	ldr	x17, [x16, #616]
  4033e8:	add	x16, x16, #0x268
  4033ec:	br	x17

00000000004033f0 <mnt_context_syscall_called@plt>:
  4033f0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4033f4:	ldr	x17, [x16, #624]
  4033f8:	add	x16, x16, #0x270
  4033fc:	br	x17

0000000000403400 <strcmp@plt>:
  403400:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403404:	ldr	x17, [x16, #632]
  403408:	add	x16, x16, #0x278
  40340c:	br	x17

0000000000403410 <warn@plt>:
  403410:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403414:	ldr	x17, [x16, #640]
  403418:	add	x16, x16, #0x280
  40341c:	br	x17

0000000000403420 <__ctype_b_loc@plt>:
  403420:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403424:	ldr	x17, [x16, #648]
  403428:	add	x16, x16, #0x288
  40342c:	br	x17

0000000000403430 <mnt_context_set_target@plt>:
  403430:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403434:	ldr	x17, [x16, #656]
  403438:	add	x16, x16, #0x290
  40343c:	br	x17

0000000000403440 <mnt_new_cache@plt>:
  403440:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403444:	ldr	x17, [x16, #664]
  403448:	add	x16, x16, #0x298
  40344c:	br	x17

0000000000403450 <strtol@plt>:
  403450:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403454:	ldr	x17, [x16, #672]
  403458:	add	x16, x16, #0x2a0
  40345c:	br	x17

0000000000403460 <mnt_context_get_target@plt>:
  403460:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403464:	ldr	x17, [x16, #680]
  403468:	add	x16, x16, #0x2a8
  40346c:	br	x17

0000000000403470 <mnt_fs_is_pseudofs@plt>:
  403470:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403474:	ldr	x17, [x16, #688]
  403478:	add	x16, x16, #0x2b0
  40347c:	br	x17

0000000000403480 <mnt_context_get_excode@plt>:
  403480:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403484:	ldr	x17, [x16, #696]
  403488:	add	x16, x16, #0x2b8
  40348c:	br	x17

0000000000403490 <mnt_free_iter@plt>:
  403490:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403494:	ldr	x17, [x16, #704]
  403498:	add	x16, x16, #0x2c0
  40349c:	br	x17

00000000004034a0 <mnt_context_is_verbose@plt>:
  4034a0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4034a4:	ldr	x17, [x16, #712]
  4034a8:	add	x16, x16, #0x2c8
  4034ac:	br	x17

00000000004034b0 <mnt_context_set_target_ns@plt>:
  4034b0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4034b4:	ldr	x17, [x16, #720]
  4034b8:	add	x16, x16, #0x2d0
  4034bc:	br	x17

00000000004034c0 <mnt_unref_cache@plt>:
  4034c0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4034c4:	ldr	x17, [x16, #728]
  4034c8:	add	x16, x16, #0x2d8
  4034cc:	br	x17

00000000004034d0 <free@plt>:
  4034d0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4034d4:	ldr	x17, [x16, #736]
  4034d8:	add	x16, x16, #0x2e0
  4034dc:	br	x17

00000000004034e0 <mnt_fs_is_netfs@plt>:
  4034e0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4034e4:	ldr	x17, [x16, #744]
  4034e8:	add	x16, x16, #0x2e8
  4034ec:	br	x17

00000000004034f0 <getgid@plt>:
  4034f0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4034f4:	ldr	x17, [x16, #752]
  4034f8:	add	x16, x16, #0x2f0
  4034fc:	br	x17

0000000000403500 <mnt_context_enable_sloppy@plt>:
  403500:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403504:	ldr	x17, [x16, #760]
  403508:	add	x16, x16, #0x2f8
  40350c:	br	x17

0000000000403510 <mnt_table_set_cache@plt>:
  403510:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403514:	ldr	x17, [x16, #768]
  403518:	add	x16, x16, #0x300
  40351c:	br	x17

0000000000403520 <nanosleep@plt>:
  403520:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403524:	ldr	x17, [x16, #776]
  403528:	add	x16, x16, #0x308
  40352c:	br	x17

0000000000403530 <vasprintf@plt>:
  403530:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403534:	ldr	x17, [x16, #784]
  403538:	add	x16, x16, #0x310
  40353c:	br	x17

0000000000403540 <strndup@plt>:
  403540:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403544:	ldr	x17, [x16, #792]
  403548:	add	x16, x16, #0x318
  40354c:	br	x17

0000000000403550 <mnt_context_set_mflags@plt>:
  403550:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403554:	ldr	x17, [x16, #800]
  403558:	add	x16, x16, #0x320
  40355c:	br	x17

0000000000403560 <strspn@plt>:
  403560:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403564:	ldr	x17, [x16, #808]
  403568:	add	x16, x16, #0x328
  40356c:	br	x17

0000000000403570 <strchr@plt>:
  403570:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403574:	ldr	x17, [x16, #816]
  403578:	add	x16, x16, #0x330
  40357c:	br	x17

0000000000403580 <mnt_context_get_mtab@plt>:
  403580:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403584:	ldr	x17, [x16, #824]
  403588:	add	x16, x16, #0x338
  40358c:	br	x17

0000000000403590 <mnt_context_get_source@plt>:
  403590:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403594:	ldr	x17, [x16, #832]
  403598:	add	x16, x16, #0x340
  40359c:	br	x17

00000000004035a0 <fwrite@plt>:
  4035a0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4035a4:	ldr	x17, [x16, #840]
  4035a8:	add	x16, x16, #0x348
  4035ac:	br	x17

00000000004035b0 <mnt_get_library_version@plt>:
  4035b0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4035b4:	ldr	x17, [x16, #848]
  4035b8:	add	x16, x16, #0x350
  4035bc:	br	x17

00000000004035c0 <mnt_context_is_parent@plt>:
  4035c0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4035c4:	ldr	x17, [x16, #856]
  4035c8:	add	x16, x16, #0x358
  4035cc:	br	x17

00000000004035d0 <fflush@plt>:
  4035d0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4035d4:	ldr	x17, [x16, #864]
  4035d8:	add	x16, x16, #0x360
  4035dc:	br	x17

00000000004035e0 <warnx@plt>:
  4035e0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4035e4:	ldr	x17, [x16, #872]
  4035e8:	add	x16, x16, #0x368
  4035ec:	br	x17

00000000004035f0 <read@plt>:
  4035f0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4035f4:	ldr	x17, [x16, #880]
  4035f8:	add	x16, x16, #0x370
  4035fc:	br	x17

0000000000403600 <mnt_pretty_path@plt>:
  403600:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403604:	ldr	x17, [x16, #888]
  403608:	add	x16, x16, #0x378
  40360c:	br	x17

0000000000403610 <mnt_context_set_options_pattern@plt>:
  403610:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403614:	ldr	x17, [x16, #896]
  403618:	add	x16, x16, #0x380
  40361c:	br	x17

0000000000403620 <mnt_free_context@plt>:
  403620:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403624:	ldr	x17, [x16, #904]
  403628:	add	x16, x16, #0x388
  40362c:	br	x17

0000000000403630 <mnt_context_disable_canonicalize@plt>:
  403630:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403634:	ldr	x17, [x16, #912]
  403638:	add	x16, x16, #0x390
  40363c:	br	x17

0000000000403640 <mnt_context_set_fstype_pattern@plt>:
  403640:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403644:	ldr	x17, [x16, #920]
  403648:	add	x16, x16, #0x398
  40364c:	br	x17

0000000000403650 <realpath@plt>:
  403650:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403654:	ldr	x17, [x16, #928]
  403658:	add	x16, x16, #0x3a0
  40365c:	br	x17

0000000000403660 <mnt_context_append_options@plt>:
  403660:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403664:	ldr	x17, [x16, #936]
  403668:	add	x16, x16, #0x3a8
  40366c:	br	x17

0000000000403670 <mnt_context_get_mflags@plt>:
  403670:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403674:	ldr	x17, [x16, #944]
  403678:	add	x16, x16, #0x3b0
  40367c:	br	x17

0000000000403680 <mnt_context_enable_verbose@plt>:
  403680:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403684:	ldr	x17, [x16, #952]
  403688:	add	x16, x16, #0x3b8
  40368c:	br	x17

0000000000403690 <errx@plt>:
  403690:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403694:	ldr	x17, [x16, #960]
  403698:	add	x16, x16, #0x3c0
  40369c:	br	x17

00000000004036a0 <mnt_context_set_optsmode@plt>:
  4036a0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4036a4:	ldr	x17, [x16, #968]
  4036a8:	add	x16, x16, #0x3c8
  4036ac:	br	x17

00000000004036b0 <mnt_fs_get_options@plt>:
  4036b0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4036b4:	ldr	x17, [x16, #976]
  4036b8:	add	x16, x16, #0x3d0
  4036bc:	br	x17

00000000004036c0 <strcspn@plt>:
  4036c0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4036c4:	ldr	x17, [x16, #984]
  4036c8:	add	x16, x16, #0x3d8
  4036cc:	br	x17

00000000004036d0 <printf@plt>:
  4036d0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4036d4:	ldr	x17, [x16, #992]
  4036d8:	add	x16, x16, #0x3e0
  4036dc:	br	x17

00000000004036e0 <mnt_table_parse_fstab@plt>:
  4036e0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4036e4:	ldr	x17, [x16, #1000]
  4036e8:	add	x16, x16, #0x3e8
  4036ec:	br	x17

00000000004036f0 <__assert_fail@plt>:
  4036f0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4036f4:	ldr	x17, [x16, #1008]
  4036f8:	add	x16, x16, #0x3f0
  4036fc:	br	x17

0000000000403700 <mnt_context_disable_mtab@plt>:
  403700:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403704:	ldr	x17, [x16, #1016]
  403708:	add	x16, x16, #0x3f8
  40370c:	br	x17

0000000000403710 <__errno_location@plt>:
  403710:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403714:	ldr	x17, [x16, #1024]
  403718:	add	x16, x16, #0x400
  40371c:	br	x17

0000000000403720 <__xstat@plt>:
  403720:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403724:	ldr	x17, [x16, #1032]
  403728:	add	x16, x16, #0x408
  40372c:	br	x17

0000000000403730 <prctl@plt>:
  403730:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403734:	ldr	x17, [x16, #1040]
  403738:	add	x16, x16, #0x410
  40373c:	br	x17

0000000000403740 <waitpid@plt>:
  403740:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403744:	ldr	x17, [x16, #1048]
  403748:	add	x16, x16, #0x418
  40374c:	br	x17

0000000000403750 <gettext@plt>:
  403750:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403754:	ldr	x17, [x16, #1056]
  403758:	add	x16, x16, #0x420
  40375c:	br	x17

0000000000403760 <mnt_tag_is_valid@plt>:
  403760:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403764:	ldr	x17, [x16, #1064]
  403768:	add	x16, x16, #0x428
  40376c:	br	x17

0000000000403770 <mnt_fs_set_source@plt>:
  403770:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403774:	ldr	x17, [x16, #1072]
  403778:	add	x16, x16, #0x430
  40377c:	br	x17

0000000000403780 <fprintf@plt>:
  403780:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403784:	ldr	x17, [x16, #1080]
  403788:	add	x16, x16, #0x438
  40378c:	br	x17

0000000000403790 <fgets@plt>:
  403790:	adrp	x16, 41d000 <ferror@plt+0x19830>
  403794:	ldr	x17, [x16, #1088]
  403798:	add	x16, x16, #0x440
  40379c:	br	x17

00000000004037a0 <err@plt>:
  4037a0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4037a4:	ldr	x17, [x16, #1096]
  4037a8:	add	x16, x16, #0x448
  4037ac:	br	x17

00000000004037b0 <mnt_context_get_status@plt>:
  4037b0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4037b4:	ldr	x17, [x16, #1104]
  4037b8:	add	x16, x16, #0x450
  4037bc:	br	x17

00000000004037c0 <setlocale@plt>:
  4037c0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4037c4:	ldr	x17, [x16, #1112]
  4037c8:	add	x16, x16, #0x458
  4037cc:	br	x17

00000000004037d0 <ferror@plt>:
  4037d0:	adrp	x16, 41d000 <ferror@plt+0x19830>
  4037d4:	ldr	x17, [x16, #1120]
  4037d8:	add	x16, x16, #0x460
  4037dc:	br	x17

Disassembly of section .text:

00000000004037e0 <.text>:
  4037e0:	mov	x29, #0x0                   	// #0
  4037e4:	mov	x30, #0x0                   	// #0
  4037e8:	mov	x5, x0
  4037ec:	ldr	x1, [sp]
  4037f0:	add	x2, sp, #0x8
  4037f4:	mov	x6, sp
  4037f8:	movz	x0, #0x0, lsl #48
  4037fc:	movk	x0, #0x0, lsl #32
  403800:	movk	x0, #0x40, lsl #16
  403804:	movk	x0, #0x5074
  403808:	movz	x3, #0x0, lsl #48
  40380c:	movk	x3, #0x0, lsl #32
  403810:	movk	x3, #0x40, lsl #16
  403814:	movk	x3, #0x9608
  403818:	movz	x4, #0x0, lsl #48
  40381c:	movk	x4, #0x0, lsl #32
  403820:	movk	x4, #0x40, lsl #16
  403824:	movk	x4, #0x9688
  403828:	bl	403250 <__libc_start_main@plt>
  40382c:	bl	403370 <abort@plt>
  403830:	adrp	x0, 41c000 <ferror@plt+0x18830>
  403834:	ldr	x0, [x0, #4056]
  403838:	cbz	x0, 403840 <ferror@plt+0x70>
  40383c:	b	403320 <__gmon_start__@plt>
  403840:	ret
  403844:	stp	x29, x30, [sp, #-32]!
  403848:	mov	x29, sp
  40384c:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403850:	add	x0, x0, #0x490
  403854:	str	x0, [sp, #24]
  403858:	ldr	x0, [sp, #24]
  40385c:	str	x0, [sp, #24]
  403860:	ldr	x1, [sp, #24]
  403864:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403868:	add	x0, x0, #0x490
  40386c:	cmp	x1, x0
  403870:	b.eq	4038ac <ferror@plt+0xdc>  // b.none
  403874:	adrp	x0, 409000 <ferror@plt+0x5830>
  403878:	add	x0, x0, #0x6c8
  40387c:	ldr	x0, [x0]
  403880:	str	x0, [sp, #16]
  403884:	ldr	x0, [sp, #16]
  403888:	str	x0, [sp, #16]
  40388c:	ldr	x0, [sp, #16]
  403890:	cmp	x0, #0x0
  403894:	b.eq	4038b0 <ferror@plt+0xe0>  // b.none
  403898:	ldr	x1, [sp, #16]
  40389c:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4038a0:	add	x0, x0, #0x490
  4038a4:	blr	x1
  4038a8:	b	4038b0 <ferror@plt+0xe0>
  4038ac:	nop
  4038b0:	ldp	x29, x30, [sp], #32
  4038b4:	ret
  4038b8:	stp	x29, x30, [sp, #-48]!
  4038bc:	mov	x29, sp
  4038c0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4038c4:	add	x0, x0, #0x490
  4038c8:	str	x0, [sp, #40]
  4038cc:	ldr	x0, [sp, #40]
  4038d0:	str	x0, [sp, #40]
  4038d4:	ldr	x1, [sp, #40]
  4038d8:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4038dc:	add	x0, x0, #0x490
  4038e0:	sub	x0, x1, x0
  4038e4:	asr	x0, x0, #3
  4038e8:	lsr	x1, x0, #63
  4038ec:	add	x0, x1, x0
  4038f0:	asr	x0, x0, #1
  4038f4:	str	x0, [sp, #32]
  4038f8:	ldr	x0, [sp, #32]
  4038fc:	cmp	x0, #0x0
  403900:	b.eq	403940 <ferror@plt+0x170>  // b.none
  403904:	adrp	x0, 409000 <ferror@plt+0x5830>
  403908:	add	x0, x0, #0x6d0
  40390c:	ldr	x0, [x0]
  403910:	str	x0, [sp, #24]
  403914:	ldr	x0, [sp, #24]
  403918:	str	x0, [sp, #24]
  40391c:	ldr	x0, [sp, #24]
  403920:	cmp	x0, #0x0
  403924:	b.eq	403944 <ferror@plt+0x174>  // b.none
  403928:	ldr	x2, [sp, #24]
  40392c:	ldr	x1, [sp, #32]
  403930:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403934:	add	x0, x0, #0x490
  403938:	blr	x2
  40393c:	b	403944 <ferror@plt+0x174>
  403940:	nop
  403944:	ldp	x29, x30, [sp], #48
  403948:	ret
  40394c:	stp	x29, x30, [sp, #-16]!
  403950:	mov	x29, sp
  403954:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403958:	add	x0, x0, #0x4b8
  40395c:	ldrb	w0, [x0]
  403960:	and	x0, x0, #0xff
  403964:	cmp	x0, #0x0
  403968:	b.ne	403984 <ferror@plt+0x1b4>  // b.any
  40396c:	bl	403844 <ferror@plt+0x74>
  403970:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403974:	add	x0, x0, #0x4b8
  403978:	mov	w1, #0x1                   	// #1
  40397c:	strb	w1, [x0]
  403980:	b	403988 <ferror@plt+0x1b8>
  403984:	nop
  403988:	ldp	x29, x30, [sp], #16
  40398c:	ret
  403990:	stp	x29, x30, [sp, #-16]!
  403994:	mov	x29, sp
  403998:	bl	4038b8 <ferror@plt+0xe8>
  40399c:	nop
  4039a0:	ldp	x29, x30, [sp], #16
  4039a4:	ret
  4039a8:	stp	x29, x30, [sp, #-48]!
  4039ac:	mov	x29, sp
  4039b0:	str	x0, [sp, #24]
  4039b4:	bl	403710 <__errno_location@plt>
  4039b8:	str	wzr, [x0]
  4039bc:	ldr	x0, [sp, #24]
  4039c0:	bl	4037d0 <ferror@plt>
  4039c4:	cmp	w0, #0x0
  4039c8:	b.ne	403a24 <ferror@plt+0x254>  // b.any
  4039cc:	ldr	x0, [sp, #24]
  4039d0:	bl	4035d0 <fflush@plt>
  4039d4:	cmp	w0, #0x0
  4039d8:	b.ne	403a24 <ferror@plt+0x254>  // b.any
  4039dc:	ldr	x0, [sp, #24]
  4039e0:	bl	403180 <fileno@plt>
  4039e4:	str	w0, [sp, #44]
  4039e8:	ldr	w0, [sp, #44]
  4039ec:	cmp	w0, #0x0
  4039f0:	b.lt	403a2c <ferror@plt+0x25c>  // b.tstop
  4039f4:	ldr	w0, [sp, #44]
  4039f8:	bl	403010 <dup@plt>
  4039fc:	str	w0, [sp, #44]
  403a00:	ldr	w0, [sp, #44]
  403a04:	cmp	w0, #0x0
  403a08:	b.lt	403a2c <ferror@plt+0x25c>  // b.tstop
  403a0c:	ldr	w0, [sp, #44]
  403a10:	bl	403300 <close@plt>
  403a14:	cmp	w0, #0x0
  403a18:	b.ne	403a2c <ferror@plt+0x25c>  // b.any
  403a1c:	mov	w0, #0x0                   	// #0
  403a20:	b	403a4c <ferror@plt+0x27c>
  403a24:	nop
  403a28:	b	403a30 <ferror@plt+0x260>
  403a2c:	nop
  403a30:	bl	403710 <__errno_location@plt>
  403a34:	ldr	w0, [x0]
  403a38:	cmp	w0, #0x9
  403a3c:	b.ne	403a48 <ferror@plt+0x278>  // b.any
  403a40:	mov	w0, #0x0                   	// #0
  403a44:	b	403a4c <ferror@plt+0x27c>
  403a48:	mov	w0, #0xffffffff            	// #-1
  403a4c:	ldp	x29, x30, [sp], #48
  403a50:	ret
  403a54:	stp	x29, x30, [sp, #-16]!
  403a58:	mov	x29, sp
  403a5c:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403a60:	add	x0, x0, #0x4a8
  403a64:	ldr	x0, [x0]
  403a68:	bl	4039a8 <ferror@plt+0x1d8>
  403a6c:	cmp	w0, #0x0
  403a70:	b.eq	403ac0 <ferror@plt+0x2f0>  // b.none
  403a74:	bl	403710 <__errno_location@plt>
  403a78:	ldr	w0, [x0]
  403a7c:	cmp	w0, #0x20
  403a80:	b.eq	403ac0 <ferror@plt+0x2f0>  // b.none
  403a84:	bl	403710 <__errno_location@plt>
  403a88:	ldr	w0, [x0]
  403a8c:	cmp	w0, #0x0
  403a90:	b.eq	403aa8 <ferror@plt+0x2d8>  // b.none
  403a94:	adrp	x0, 409000 <ferror@plt+0x5830>
  403a98:	add	x0, x0, #0x6d8
  403a9c:	bl	403750 <gettext@plt>
  403aa0:	bl	403410 <warn@plt>
  403aa4:	b	403ab8 <ferror@plt+0x2e8>
  403aa8:	adrp	x0, 409000 <ferror@plt+0x5830>
  403aac:	add	x0, x0, #0x6d8
  403ab0:	bl	403750 <gettext@plt>
  403ab4:	bl	4035e0 <warnx@plt>
  403ab8:	mov	w0, #0x1                   	// #1
  403abc:	bl	402f60 <_exit@plt>
  403ac0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403ac4:	add	x0, x0, #0x490
  403ac8:	ldr	x0, [x0]
  403acc:	bl	4039a8 <ferror@plt+0x1d8>
  403ad0:	cmp	w0, #0x0
  403ad4:	b.eq	403ae0 <ferror@plt+0x310>  // b.none
  403ad8:	mov	w0, #0x1                   	// #1
  403adc:	bl	402f60 <_exit@plt>
  403ae0:	nop
  403ae4:	ldp	x29, x30, [sp], #16
  403ae8:	ret
  403aec:	stp	x29, x30, [sp, #-16]!
  403af0:	mov	x29, sp
  403af4:	adrp	x0, 403000 <mnt_context_mount@plt>
  403af8:	add	x0, x0, #0xa54
  403afc:	bl	409690 <ferror@plt+0x5ec0>
  403b00:	nop
  403b04:	ldp	x29, x30, [sp], #16
  403b08:	ret
  403b0c:	stp	x29, x30, [sp, #-288]!
  403b10:	mov	x29, sp
  403b14:	str	x0, [sp, #56]
  403b18:	str	x1, [sp, #48]
  403b1c:	str	x2, [sp, #240]
  403b20:	str	x3, [sp, #248]
  403b24:	str	x4, [sp, #256]
  403b28:	str	x5, [sp, #264]
  403b2c:	str	x6, [sp, #272]
  403b30:	str	x7, [sp, #280]
  403b34:	str	q0, [sp, #112]
  403b38:	str	q1, [sp, #128]
  403b3c:	str	q2, [sp, #144]
  403b40:	str	q3, [sp, #160]
  403b44:	str	q4, [sp, #176]
  403b48:	str	q5, [sp, #192]
  403b4c:	str	q6, [sp, #208]
  403b50:	str	q7, [sp, #224]
  403b54:	add	x0, sp, #0x120
  403b58:	str	x0, [sp, #72]
  403b5c:	add	x0, sp, #0x120
  403b60:	str	x0, [sp, #80]
  403b64:	add	x0, sp, #0xf0
  403b68:	str	x0, [sp, #88]
  403b6c:	mov	w0, #0xffffffd0            	// #-48
  403b70:	str	w0, [sp, #96]
  403b74:	mov	w0, #0xffffff80            	// #-128
  403b78:	str	w0, [sp, #100]
  403b7c:	add	x2, sp, #0x10
  403b80:	add	x3, sp, #0x48
  403b84:	ldp	x0, x1, [x3]
  403b88:	stp	x0, x1, [x2]
  403b8c:	ldp	x0, x1, [x3, #16]
  403b90:	stp	x0, x1, [x2, #16]
  403b94:	add	x0, sp, #0x10
  403b98:	mov	x2, x0
  403b9c:	ldr	x1, [sp, #48]
  403ba0:	ldr	x0, [sp, #56]
  403ba4:	bl	403530 <vasprintf@plt>
  403ba8:	str	w0, [sp, #108]
  403bac:	ldr	w0, [sp, #108]
  403bb0:	cmp	w0, #0x0
  403bb4:	b.ge	403bc8 <ferror@plt+0x3f8>  // b.tcont
  403bb8:	adrp	x0, 409000 <ferror@plt+0x5830>
  403bbc:	add	x1, x0, #0x6e8
  403bc0:	mov	w0, #0x2                   	// #2
  403bc4:	bl	4037a0 <err@plt>
  403bc8:	ldr	w0, [sp, #108]
  403bcc:	ldp	x29, x30, [sp], #288
  403bd0:	ret
  403bd4:	sub	sp, sp, #0x10
  403bd8:	str	w0, [sp, #12]
  403bdc:	ldr	w0, [sp, #12]
  403be0:	sub	w0, w0, #0x21
  403be4:	cmp	w0, #0x5d
  403be8:	b.hi	403bf4 <ferror@plt+0x424>  // b.pmore
  403bec:	mov	w0, #0x1                   	// #1
  403bf0:	b	403bf8 <ferror@plt+0x428>
  403bf4:	mov	w0, #0x0                   	// #0
  403bf8:	add	sp, sp, #0x10
  403bfc:	ret
  403c00:	stp	x29, x30, [sp, #-48]!
  403c04:	mov	x29, sp
  403c08:	str	w0, [sp, #28]
  403c0c:	str	x1, [sp, #16]
  403c10:	ldr	x0, [sp, #16]
  403c14:	cmp	x0, #0x0
  403c18:	b.ne	403c3c <ferror@plt+0x46c>  // b.any
  403c1c:	adrp	x0, 40b000 <ferror@plt+0x7830>
  403c20:	add	x3, x0, #0x110
  403c24:	mov	w2, #0xe                   	// #14
  403c28:	adrp	x0, 409000 <ferror@plt+0x5830>
  403c2c:	add	x1, x0, #0x700
  403c30:	adrp	x0, 409000 <ferror@plt+0x5830>
  403c34:	add	x0, x0, #0x718
  403c38:	bl	4036f0 <__assert_fail@plt>
  403c3c:	ldr	x0, [sp, #16]
  403c40:	str	x0, [sp, #40]
  403c44:	b	403c74 <ferror@plt+0x4a4>
  403c48:	ldr	x0, [sp, #40]
  403c4c:	ldr	w0, [x0, #24]
  403c50:	ldr	w1, [sp, #28]
  403c54:	cmp	w1, w0
  403c58:	b.ne	403c68 <ferror@plt+0x498>  // b.any
  403c5c:	ldr	x0, [sp, #40]
  403c60:	ldr	x0, [x0]
  403c64:	b	403c88 <ferror@plt+0x4b8>
  403c68:	ldr	x0, [sp, #40]
  403c6c:	add	x0, x0, #0x20
  403c70:	str	x0, [sp, #40]
  403c74:	ldr	x0, [sp, #40]
  403c78:	ldr	x0, [x0]
  403c7c:	cmp	x0, #0x0
  403c80:	b.ne	403c48 <ferror@plt+0x478>  // b.any
  403c84:	mov	x0, #0x0                   	// #0
  403c88:	ldp	x29, x30, [sp], #48
  403c8c:	ret
  403c90:	stp	x29, x30, [sp, #-96]!
  403c94:	mov	x29, sp
  403c98:	str	x19, [sp, #16]
  403c9c:	str	w0, [sp, #60]
  403ca0:	str	x1, [sp, #48]
  403ca4:	str	x2, [sp, #40]
  403ca8:	str	x3, [sp, #32]
  403cac:	str	wzr, [sp, #92]
  403cb0:	b	403ea8 <ferror@plt+0x6d8>
  403cb4:	ldrsw	x0, [sp, #92]
  403cb8:	lsl	x0, x0, #6
  403cbc:	ldr	x1, [sp, #40]
  403cc0:	add	x0, x1, x0
  403cc4:	str	x0, [sp, #80]
  403cc8:	b	403e70 <ferror@plt+0x6a0>
  403ccc:	ldr	x0, [sp, #80]
  403cd0:	ldr	w0, [x0]
  403cd4:	ldr	w1, [sp, #60]
  403cd8:	cmp	w1, w0
  403cdc:	b.eq	403cf0 <ferror@plt+0x520>  // b.none
  403ce0:	ldr	x0, [sp, #80]
  403ce4:	add	x0, x0, #0x4
  403ce8:	str	x0, [sp, #80]
  403cec:	b	403e70 <ferror@plt+0x6a0>
  403cf0:	ldrsw	x0, [sp, #92]
  403cf4:	lsl	x0, x0, #2
  403cf8:	ldr	x1, [sp, #32]
  403cfc:	add	x0, x1, x0
  403d00:	ldr	w0, [x0]
  403d04:	cmp	w0, #0x0
  403d08:	b.ne	403d28 <ferror@plt+0x558>  // b.any
  403d0c:	ldrsw	x0, [sp, #92]
  403d10:	lsl	x0, x0, #2
  403d14:	ldr	x1, [sp, #32]
  403d18:	add	x0, x1, x0
  403d1c:	ldr	w1, [sp, #60]
  403d20:	str	w1, [x0]
  403d24:	b	403e98 <ferror@plt+0x6c8>
  403d28:	ldrsw	x0, [sp, #92]
  403d2c:	lsl	x0, x0, #2
  403d30:	ldr	x1, [sp, #32]
  403d34:	add	x0, x1, x0
  403d38:	ldr	w0, [x0]
  403d3c:	ldr	w1, [sp, #60]
  403d40:	cmp	w1, w0
  403d44:	b.eq	403e98 <ferror@plt+0x6c8>  // b.none
  403d48:	str	xzr, [sp, #72]
  403d4c:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403d50:	add	x0, x0, #0x490
  403d54:	ldr	x19, [x0]
  403d58:	adrp	x0, 409000 <ferror@plt+0x5830>
  403d5c:	add	x0, x0, #0x728
  403d60:	bl	403750 <gettext@plt>
  403d64:	mov	x1, x0
  403d68:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403d6c:	add	x0, x0, #0x4b0
  403d70:	ldr	x0, [x0]
  403d74:	mov	x2, x0
  403d78:	mov	x0, x19
  403d7c:	bl	403780 <fprintf@plt>
  403d80:	ldrsw	x0, [sp, #92]
  403d84:	lsl	x0, x0, #6
  403d88:	ldr	x1, [sp, #40]
  403d8c:	add	x0, x1, x0
  403d90:	str	x0, [sp, #80]
  403d94:	b	403e30 <ferror@plt+0x660>
  403d98:	ldr	x0, [sp, #80]
  403d9c:	ldr	w0, [x0]
  403da0:	ldr	x1, [sp, #48]
  403da4:	bl	403c00 <ferror@plt+0x430>
  403da8:	str	x0, [sp, #64]
  403dac:	ldr	x0, [sp, #64]
  403db0:	cmp	x0, #0x0
  403db4:	b.eq	403ddc <ferror@plt+0x60c>  // b.none
  403db8:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403dbc:	add	x0, x0, #0x490
  403dc0:	ldr	x3, [x0]
  403dc4:	ldr	x2, [sp, #64]
  403dc8:	adrp	x0, 409000 <ferror@plt+0x5830>
  403dcc:	add	x1, x0, #0x750
  403dd0:	mov	x0, x3
  403dd4:	bl	403780 <fprintf@plt>
  403dd8:	b	403e18 <ferror@plt+0x648>
  403ddc:	ldr	x0, [sp, #80]
  403de0:	ldr	w0, [x0]
  403de4:	bl	403bd4 <ferror@plt+0x404>
  403de8:	cmp	w0, #0x0
  403dec:	b.eq	403e18 <ferror@plt+0x648>  // b.none
  403df0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403df4:	add	x0, x0, #0x490
  403df8:	ldr	x3, [x0]
  403dfc:	ldr	x0, [sp, #80]
  403e00:	ldr	w0, [x0]
  403e04:	mov	w2, w0
  403e08:	adrp	x0, 409000 <ferror@plt+0x5830>
  403e0c:	add	x1, x0, #0x758
  403e10:	mov	x0, x3
  403e14:	bl	403780 <fprintf@plt>
  403e18:	ldr	x0, [sp, #80]
  403e1c:	add	x0, x0, #0x4
  403e20:	str	x0, [sp, #80]
  403e24:	ldr	x0, [sp, #72]
  403e28:	add	x0, x0, #0x1
  403e2c:	str	x0, [sp, #72]
  403e30:	ldr	x0, [sp, #72]
  403e34:	add	x0, x0, #0x1
  403e38:	cmp	x0, #0xf
  403e3c:	b.hi	403e50 <ferror@plt+0x680>  // b.pmore
  403e40:	ldr	x0, [sp, #80]
  403e44:	ldr	w0, [x0]
  403e48:	cmp	w0, #0x0
  403e4c:	b.ne	403d98 <ferror@plt+0x5c8>  // b.any
  403e50:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403e54:	add	x0, x0, #0x490
  403e58:	ldr	x0, [x0]
  403e5c:	mov	x1, x0
  403e60:	mov	w0, #0xa                   	// #10
  403e64:	bl	403100 <fputc@plt>
  403e68:	mov	w0, #0x1                   	// #1
  403e6c:	bl	402fd0 <exit@plt>
  403e70:	ldr	x0, [sp, #80]
  403e74:	ldr	w0, [x0]
  403e78:	cmp	w0, #0x0
  403e7c:	b.eq	403e9c <ferror@plt+0x6cc>  // b.none
  403e80:	ldr	x0, [sp, #80]
  403e84:	ldr	w0, [x0]
  403e88:	ldr	w1, [sp, #60]
  403e8c:	cmp	w1, w0
  403e90:	b.ge	403ccc <ferror@plt+0x4fc>  // b.tcont
  403e94:	b	403e9c <ferror@plt+0x6cc>
  403e98:	nop
  403e9c:	ldr	w0, [sp, #92]
  403ea0:	add	w0, w0, #0x1
  403ea4:	str	w0, [sp, #92]
  403ea8:	ldrsw	x0, [sp, #92]
  403eac:	lsl	x0, x0, #6
  403eb0:	ldr	x1, [sp, #40]
  403eb4:	add	x0, x1, x0
  403eb8:	ldr	w0, [x0]
  403ebc:	cmp	w0, #0x0
  403ec0:	b.eq	403ee4 <ferror@plt+0x714>  // b.none
  403ec4:	ldrsw	x0, [sp, #92]
  403ec8:	lsl	x0, x0, #6
  403ecc:	ldr	x1, [sp, #40]
  403ed0:	add	x0, x1, x0
  403ed4:	ldr	w0, [x0]
  403ed8:	ldr	w1, [sp, #60]
  403edc:	cmp	w1, w0
  403ee0:	b.ge	403cb4 <ferror@plt+0x4e4>  // b.tcont
  403ee4:	nop
  403ee8:	ldr	x19, [sp, #16]
  403eec:	ldp	x29, x30, [sp], #96
  403ef0:	ret
  403ef4:	stp	x29, x30, [sp, #-48]!
  403ef8:	mov	x29, sp
  403efc:	str	x0, [sp, #24]
  403f00:	bl	4030c0 <getuid@plt>
  403f04:	str	w0, [sp, #44]
  403f08:	bl	403060 <geteuid@plt>
  403f0c:	str	w0, [sp, #40]
  403f10:	ldr	w0, [sp, #44]
  403f14:	cmp	w0, #0x0
  403f18:	b.eq	403f78 <ferror@plt+0x7a8>  // b.none
  403f1c:	ldr	w0, [sp, #40]
  403f20:	cmp	w0, #0x0
  403f24:	b.ne	403f78 <ferror@plt+0x7a8>  // b.any
  403f28:	bl	4034f0 <getgid@plt>
  403f2c:	bl	403390 <setgid@plt>
  403f30:	cmp	w0, #0x0
  403f34:	b.ge	403f50 <ferror@plt+0x780>  // b.tcont
  403f38:	adrp	x0, 409000 <ferror@plt+0x5830>
  403f3c:	add	x0, x0, #0x760
  403f40:	bl	403750 <gettext@plt>
  403f44:	mov	x1, x0
  403f48:	mov	w0, #0x20                  	// #32
  403f4c:	bl	4037a0 <err@plt>
  403f50:	bl	4030c0 <getuid@plt>
  403f54:	bl	402f80 <setuid@plt>
  403f58:	cmp	w0, #0x0
  403f5c:	b.ge	403f78 <ferror@plt+0x7a8>  // b.tcont
  403f60:	adrp	x0, 409000 <ferror@plt+0x5830>
  403f64:	add	x0, x0, #0x770
  403f68:	bl	403750 <gettext@plt>
  403f6c:	mov	x1, x0
  403f70:	mov	w0, #0x20                  	// #32
  403f74:	bl	4037a0 <err@plt>
  403f78:	ldr	w0, [sp, #44]
  403f7c:	cmp	w0, #0x0
  403f80:	b.eq	403fac <ferror@plt+0x7dc>  // b.none
  403f84:	mov	w0, #0x0                   	// #0
  403f88:	bl	402f80 <setuid@plt>
  403f8c:	cmp	w0, #0x0
  403f90:	b.ne	403fac <ferror@plt+0x7dc>  // b.any
  403f94:	adrp	x0, 409000 <ferror@plt+0x5830>
  403f98:	add	x0, x0, #0x780
  403f9c:	bl	403750 <gettext@plt>
  403fa0:	mov	x1, x0
  403fa4:	mov	w0, #0x20                  	// #32
  403fa8:	bl	403690 <errx@plt>
  403fac:	ldr	x0, [sp, #24]
  403fb0:	bl	4031e0 <mnt_context_force_unrestricted@plt>
  403fb4:	nop
  403fb8:	ldp	x29, x30, [sp], #48
  403fbc:	ret
  403fc0:	stp	x29, x30, [sp, #-48]!
  403fc4:	mov	x29, sp
  403fc8:	str	xzr, [sp, #32]
  403fcc:	str	xzr, [sp, #24]
  403fd0:	add	x0, sp, #0x20
  403fd4:	bl	4035b0 <mnt_get_library_version@plt>
  403fd8:	add	x0, sp, #0x18
  403fdc:	bl	403190 <mnt_get_library_features@plt>
  403fe0:	adrp	x0, 409000 <ferror@plt+0x5830>
  403fe4:	add	x0, x0, #0x7a0
  403fe8:	bl	403750 <gettext@plt>
  403fec:	mov	x4, x0
  403ff0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  403ff4:	add	x0, x0, #0x4b0
  403ff8:	ldr	x1, [x0]
  403ffc:	ldr	x0, [sp, #32]
  404000:	mov	x3, x0
  404004:	adrp	x0, 409000 <ferror@plt+0x5830>
  404008:	add	x2, x0, #0x7b8
  40400c:	mov	x0, x4
  404010:	bl	4036d0 <printf@plt>
  404014:	ldr	x0, [sp, #24]
  404018:	str	x0, [sp, #40]
  40401c:	b	40407c <ferror@plt+0x8ac>
  404020:	ldr	x0, [sp, #24]
  404024:	ldr	x1, [sp, #40]
  404028:	cmp	x1, x0
  40402c:	b.ne	40403c <ferror@plt+0x86c>  // b.any
  404030:	adrp	x0, 409000 <ferror@plt+0x5830>
  404034:	add	x0, x0, #0x7d0
  404038:	b	404044 <ferror@plt+0x874>
  40403c:	adrp	x0, 409000 <ferror@plt+0x5830>
  404040:	add	x0, x0, #0x7d8
  404044:	adrp	x1, 41d000 <ferror@plt+0x19830>
  404048:	add	x1, x1, #0x4a8
  40404c:	ldr	x1, [x1]
  404050:	bl	402fc0 <fputs@plt>
  404054:	ldr	x0, [sp, #40]
  404058:	add	x1, x0, #0x8
  40405c:	str	x1, [sp, #40]
  404060:	ldr	x2, [x0]
  404064:	adrp	x0, 41d000 <ferror@plt+0x19830>
  404068:	add	x0, x0, #0x4a8
  40406c:	ldr	x0, [x0]
  404070:	mov	x1, x0
  404074:	mov	x0, x2
  404078:	bl	402fc0 <fputs@plt>
  40407c:	ldr	x0, [sp, #40]
  404080:	cmp	x0, #0x0
  404084:	b.eq	404098 <ferror@plt+0x8c8>  // b.none
  404088:	ldr	x0, [sp, #40]
  40408c:	ldr	x0, [x0]
  404090:	cmp	x0, #0x0
  404094:	b.ne	404020 <ferror@plt+0x850>  // b.any
  404098:	adrp	x0, 41d000 <ferror@plt+0x19830>
  40409c:	add	x0, x0, #0x4a8
  4040a0:	ldr	x0, [x0]
  4040a4:	mov	x3, x0
  4040a8:	mov	x2, #0x2                   	// #2
  4040ac:	mov	x1, #0x1                   	// #1
  4040b0:	adrp	x0, 409000 <ferror@plt+0x5830>
  4040b4:	add	x0, x0, #0x7e0
  4040b8:	bl	4035a0 <fwrite@plt>
  4040bc:	mov	w0, #0x0                   	// #0
  4040c0:	bl	402fd0 <exit@plt>
  4040c4:	stp	x29, x30, [sp, #-48]!
  4040c8:	mov	x29, sp
  4040cc:	str	x0, [sp, #40]
  4040d0:	str	x1, [sp, #32]
  4040d4:	str	w2, [sp, #28]
  4040d8:	ldr	x0, [sp, #32]
  4040dc:	cmp	x0, #0x0
  4040e0:	b.eq	4040fc <ferror@plt+0x92c>  // b.none
  4040e4:	adrp	x0, 409000 <ferror@plt+0x5830>
  4040e8:	add	x0, x0, #0x7e8
  4040ec:	bl	403750 <gettext@plt>
  4040f0:	ldr	w2, [sp, #28]
  4040f4:	ldr	x1, [sp, #32]
  4040f8:	bl	4035e0 <warnx@plt>
  4040fc:	mov	w0, #0x1                   	// #1
  404100:	ldp	x29, x30, [sp], #48
  404104:	ret
  404108:	stp	x29, x30, [sp, #-48]!
  40410c:	mov	x29, sp
  404110:	str	x0, [sp, #24]
  404114:	ldr	x0, [sp, #24]
  404118:	str	x0, [sp, #40]
  40411c:	b	40419c <ferror@plt+0x9cc>
  404120:	bl	403420 <__ctype_b_loc@plt>
  404124:	ldr	x1, [x0]
  404128:	ldr	x0, [sp, #40]
  40412c:	ldrsb	w0, [x0]
  404130:	and	w0, w0, #0xff
  404134:	and	x0, x0, #0xff
  404138:	lsl	x0, x0, #1
  40413c:	add	x0, x1, x0
  404140:	ldrh	w0, [x0]
  404144:	and	w0, w0, #0x2
  404148:	cmp	w0, #0x0
  40414c:	b.eq	40416c <ferror@plt+0x99c>  // b.none
  404150:	adrp	x0, 41d000 <ferror@plt+0x19830>
  404154:	add	x0, x0, #0x4a8
  404158:	ldr	x0, [x0]
  40415c:	mov	x1, x0
  404160:	mov	w0, #0x3f                  	// #63
  404164:	bl	403100 <fputc@plt>
  404168:	b	404190 <ferror@plt+0x9c0>
  40416c:	ldr	x0, [sp, #40]
  404170:	ldrsb	w0, [x0]
  404174:	mov	w2, w0
  404178:	adrp	x0, 41d000 <ferror@plt+0x19830>
  40417c:	add	x0, x0, #0x4a8
  404180:	ldr	x0, [x0]
  404184:	mov	x1, x0
  404188:	mov	w0, w2
  40418c:	bl	403100 <fputc@plt>
  404190:	ldr	x0, [sp, #40]
  404194:	add	x0, x0, #0x1
  404198:	str	x0, [sp, #40]
  40419c:	ldr	x0, [sp, #40]
  4041a0:	cmp	x0, #0x0
  4041a4:	b.eq	4041b8 <ferror@plt+0x9e8>  // b.none
  4041a8:	ldr	x0, [sp, #40]
  4041ac:	ldrsb	w0, [x0]
  4041b0:	cmp	w0, #0x0
  4041b4:	b.ne	404120 <ferror@plt+0x950>  // b.any
  4041b8:	nop
  4041bc:	ldp	x29, x30, [sp], #48
  4041c0:	ret
  4041c4:	stp	x29, x30, [sp, #-128]!
  4041c8:	mov	x29, sp
  4041cc:	str	x0, [sp, #40]
  4041d0:	str	x1, [sp, #32]
  4041d4:	str	w2, [sp, #28]
  4041d8:	str	xzr, [sp, #104]
  4041dc:	str	xzr, [sp, #120]
  4041e0:	add	x0, sp, #0x40
  4041e4:	mov	x1, x0
  4041e8:	ldr	x0, [sp, #40]
  4041ec:	bl	403580 <mnt_context_get_mtab@plt>
  4041f0:	cmp	w0, #0x0
  4041f4:	b.eq	404210 <ferror@plt+0xa40>  // b.none
  4041f8:	adrp	x0, 409000 <ferror@plt+0x5830>
  4041fc:	add	x0, x0, #0x810
  404200:	bl	403750 <gettext@plt>
  404204:	mov	x1, x0
  404208:	mov	w0, #0x2                   	// #2
  40420c:	bl	4037a0 <err@plt>
  404210:	mov	w0, #0x0                   	// #0
  404214:	bl	403110 <mnt_new_iter@plt>
  404218:	str	x0, [sp, #104]
  40421c:	ldr	x0, [sp, #104]
  404220:	cmp	x0, #0x0
  404224:	b.ne	404240 <ferror@plt+0xa70>  // b.any
  404228:	adrp	x0, 409000 <ferror@plt+0x5830>
  40422c:	add	x0, x0, #0x828
  404230:	bl	403750 <gettext@plt>
  404234:	mov	x1, x0
  404238:	mov	w0, #0x2                   	// #2
  40423c:	bl	4037a0 <err@plt>
  404240:	ldr	w0, [sp, #28]
  404244:	cmp	w0, #0x0
  404248:	b.eq	4043b8 <ferror@plt+0xbe8>  // b.none
  40424c:	bl	403440 <mnt_new_cache@plt>
  404250:	str	x0, [sp, #120]
  404254:	b	4043b8 <ferror@plt+0xbe8>
  404258:	ldr	x0, [sp, #56]
  40425c:	bl	402ff0 <mnt_fs_get_fstype@plt>
  404260:	str	x0, [sp, #96]
  404264:	ldr	x0, [sp, #56]
  404268:	bl	402f40 <mnt_fs_get_source@plt>
  40426c:	str	x0, [sp, #88]
  404270:	ldr	x0, [sp, #56]
  404274:	bl	4036b0 <mnt_fs_get_options@plt>
  404278:	str	x0, [sp, #80]
  40427c:	str	xzr, [sp, #112]
  404280:	ldr	x0, [sp, #96]
  404284:	cmp	x0, #0x0
  404288:	b.eq	4042b0 <ferror@plt+0xae0>  // b.none
  40428c:	ldr	x0, [sp, #32]
  404290:	cmp	x0, #0x0
  404294:	b.eq	4042b0 <ferror@plt+0xae0>  // b.none
  404298:	ldr	x1, [sp, #32]
  40429c:	ldr	x0, [sp, #96]
  4042a0:	bl	4032e0 <mnt_match_fstype@plt>
  4042a4:	cmp	w0, #0x0
  4042a8:	b.ne	4042b0 <ferror@plt+0xae0>  // b.any
  4042ac:	b	4043b8 <ferror@plt+0xbe8>
  4042b0:	ldr	x0, [sp, #56]
  4042b4:	bl	403470 <mnt_fs_is_pseudofs@plt>
  4042b8:	cmp	w0, #0x0
  4042bc:	b.ne	4042e0 <ferror@plt+0xb10>  // b.any
  4042c0:	ldr	x0, [sp, #56]
  4042c4:	bl	4034e0 <mnt_fs_is_netfs@plt>
  4042c8:	cmp	w0, #0x0
  4042cc:	b.ne	4042e0 <ferror@plt+0xb10>  // b.any
  4042d0:	ldr	x1, [sp, #120]
  4042d4:	ldr	x0, [sp, #88]
  4042d8:	bl	403600 <mnt_pretty_path@plt>
  4042dc:	str	x0, [sp, #112]
  4042e0:	ldr	x0, [sp, #112]
  4042e4:	cmp	x0, #0x0
  4042e8:	b.eq	4042f4 <ferror@plt+0xb24>  // b.none
  4042ec:	ldr	x0, [sp, #112]
  4042f0:	b	4042f8 <ferror@plt+0xb28>
  4042f4:	ldr	x0, [sp, #88]
  4042f8:	mov	x1, x0
  4042fc:	adrp	x0, 409000 <ferror@plt+0x5830>
  404300:	add	x0, x0, #0x850
  404304:	bl	4036d0 <printf@plt>
  404308:	ldr	x0, [sp, #56]
  40430c:	bl	4032d0 <mnt_fs_get_target@plt>
  404310:	bl	404108 <ferror@plt+0x938>
  404314:	ldr	x0, [sp, #96]
  404318:	cmp	x0, #0x0
  40431c:	b.eq	404330 <ferror@plt+0xb60>  // b.none
  404320:	ldr	x1, [sp, #96]
  404324:	adrp	x0, 409000 <ferror@plt+0x5830>
  404328:	add	x0, x0, #0x858
  40432c:	bl	4036d0 <printf@plt>
  404330:	ldr	x0, [sp, #80]
  404334:	cmp	x0, #0x0
  404338:	b.eq	40434c <ferror@plt+0xb7c>  // b.none
  40433c:	ldr	x1, [sp, #80]
  404340:	adrp	x0, 409000 <ferror@plt+0x5830>
  404344:	add	x0, x0, #0x868
  404348:	bl	4036d0 <printf@plt>
  40434c:	ldr	w0, [sp, #28]
  404350:	cmp	w0, #0x0
  404354:	b.eq	404398 <ferror@plt+0xbc8>  // b.none
  404358:	ldr	x0, [sp, #88]
  40435c:	cmp	x0, #0x0
  404360:	b.eq	404398 <ferror@plt+0xbc8>  // b.none
  404364:	adrp	x0, 409000 <ferror@plt+0x5830>
  404368:	add	x2, x0, #0x870
  40436c:	ldr	x1, [sp, #88]
  404370:	ldr	x0, [sp, #120]
  404374:	bl	4031b0 <mnt_cache_find_tag_value@plt>
  404378:	str	x0, [sp, #72]
  40437c:	ldr	x0, [sp, #72]
  404380:	cmp	x0, #0x0
  404384:	b.eq	404398 <ferror@plt+0xbc8>  // b.none
  404388:	ldr	x1, [sp, #72]
  40438c:	adrp	x0, 409000 <ferror@plt+0x5830>
  404390:	add	x0, x0, #0x878
  404394:	bl	4036d0 <printf@plt>
  404398:	adrp	x0, 41d000 <ferror@plt+0x19830>
  40439c:	add	x0, x0, #0x4a8
  4043a0:	ldr	x0, [x0]
  4043a4:	mov	x1, x0
  4043a8:	mov	w0, #0xa                   	// #10
  4043ac:	bl	403100 <fputc@plt>
  4043b0:	ldr	x0, [sp, #112]
  4043b4:	bl	4034d0 <free@plt>
  4043b8:	ldr	x0, [sp, #64]
  4043bc:	add	x1, sp, #0x38
  4043c0:	mov	x2, x1
  4043c4:	ldr	x1, [sp, #104]
  4043c8:	bl	4030e0 <mnt_table_next_fs@plt>
  4043cc:	cmp	w0, #0x0
  4043d0:	b.eq	404258 <ferror@plt+0xa88>  // b.none
  4043d4:	ldr	x0, [sp, #120]
  4043d8:	bl	4034c0 <mnt_unref_cache@plt>
  4043dc:	ldr	x0, [sp, #104]
  4043e0:	bl	403490 <mnt_free_iter@plt>
  4043e4:	nop
  4043e8:	ldp	x29, x30, [sp], #128
  4043ec:	ret
  4043f0:	stp	x29, x30, [sp, #-80]!
  4043f4:	mov	x29, sp
  4043f8:	str	x0, [sp, #24]
  4043fc:	str	wzr, [sp, #76]
  404400:	str	wzr, [sp, #72]
  404404:	str	wzr, [sp, #36]
  404408:	mov	w0, #0x0                   	// #0
  40440c:	bl	403110 <mnt_new_iter@plt>
  404410:	str	x0, [sp, #64]
  404414:	ldr	x0, [sp, #64]
  404418:	cmp	x0, #0x0
  40441c:	b.ne	40452c <ferror@plt+0xd5c>  // b.any
  404420:	adrp	x0, 409000 <ferror@plt+0x5830>
  404424:	add	x0, x0, #0x828
  404428:	bl	403750 <gettext@plt>
  40442c:	bl	403410 <warn@plt>
  404430:	mov	w0, #0x2                   	// #2
  404434:	b	4045f8 <ferror@plt+0xe28>
  404438:	ldr	x0, [sp, #48]
  40443c:	bl	4032d0 <mnt_fs_get_target@plt>
  404440:	str	x0, [sp, #56]
  404444:	ldr	w0, [sp, #40]
  404448:	cmp	w0, #0x0
  40444c:	b.eq	404494 <ferror@plt+0xcc4>  // b.none
  404450:	ldr	x0, [sp, #24]
  404454:	bl	4034a0 <mnt_context_is_verbose@plt>
  404458:	cmp	w0, #0x0
  40445c:	b.eq	40452c <ferror@plt+0xd5c>  // b.none
  404460:	ldr	w0, [sp, #40]
  404464:	cmp	w0, #0x1
  404468:	b.ne	40447c <ferror@plt+0xcac>  // b.any
  40446c:	adrp	x0, 409000 <ferror@plt+0x5830>
  404470:	add	x0, x0, #0x880
  404474:	bl	403750 <gettext@plt>
  404478:	b	404488 <ferror@plt+0xcb8>
  40447c:	adrp	x0, 409000 <ferror@plt+0x5830>
  404480:	add	x0, x0, #0x890
  404484:	bl	403750 <gettext@plt>
  404488:	ldr	x1, [sp, #56]
  40448c:	bl	4036d0 <printf@plt>
  404490:	b	40452c <ferror@plt+0xd5c>
  404494:	ldr	x0, [sp, #24]
  404498:	bl	4030b0 <mnt_context_is_fork@plt>
  40449c:	cmp	w0, #0x0
  4044a0:	b.eq	4044c8 <ferror@plt+0xcf8>  // b.none
  4044a4:	ldr	x0, [sp, #24]
  4044a8:	bl	4034a0 <mnt_context_is_verbose@plt>
  4044ac:	cmp	w0, #0x0
  4044b0:	b.eq	40452c <ferror@plt+0xd5c>  // b.none
  4044b4:	ldr	x1, [sp, #56]
  4044b8:	adrp	x0, 409000 <ferror@plt+0x5830>
  4044bc:	add	x0, x0, #0x8a8
  4044c0:	bl	4036d0 <printf@plt>
  4044c4:	b	40452c <ferror@plt+0xd5c>
  4044c8:	ldr	w0, [sp, #44]
  4044cc:	mov	w1, w0
  4044d0:	ldr	x0, [sp, #24]
  4044d4:	bl	4048cc <ferror@plt+0x10fc>
  4044d8:	cmp	w0, #0x0
  4044dc:	b.ne	404520 <ferror@plt+0xd50>  // b.any
  4044e0:	ldr	w0, [sp, #72]
  4044e4:	add	w0, w0, #0x1
  4044e8:	str	w0, [sp, #72]
  4044ec:	ldr	x0, [sp, #24]
  4044f0:	bl	4037b0 <mnt_context_get_status@plt>
  4044f4:	cmp	w0, #0x0
  4044f8:	b.eq	40452c <ferror@plt+0xd5c>  // b.none
  4044fc:	ldr	x0, [sp, #24]
  404500:	bl	4034a0 <mnt_context_is_verbose@plt>
  404504:	cmp	w0, #0x0
  404508:	b.eq	40452c <ferror@plt+0xd5c>  // b.none
  40450c:	ldr	x1, [sp, #56]
  404510:	adrp	x0, 409000 <ferror@plt+0x5830>
  404514:	add	x0, x0, #0x8d0
  404518:	bl	4036d0 <printf@plt>
  40451c:	b	40452c <ferror@plt+0xd5c>
  404520:	ldr	w0, [sp, #36]
  404524:	add	w0, w0, #0x1
  404528:	str	w0, [sp, #36]
  40452c:	add	x2, sp, #0x28
  404530:	add	x1, sp, #0x2c
  404534:	add	x0, sp, #0x30
  404538:	mov	x4, x2
  40453c:	mov	x3, x1
  404540:	mov	x2, x0
  404544:	ldr	x1, [sp, #64]
  404548:	ldr	x0, [sp, #24]
  40454c:	bl	403200 <mnt_context_next_mount@plt>
  404550:	cmp	w0, #0x0
  404554:	b.eq	404438 <ferror@plt+0xc68>  // b.none
  404558:	ldr	x0, [sp, #24]
  40455c:	bl	4035c0 <mnt_context_is_parent@plt>
  404560:	cmp	w0, #0x0
  404564:	b.eq	4045b8 <ferror@plt+0xde8>  // b.none
  404568:	str	wzr, [sp, #32]
  40456c:	str	wzr, [sp, #36]
  404570:	str	wzr, [sp, #72]
  404574:	add	x1, sp, #0x24
  404578:	add	x0, sp, #0x20
  40457c:	mov	x2, x1
  404580:	mov	x1, x0
  404584:	ldr	x0, [sp, #24]
  404588:	bl	403220 <mnt_context_wait_for_children@plt>
  40458c:	str	w0, [sp, #76]
  404590:	ldr	w0, [sp, #76]
  404594:	cmp	w0, #0x0
  404598:	b.ne	4045b8 <ferror@plt+0xde8>  // b.any
  40459c:	ldr	w0, [sp, #32]
  4045a0:	cmp	w0, #0x0
  4045a4:	b.eq	4045b8 <ferror@plt+0xde8>  // b.none
  4045a8:	ldr	w1, [sp, #32]
  4045ac:	ldr	w0, [sp, #36]
  4045b0:	sub	w0, w1, w0
  4045b4:	str	w0, [sp, #72]
  4045b8:	ldr	w0, [sp, #36]
  4045bc:	cmp	w0, #0x0
  4045c0:	b.ne	4045cc <ferror@plt+0xdfc>  // b.any
  4045c4:	str	wzr, [sp, #76]
  4045c8:	b	4045ec <ferror@plt+0xe1c>
  4045cc:	ldr	w0, [sp, #72]
  4045d0:	cmp	w0, #0x0
  4045d4:	b.ne	4045e4 <ferror@plt+0xe14>  // b.any
  4045d8:	mov	w0, #0x20                  	// #32
  4045dc:	str	w0, [sp, #76]
  4045e0:	b	4045ec <ferror@plt+0xe1c>
  4045e4:	mov	w0, #0x40                  	// #64
  4045e8:	str	w0, [sp, #76]
  4045ec:	ldr	x0, [sp, #64]
  4045f0:	bl	403490 <mnt_free_iter@plt>
  4045f4:	ldr	w0, [sp, #76]
  4045f8:	ldp	x29, x30, [sp], #80
  4045fc:	ret
  404600:	stp	x29, x30, [sp, #-80]!
  404604:	mov	x29, sp
  404608:	str	x0, [sp, #24]
  40460c:	str	wzr, [sp, #76]
  404610:	str	wzr, [sp, #72]
  404614:	str	wzr, [sp, #68]
  404618:	mov	w0, #0x0                   	// #0
  40461c:	bl	403110 <mnt_new_iter@plt>
  404620:	str	x0, [sp, #56]
  404624:	ldr	x0, [sp, #56]
  404628:	cmp	x0, #0x0
  40462c:	b.ne	4046ec <ferror@plt+0xf1c>  // b.any
  404630:	adrp	x0, 409000 <ferror@plt+0x5830>
  404634:	add	x0, x0, #0x828
  404638:	bl	403750 <gettext@plt>
  40463c:	bl	403410 <warn@plt>
  404640:	mov	w0, #0x2                   	// #2
  404644:	b	404758 <ferror@plt+0xf88>
  404648:	ldr	x0, [sp, #40]
  40464c:	bl	4032d0 <mnt_fs_get_target@plt>
  404650:	str	x0, [sp, #48]
  404654:	ldr	w0, [sp, #32]
  404658:	cmp	w0, #0x0
  40465c:	b.eq	404688 <ferror@plt+0xeb8>  // b.none
  404660:	ldr	x0, [sp, #24]
  404664:	bl	4034a0 <mnt_context_is_verbose@plt>
  404668:	cmp	w0, #0x0
  40466c:	b.eq	4046ec <ferror@plt+0xf1c>  // b.none
  404670:	adrp	x0, 409000 <ferror@plt+0x5830>
  404674:	add	x0, x0, #0x880
  404678:	bl	403750 <gettext@plt>
  40467c:	ldr	x1, [sp, #48]
  404680:	bl	4036d0 <printf@plt>
  404684:	b	4046ec <ferror@plt+0xf1c>
  404688:	ldr	w0, [sp, #36]
  40468c:	mov	w1, w0
  404690:	ldr	x0, [sp, #24]
  404694:	bl	4048cc <ferror@plt+0x10fc>
  404698:	cmp	w0, #0x0
  40469c:	b.ne	4046e0 <ferror@plt+0xf10>  // b.any
  4046a0:	ldr	w0, [sp, #72]
  4046a4:	add	w0, w0, #0x1
  4046a8:	str	w0, [sp, #72]
  4046ac:	ldr	x0, [sp, #24]
  4046b0:	bl	4037b0 <mnt_context_get_status@plt>
  4046b4:	cmp	w0, #0x0
  4046b8:	b.eq	4046ec <ferror@plt+0xf1c>  // b.none
  4046bc:	ldr	x0, [sp, #24]
  4046c0:	bl	4034a0 <mnt_context_is_verbose@plt>
  4046c4:	cmp	w0, #0x0
  4046c8:	b.eq	4046ec <ferror@plt+0xf1c>  // b.none
  4046cc:	ldr	x1, [sp, #48]
  4046d0:	adrp	x0, 409000 <ferror@plt+0x5830>
  4046d4:	add	x0, x0, #0x8f0
  4046d8:	bl	4036d0 <printf@plt>
  4046dc:	b	4046ec <ferror@plt+0xf1c>
  4046e0:	ldr	w0, [sp, #68]
  4046e4:	add	w0, w0, #0x1
  4046e8:	str	w0, [sp, #68]
  4046ec:	add	x2, sp, #0x20
  4046f0:	add	x1, sp, #0x24
  4046f4:	add	x0, sp, #0x28
  4046f8:	mov	x4, x2
  4046fc:	mov	x3, x1
  404700:	mov	x2, x0
  404704:	ldr	x1, [sp, #56]
  404708:	ldr	x0, [sp, #24]
  40470c:	bl	4032c0 <mnt_context_next_remount@plt>
  404710:	cmp	w0, #0x0
  404714:	b.eq	404648 <ferror@plt+0xe78>  // b.none
  404718:	ldr	w0, [sp, #68]
  40471c:	cmp	w0, #0x0
  404720:	b.ne	40472c <ferror@plt+0xf5c>  // b.any
  404724:	str	wzr, [sp, #76]
  404728:	b	40474c <ferror@plt+0xf7c>
  40472c:	ldr	w0, [sp, #72]
  404730:	cmp	w0, #0x0
  404734:	b.ne	404744 <ferror@plt+0xf74>  // b.any
  404738:	mov	w0, #0x20                  	// #32
  40473c:	str	w0, [sp, #76]
  404740:	b	40474c <ferror@plt+0xf7c>
  404744:	mov	w0, #0x40                  	// #64
  404748:	str	w0, [sp, #76]
  40474c:	ldr	x0, [sp, #56]
  404750:	bl	403490 <mnt_free_iter@plt>
  404754:	ldr	w0, [sp, #76]
  404758:	ldp	x29, x30, [sp], #80
  40475c:	ret
  404760:	stp	x29, x30, [sp, #-64]!
  404764:	mov	x29, sp
  404768:	str	x0, [sp, #24]
  40476c:	str	xzr, [sp, #32]
  404770:	adrp	x0, 41d000 <ferror@plt+0x19830>
  404774:	add	x0, x0, #0x4b0
  404778:	ldr	x0, [x0]
  40477c:	str	x0, [sp, #56]
  404780:	ldr	x0, [sp, #24]
  404784:	bl	403020 <mnt_context_helper_executed@plt>
  404788:	cmp	w0, #0x0
  40478c:	b.ne	4048c0 <ferror@plt+0x10f0>  // b.any
  404790:	ldr	x0, [sp, #24]
  404794:	bl	4037b0 <mnt_context_get_status@plt>
  404798:	cmp	w0, #0x1
  40479c:	b.ne	4048c0 <ferror@plt+0x10f0>  // b.any
  4047a0:	add	x0, sp, #0x20
  4047a4:	mov	x1, x0
  4047a8:	ldr	x0, [sp, #24]
  4047ac:	bl	403670 <mnt_context_get_mflags@plt>
  4047b0:	ldr	x0, [sp, #24]
  4047b4:	bl	403460 <mnt_context_get_target@plt>
  4047b8:	str	x0, [sp, #48]
  4047bc:	ldr	x0, [sp, #24]
  4047c0:	bl	403590 <mnt_context_get_source@plt>
  4047c4:	str	x0, [sp, #40]
  4047c8:	ldr	x0, [sp, #32]
  4047cc:	and	x0, x0, #0x2000
  4047d0:	cmp	x0, #0x0
  4047d4:	b.eq	4047f8 <ferror@plt+0x1028>  // b.none
  4047d8:	adrp	x0, 409000 <ferror@plt+0x5830>
  4047dc:	add	x0, x0, #0x910
  4047e0:	bl	403750 <gettext@plt>
  4047e4:	ldr	x3, [sp, #48]
  4047e8:	ldr	x2, [sp, #40]
  4047ec:	ldr	x1, [sp, #56]
  4047f0:	bl	4036d0 <printf@plt>
  4047f4:	b	4048c4 <ferror@plt+0x10f4>
  4047f8:	ldr	x0, [sp, #32]
  4047fc:	and	x0, x0, #0x1000
  404800:	cmp	x0, #0x0
  404804:	b.eq	404828 <ferror@plt+0x1058>  // b.none
  404808:	adrp	x0, 409000 <ferror@plt+0x5830>
  40480c:	add	x0, x0, #0x928
  404810:	bl	403750 <gettext@plt>
  404814:	ldr	x3, [sp, #48]
  404818:	ldr	x2, [sp, #40]
  40481c:	ldr	x1, [sp, #56]
  404820:	bl	4036d0 <printf@plt>
  404824:	b	4048c4 <ferror@plt+0x10f4>
  404828:	ldr	x0, [sp, #32]
  40482c:	and	x0, x0, #0x1e0000
  404830:	cmp	x0, #0x0
  404834:	b.eq	4048a0 <ferror@plt+0x10d0>  // b.none
  404838:	ldr	x0, [sp, #40]
  40483c:	cmp	x0, #0x0
  404840:	b.eq	404884 <ferror@plt+0x10b4>  // b.none
  404844:	adrp	x0, 409000 <ferror@plt+0x5830>
  404848:	add	x1, x0, #0x940
  40484c:	ldr	x0, [sp, #40]
  404850:	bl	403400 <strcmp@plt>
  404854:	cmp	w0, #0x0
  404858:	b.eq	404884 <ferror@plt+0x10b4>  // b.none
  40485c:	ldr	x0, [sp, #48]
  404860:	cmp	x0, #0x0
  404864:	b.eq	404884 <ferror@plt+0x10b4>  // b.none
  404868:	adrp	x0, 409000 <ferror@plt+0x5830>
  40486c:	add	x0, x0, #0x948
  404870:	bl	403750 <gettext@plt>
  404874:	ldr	x3, [sp, #48]
  404878:	ldr	x2, [sp, #40]
  40487c:	ldr	x1, [sp, #56]
  404880:	bl	4036d0 <printf@plt>
  404884:	adrp	x0, 409000 <ferror@plt+0x5830>
  404888:	add	x0, x0, #0x960
  40488c:	bl	403750 <gettext@plt>
  404890:	ldr	x2, [sp, #48]
  404894:	ldr	x1, [sp, #56]
  404898:	bl	4036d0 <printf@plt>
  40489c:	b	4048c4 <ferror@plt+0x10f4>
  4048a0:	adrp	x0, 409000 <ferror@plt+0x5830>
  4048a4:	add	x0, x0, #0x948
  4048a8:	bl	403750 <gettext@plt>
  4048ac:	ldr	x3, [sp, #48]
  4048b0:	ldr	x2, [sp, #40]
  4048b4:	ldr	x1, [sp, #56]
  4048b8:	bl	4036d0 <printf@plt>
  4048bc:	b	4048c4 <ferror@plt+0x10f4>
  4048c0:	nop
  4048c4:	ldp	x29, x30, [sp], #64
  4048c8:	ret
  4048cc:	mov	x12, #0x2030                	// #8240
  4048d0:	sub	sp, sp, x12
  4048d4:	stp	x29, x30, [sp]
  4048d8:	mov	x29, sp
  4048dc:	str	x0, [sp, #24]
  4048e0:	str	w1, [sp, #20]
  4048e4:	stp	xzr, xzr, [sp, #32]
  4048e8:	add	x0, sp, #0x30
  4048ec:	mov	x1, #0x1ff0                	// #8176
  4048f0:	mov	x2, x1
  4048f4:	mov	w1, #0x0                   	// #0
  4048f8:	bl	403280 <memset@plt>
  4048fc:	add	x0, sp, #0x20
  404900:	mov	x3, #0x2000                	// #8192
  404904:	mov	x2, x0
  404908:	ldr	w1, [sp, #20]
  40490c:	ldr	x0, [sp, #24]
  404910:	bl	403480 <mnt_context_get_excode@plt>
  404914:	str	w0, [sp, #20]
  404918:	ldr	x0, [sp, #24]
  40491c:	bl	403460 <mnt_context_get_target@plt>
  404920:	str	x0, [sp, #8224]
  404924:	ldrsb	w0, [sp, #32]
  404928:	cmp	w0, #0x0
  40492c:	b.eq	404980 <ferror@plt+0x11b0>  // b.none
  404930:	ldr	x0, [sp, #8224]
  404934:	str	x0, [sp, #8232]
  404938:	ldr	x0, [sp, #8232]
  40493c:	cmp	x0, #0x0
  404940:	b.ne	404950 <ferror@plt+0x1180>  // b.any
  404944:	ldr	x0, [sp, #24]
  404948:	bl	403590 <mnt_context_get_source@plt>
  40494c:	str	x0, [sp, #8232]
  404950:	ldr	x0, [sp, #8232]
  404954:	cmp	x0, #0x0
  404958:	b.ne	404968 <ferror@plt+0x1198>  // b.any
  40495c:	adrp	x0, 409000 <ferror@plt+0x5830>
  404960:	add	x0, x0, #0x988
  404964:	str	x0, [sp, #8232]
  404968:	add	x0, sp, #0x20
  40496c:	mov	x2, x0
  404970:	ldr	x1, [sp, #8232]
  404974:	adrp	x0, 409000 <ferror@plt+0x5830>
  404978:	add	x0, x0, #0x990
  40497c:	bl	4035e0 <warnx@plt>
  404980:	ldr	w0, [sp, #20]
  404984:	cmp	w0, #0x0
  404988:	b.ne	404994 <ferror@plt+0x11c4>  // b.any
  40498c:	ldr	x0, [sp, #24]
  404990:	bl	4037b0 <mnt_context_get_status@plt>
  404994:	ldr	w0, [sp, #20]
  404998:	ldp	x29, x30, [sp]
  40499c:	mov	x12, #0x2030                	// #8240
  4049a0:	add	sp, sp, x12
  4049a4:	ret
  4049a8:	stp	x29, x30, [sp, #-48]!
  4049ac:	mov	x29, sp
  4049b0:	str	x0, [sp, #40]
  4049b4:	str	x1, [sp, #32]
  4049b8:	str	x2, [sp, #24]
  4049bc:	ldr	x0, [sp, #32]
  4049c0:	cmp	x0, #0x0
  4049c4:	b.ne	404a18 <ferror@plt+0x1248>  // b.any
  4049c8:	bl	4031f0 <mnt_new_table@plt>
  4049cc:	str	x0, [sp, #32]
  4049d0:	ldr	x0, [sp, #32]
  4049d4:	cmp	x0, #0x0
  4049d8:	b.ne	4049f4 <ferror@plt+0x1224>  // b.any
  4049dc:	adrp	x0, 409000 <ferror@plt+0x5830>
  4049e0:	add	x0, x0, #0x998
  4049e4:	bl	403750 <gettext@plt>
  4049e8:	mov	x1, x0
  4049ec:	mov	w0, #0x2                   	// #2
  4049f0:	bl	4037a0 <err@plt>
  4049f4:	adrp	x0, 404000 <ferror@plt+0x830>
  4049f8:	add	x1, x0, #0xc4
  4049fc:	ldr	x0, [sp, #32]
  404a00:	bl	402f10 <mnt_table_set_parser_errcb@plt>
  404a04:	ldr	x1, [sp, #32]
  404a08:	ldr	x0, [sp, #40]
  404a0c:	bl	403340 <mnt_context_set_fstab@plt>
  404a10:	ldr	x0, [sp, #32]
  404a14:	bl	402fe0 <mnt_unref_table@plt>
  404a18:	ldr	x1, [sp, #24]
  404a1c:	ldr	x0, [sp, #32]
  404a20:	bl	4036e0 <mnt_table_parse_fstab@plt>
  404a24:	cmp	w0, #0x0
  404a28:	b.eq	404a48 <ferror@plt+0x1278>  // b.none
  404a2c:	adrp	x0, 409000 <ferror@plt+0x5830>
  404a30:	add	x0, x0, #0x9c0
  404a34:	bl	403750 <gettext@plt>
  404a38:	ldr	x2, [sp, #24]
  404a3c:	mov	x1, x0
  404a40:	mov	w0, #0x1                   	// #1
  404a44:	bl	403690 <errx@plt>
  404a48:	ldr	x0, [sp, #32]
  404a4c:	ldp	x29, x30, [sp], #48
  404a50:	ret
  404a54:	stp	x29, x30, [sp, #-64]!
  404a58:	mov	x29, sp
  404a5c:	str	x0, [sp, #24]
  404a60:	ldr	x0, [sp, #24]
  404a64:	bl	402f30 <mnt_context_get_fs@plt>
  404a68:	str	x0, [sp, #56]
  404a6c:	ldr	x0, [sp, #56]
  404a70:	cmp	x0, #0x0
  404a74:	b.ne	404a80 <ferror@plt+0x12b0>  // b.any
  404a78:	mov	w0, #0x0                   	// #0
  404a7c:	b	404b1c <ferror@plt+0x134c>
  404a80:	ldr	x0, [sp, #56]
  404a84:	bl	4032d0 <mnt_fs_get_target@plt>
  404a88:	str	x0, [sp, #48]
  404a8c:	ldr	x0, [sp, #48]
  404a90:	cmp	x0, #0x0
  404a94:	b.eq	404acc <ferror@plt+0x12fc>  // b.none
  404a98:	ldr	x0, [sp, #48]
  404a9c:	bl	406528 <ferror@plt+0x2d58>
  404aa0:	str	x0, [sp, #40]
  404aa4:	ldr	x0, [sp, #40]
  404aa8:	cmp	x0, #0x0
  404aac:	b.ne	404ab8 <ferror@plt+0x12e8>  // b.any
  404ab0:	mov	w0, #0xffffffff            	// #-1
  404ab4:	b	404b1c <ferror@plt+0x134c>
  404ab8:	ldr	x1, [sp, #40]
  404abc:	ldr	x0, [sp, #56]
  404ac0:	bl	403080 <mnt_fs_set_target@plt>
  404ac4:	ldr	x0, [sp, #40]
  404ac8:	bl	4034d0 <free@plt>
  404acc:	ldr	x0, [sp, #56]
  404ad0:	bl	403360 <mnt_fs_get_srcpath@plt>
  404ad4:	str	x0, [sp, #48]
  404ad8:	ldr	x0, [sp, #48]
  404adc:	cmp	x0, #0x0
  404ae0:	b.eq	404b18 <ferror@plt+0x1348>  // b.none
  404ae4:	ldr	x0, [sp, #48]
  404ae8:	bl	406528 <ferror@plt+0x2d58>
  404aec:	str	x0, [sp, #32]
  404af0:	ldr	x0, [sp, #32]
  404af4:	cmp	x0, #0x0
  404af8:	b.ne	404b04 <ferror@plt+0x1334>  // b.any
  404afc:	mov	w0, #0xffffffff            	// #-1
  404b00:	b	404b1c <ferror@plt+0x134c>
  404b04:	ldr	x1, [sp, #32]
  404b08:	ldr	x0, [sp, #56]
  404b0c:	bl	403770 <mnt_fs_set_source@plt>
  404b10:	ldr	x0, [sp, #32]
  404b14:	bl	4034d0 <free@plt>
  404b18:	mov	w0, #0x0                   	// #0
  404b1c:	ldp	x29, x30, [sp], #64
  404b20:	ret
  404b24:	stp	x29, x30, [sp, #-32]!
  404b28:	mov	x29, sp
  404b2c:	str	x0, [sp, #24]
  404b30:	str	x1, [sp, #16]
  404b34:	ldr	x0, [sp, #16]
  404b38:	cmp	x0, #0x0
  404b3c:	b.eq	404bb8 <ferror@plt+0x13e8>  // b.none
  404b40:	ldr	x0, [sp, #16]
  404b44:	ldrsb	w0, [x0]
  404b48:	cmp	w0, #0x3d
  404b4c:	b.eq	404b9c <ferror@plt+0x13cc>  // b.none
  404b50:	ldr	x0, [sp, #16]
  404b54:	ldrsb	w0, [x0]
  404b58:	cmp	w0, #0x27
  404b5c:	b.eq	404b9c <ferror@plt+0x13cc>  // b.none
  404b60:	ldr	x0, [sp, #16]
  404b64:	ldrsb	w0, [x0]
  404b68:	cmp	w0, #0x22
  404b6c:	b.eq	404b9c <ferror@plt+0x13cc>  // b.none
  404b70:	bl	403420 <__ctype_b_loc@plt>
  404b74:	ldr	x1, [x0]
  404b78:	ldr	x0, [sp, #16]
  404b7c:	ldrsb	w0, [x0]
  404b80:	sxtb	x0, w0
  404b84:	lsl	x0, x0, #1
  404b88:	add	x0, x1, x0
  404b8c:	ldrh	w0, [x0]
  404b90:	and	w0, w0, #0x1
  404b94:	cmp	w0, #0x0
  404b98:	b.eq	404bb8 <ferror@plt+0x13e8>  // b.none
  404b9c:	adrp	x0, 409000 <ferror@plt+0x5830>
  404ba0:	add	x0, x0, #0x9d8
  404ba4:	bl	403750 <gettext@plt>
  404ba8:	ldr	x2, [sp, #16]
  404bac:	mov	x1, x0
  404bb0:	mov	w0, #0x1                   	// #1
  404bb4:	bl	403690 <errx@plt>
  404bb8:	ldr	x1, [sp, #16]
  404bbc:	ldr	x0, [sp, #24]
  404bc0:	bl	403660 <mnt_context_append_options@plt>
  404bc4:	cmp	w0, #0x0
  404bc8:	b.eq	404be8 <ferror@plt+0x1418>  // b.none
  404bcc:	adrp	x0, 409000 <ferror@plt+0x5830>
  404bd0:	add	x0, x0, #0x9f8
  404bd4:	bl	403750 <gettext@plt>
  404bd8:	ldr	x2, [sp, #16]
  404bdc:	mov	x1, x0
  404be0:	mov	w0, #0x2                   	// #2
  404be4:	bl	4037a0 <err@plt>
  404be8:	nop
  404bec:	ldp	x29, x30, [sp], #32
  404bf0:	ret
  404bf4:	stp	x29, x30, [sp, #-48]!
  404bf8:	mov	x29, sp
  404bfc:	str	x0, [sp, #24]
  404c00:	str	xzr, [sp, #40]
  404c04:	add	x0, sp, #0x28
  404c08:	mov	x1, x0
  404c0c:	ldr	x0, [sp, #24]
  404c10:	bl	403670 <mnt_context_get_mflags@plt>
  404c14:	cmp	w0, #0x0
  404c18:	b.eq	404c24 <ferror@plt+0x1454>  // b.none
  404c1c:	mov	w0, #0x0                   	// #0
  404c20:	b	404c2c <ferror@plt+0x145c>
  404c24:	ldr	x0, [sp, #40]
  404c28:	and	w0, w0, #0x20
  404c2c:	ldp	x29, x30, [sp], #48
  404c30:	ret
  404c34:	stp	x29, x30, [sp, #-48]!
  404c38:	mov	x29, sp
  404c3c:	str	x19, [sp, #16]
  404c40:	adrp	x0, 41d000 <ferror@plt+0x19830>
  404c44:	add	x0, x0, #0x4a8
  404c48:	ldr	x0, [x0]
  404c4c:	str	x0, [sp, #40]
  404c50:	adrp	x0, 409000 <ferror@plt+0x5830>
  404c54:	add	x0, x0, #0xa18
  404c58:	bl	403750 <gettext@plt>
  404c5c:	ldr	x1, [sp, #40]
  404c60:	bl	402fc0 <fputs@plt>
  404c64:	adrp	x0, 409000 <ferror@plt+0x5830>
  404c68:	add	x0, x0, #0xa28
  404c6c:	bl	403750 <gettext@plt>
  404c70:	mov	x1, x0
  404c74:	adrp	x0, 41d000 <ferror@plt+0x19830>
  404c78:	add	x0, x0, #0x4b0
  404c7c:	ldr	x0, [x0]
  404c80:	mov	x2, x0
  404c84:	ldr	x0, [sp, #40]
  404c88:	bl	403780 <fprintf@plt>
  404c8c:	ldr	x1, [sp, #40]
  404c90:	mov	w0, #0xa                   	// #10
  404c94:	bl	403100 <fputc@plt>
  404c98:	adrp	x0, 409000 <ferror@plt+0x5830>
  404c9c:	add	x0, x0, #0xad8
  404ca0:	bl	403750 <gettext@plt>
  404ca4:	ldr	x1, [sp, #40]
  404ca8:	bl	402fc0 <fputs@plt>
  404cac:	adrp	x0, 409000 <ferror@plt+0x5830>
  404cb0:	add	x0, x0, #0xaf0
  404cb4:	bl	403750 <gettext@plt>
  404cb8:	ldr	x1, [sp, #40]
  404cbc:	bl	402fc0 <fputs@plt>
  404cc0:	adrp	x0, 409000 <ferror@plt+0x5830>
  404cc4:	add	x0, x0, #0xb00
  404cc8:	bl	403750 <gettext@plt>
  404ccc:	mov	x1, x0
  404cd0:	ldr	x0, [sp, #40]
  404cd4:	bl	403780 <fprintf@plt>
  404cd8:	adrp	x0, 409000 <ferror@plt+0x5830>
  404cdc:	add	x0, x0, #0xc30
  404ce0:	bl	403750 <gettext@plt>
  404ce4:	mov	x1, x0
  404ce8:	ldr	x0, [sp, #40]
  404cec:	bl	403780 <fprintf@plt>
  404cf0:	adrp	x0, 409000 <ferror@plt+0x5830>
  404cf4:	add	x0, x0, #0xc70
  404cf8:	bl	403750 <gettext@plt>
  404cfc:	mov	x1, x0
  404d00:	ldr	x0, [sp, #40]
  404d04:	bl	403780 <fprintf@plt>
  404d08:	adrp	x0, 409000 <ferror@plt+0x5830>
  404d0c:	add	x0, x0, #0xca8
  404d10:	bl	403750 <gettext@plt>
  404d14:	mov	x1, x0
  404d18:	ldr	x0, [sp, #40]
  404d1c:	bl	403780 <fprintf@plt>
  404d20:	adrp	x0, 409000 <ferror@plt+0x5830>
  404d24:	add	x0, x0, #0xce0
  404d28:	bl	403750 <gettext@plt>
  404d2c:	mov	x1, x0
  404d30:	ldr	x0, [sp, #40]
  404d34:	bl	403780 <fprintf@plt>
  404d38:	adrp	x0, 409000 <ferror@plt+0x5830>
  404d3c:	add	x0, x0, #0xde8
  404d40:	bl	403750 <gettext@plt>
  404d44:	mov	x1, x0
  404d48:	ldr	x0, [sp, #40]
  404d4c:	bl	403780 <fprintf@plt>
  404d50:	adrp	x0, 409000 <ferror@plt+0x5830>
  404d54:	add	x0, x0, #0xef0
  404d58:	bl	403750 <gettext@plt>
  404d5c:	mov	x1, x0
  404d60:	ldr	x0, [sp, #40]
  404d64:	bl	403780 <fprintf@plt>
  404d68:	adrp	x0, 409000 <ferror@plt+0x5830>
  404d6c:	add	x0, x0, #0xf78
  404d70:	bl	403750 <gettext@plt>
  404d74:	mov	x1, x0
  404d78:	ldr	x0, [sp, #40]
  404d7c:	bl	403780 <fprintf@plt>
  404d80:	adrp	x0, 409000 <ferror@plt+0x5830>
  404d84:	add	x0, x0, #0xfd8
  404d88:	bl	403750 <gettext@plt>
  404d8c:	mov	x1, x0
  404d90:	ldr	x0, [sp, #40]
  404d94:	bl	403780 <fprintf@plt>
  404d98:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404d9c:	add	x0, x0, #0x10
  404da0:	bl	403750 <gettext@plt>
  404da4:	mov	x1, x0
  404da8:	ldr	x0, [sp, #40]
  404dac:	bl	403780 <fprintf@plt>
  404db0:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404db4:	add	x0, x0, #0x58
  404db8:	bl	403750 <gettext@plt>
  404dbc:	mov	x1, x0
  404dc0:	ldr	x0, [sp, #40]
  404dc4:	bl	403780 <fprintf@plt>
  404dc8:	ldr	x1, [sp, #40]
  404dcc:	mov	w0, #0xa                   	// #10
  404dd0:	bl	403100 <fputc@plt>
  404dd4:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404dd8:	add	x0, x0, #0x98
  404ddc:	bl	403750 <gettext@plt>
  404de0:	mov	x19, x0
  404de4:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404de8:	add	x0, x0, #0xb0
  404dec:	bl	403750 <gettext@plt>
  404df0:	mov	x4, x0
  404df4:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404df8:	add	x3, x0, #0xc0
  404dfc:	mov	x2, x19
  404e00:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404e04:	add	x1, x0, #0xd0
  404e08:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404e0c:	add	x0, x0, #0xe0
  404e10:	bl	4036d0 <printf@plt>
  404e14:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404e18:	add	x0, x0, #0xf8
  404e1c:	bl	403750 <gettext@plt>
  404e20:	mov	x1, x0
  404e24:	ldr	x0, [sp, #40]
  404e28:	bl	403780 <fprintf@plt>
  404e2c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404e30:	add	x0, x0, #0x260
  404e34:	bl	403750 <gettext@plt>
  404e38:	mov	x1, x0
  404e3c:	ldr	x0, [sp, #40]
  404e40:	bl	403780 <fprintf@plt>
  404e44:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404e48:	add	x0, x0, #0x318
  404e4c:	bl	403750 <gettext@plt>
  404e50:	mov	x1, x0
  404e54:	ldr	x0, [sp, #40]
  404e58:	bl	403780 <fprintf@plt>
  404e5c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404e60:	add	x0, x0, #0x3f8
  404e64:	bl	403750 <gettext@plt>
  404e68:	mov	x1, x0
  404e6c:	ldr	x0, [sp, #40]
  404e70:	bl	403780 <fprintf@plt>
  404e74:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404e78:	add	x0, x0, #0x4c8
  404e7c:	bl	403750 <gettext@plt>
  404e80:	mov	x1, x0
  404e84:	ldr	x0, [sp, #40]
  404e88:	bl	403780 <fprintf@plt>
  404e8c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404e90:	add	x0, x0, #0x5e0
  404e94:	bl	403750 <gettext@plt>
  404e98:	mov	x2, x0
  404e9c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404ea0:	add	x1, x0, #0x600
  404ea4:	mov	x0, x2
  404ea8:	bl	4036d0 <printf@plt>
  404eac:	mov	w0, #0x0                   	// #0
  404eb0:	bl	402fd0 <exit@plt>
  404eb4:	stp	x29, x30, [sp, #-48]!
  404eb8:	mov	x29, sp
  404ebc:	str	x0, [sp, #24]
  404ec0:	str	xzr, [sp, #40]
  404ec4:	b	404f1c <ferror@plt+0x174c>
  404ec8:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404ecc:	add	x1, x0, #0x938
  404ed0:	ldr	x0, [sp, #40]
  404ed4:	lsl	x0, x0, #4
  404ed8:	add	x0, x1, x0
  404edc:	ldr	x0, [x0, #8]
  404ee0:	mov	x1, x0
  404ee4:	ldr	x0, [sp, #24]
  404ee8:	bl	403400 <strcmp@plt>
  404eec:	cmp	w0, #0x0
  404ef0:	b.ne	404f10 <ferror@plt+0x1740>  // b.any
  404ef4:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404ef8:	add	x1, x0, #0x938
  404efc:	ldr	x0, [sp, #40]
  404f00:	lsl	x0, x0, #4
  404f04:	add	x0, x1, x0
  404f08:	ldr	w0, [x0]
  404f0c:	b	404f2c <ferror@plt+0x175c>
  404f10:	ldr	x0, [sp, #40]
  404f14:	add	x0, x0, #0x1
  404f18:	str	x0, [sp, #40]
  404f1c:	ldr	x0, [sp, #40]
  404f20:	cmp	x0, #0x3
  404f24:	b.ls	404ec8 <ferror@plt+0x16f8>  // b.plast
  404f28:	mov	w0, #0xffffffea            	// #-22
  404f2c:	ldp	x29, x30, [sp], #48
  404f30:	ret
  404f34:	stp	x29, x30, [sp, #-48]!
  404f38:	mov	x29, sp
  404f3c:	str	x0, [sp, #24]
  404f40:	str	x1, [sp, #16]
  404f44:	str	xzr, [sp, #40]
  404f48:	b	404fd4 <ferror@plt+0x1804>
  404f4c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404f50:	add	x1, x0, #0x990
  404f54:	ldr	x0, [sp, #40]
  404f58:	lsl	x0, x0, #4
  404f5c:	add	x0, x1, x0
  404f60:	ldr	x0, [x0, #8]
  404f64:	ldr	x2, [sp, #16]
  404f68:	mov	x1, x0
  404f6c:	ldr	x0, [sp, #24]
  404f70:	bl	403230 <strncmp@plt>
  404f74:	cmp	w0, #0x0
  404f78:	b.ne	404fc8 <ferror@plt+0x17f8>  // b.any
  404f7c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404f80:	add	x1, x0, #0x990
  404f84:	ldr	x0, [sp, #40]
  404f88:	lsl	x0, x0, #4
  404f8c:	add	x0, x1, x0
  404f90:	ldr	x1, [x0, #8]
  404f94:	ldr	x0, [sp, #16]
  404f98:	add	x0, x1, x0
  404f9c:	ldrsb	w0, [x0]
  404fa0:	cmp	w0, #0x0
  404fa4:	b.ne	404fc8 <ferror@plt+0x17f8>  // b.any
  404fa8:	adrp	x0, 40a000 <ferror@plt+0x6830>
  404fac:	add	x1, x0, #0x990
  404fb0:	ldr	x0, [sp, #40]
  404fb4:	lsl	x0, x0, #4
  404fb8:	add	x0, x1, x0
  404fbc:	ldr	w0, [x0]
  404fc0:	sxtw	x0, w0
  404fc4:	b	404fe4 <ferror@plt+0x1814>
  404fc8:	ldr	x0, [sp, #40]
  404fcc:	add	x0, x0, #0x1
  404fd0:	str	x0, [sp, #40]
  404fd4:	ldr	x0, [sp, #40]
  404fd8:	cmp	x0, #0x2
  404fdc:	b.ls	404f4c <ferror@plt+0x177c>  // b.plast
  404fe0:	mov	x0, #0xffffffffffffffea    	// #-22
  404fe4:	ldp	x29, x30, [sp], #48
  404fe8:	ret
  404fec:	stp	x29, x30, [sp, #-48]!
  404ff0:	mov	x29, sp
  404ff4:	str	x0, [sp, #24]
  404ff8:	bl	403710 <__errno_location@plt>
  404ffc:	str	wzr, [x0]
  405000:	add	x0, sp, #0x20
  405004:	mov	w2, #0xa                   	// #10
  405008:	mov	x1, x0
  40500c:	ldr	x0, [sp, #24]
  405010:	bl	402fa0 <strtoul@plt>
  405014:	str	w0, [sp, #44]
  405018:	ldr	w0, [sp, #44]
  40501c:	cmp	w0, #0x0
  405020:	b.lt	405060 <ferror@plt+0x1890>  // b.tstop
  405024:	bl	403710 <__errno_location@plt>
  405028:	ldr	w0, [x0]
  40502c:	cmp	w0, #0x0
  405030:	b.ne	405060 <ferror@plt+0x1890>  // b.any
  405034:	ldr	x0, [sp, #32]
  405038:	ldr	x1, [sp, #24]
  40503c:	cmp	x1, x0
  405040:	b.eq	405060 <ferror@plt+0x1890>  // b.none
  405044:	ldr	x0, [sp, #32]
  405048:	cmp	x0, #0x0
  40504c:	b.eq	405068 <ferror@plt+0x1898>  // b.none
  405050:	ldr	x0, [sp, #32]
  405054:	ldrsb	w0, [x0]
  405058:	cmp	w0, #0x0
  40505c:	b.eq	405068 <ferror@plt+0x1898>  // b.none
  405060:	mov	w0, #0x0                   	// #0
  405064:	b	40506c <ferror@plt+0x189c>
  405068:	ldr	w0, [sp, #44]
  40506c:	ldp	x29, x30, [sp], #48
  405070:	ret
  405074:	mov	x12, #0x10a0                	// #4256
  405078:	sub	sp, sp, x12
  40507c:	stp	x29, x30, [sp]
  405080:	mov	x29, sp
  405084:	str	x19, [sp, #16]
  405088:	str	w0, [sp, #44]
  40508c:	str	x1, [sp, #32]
  405090:	str	wzr, [sp, #4252]
  405094:	str	wzr, [sp, #4248]
  405098:	str	wzr, [sp, #4244]
  40509c:	str	xzr, [sp, #4232]
  4050a0:	str	xzr, [sp, #4168]
  4050a4:	str	xzr, [sp, #4224]
  4050a8:	str	wzr, [sp, #4220]
  4050ac:	str	wzr, [sp, #4216]
  4050b0:	str	wzr, [sp, #4212]
  4050b4:	str	wzr, [sp, #4208]
  4050b8:	str	wzr, [sp, #4204]
  4050bc:	str	wzr, [sp, #4200]
  4050c0:	str	xzr, [sp, #4152]
  4050c4:	str	wzr, [sp, #4160]
  4050c8:	bl	4067d4 <ferror@plt+0x3004>
  4050cc:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4050d0:	add	x1, x0, #0x610
  4050d4:	mov	w0, #0x6                   	// #6
  4050d8:	bl	4037c0 <setlocale@plt>
  4050dc:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4050e0:	add	x1, x0, #0x618
  4050e4:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4050e8:	add	x0, x0, #0x630
  4050ec:	bl	403240 <bindtextdomain@plt>
  4050f0:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4050f4:	add	x0, x0, #0x630
  4050f8:	bl	4033c0 <textdomain@plt>
  4050fc:	bl	403aec <ferror@plt+0x31c>
  405100:	mov	w0, #0x1                   	// #1
  405104:	bl	406a58 <ferror@plt+0x3288>
  405108:	mov	w0, #0x0                   	// #0
  40510c:	bl	4033d0 <mnt_init_debug@plt>
  405110:	bl	4032b0 <mnt_new_context@plt>
  405114:	str	x0, [sp, #4192]
  405118:	ldr	x0, [sp, #4192]
  40511c:	cmp	x0, #0x0
  405120:	b.ne	40513c <ferror@plt+0x196c>  // b.any
  405124:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405128:	add	x0, x0, #0x640
  40512c:	bl	403750 <gettext@plt>
  405130:	mov	x1, x0
  405134:	mov	w0, #0x2                   	// #2
  405138:	bl	4037a0 <err@plt>
  40513c:	adrp	x0, 404000 <ferror@plt+0x830>
  405140:	add	x1, x0, #0xc4
  405144:	ldr	x0, [sp, #4192]
  405148:	bl	4032a0 <mnt_context_set_tables_errcb@plt>
  40514c:	b	405780 <ferror@plt+0x1fb0>
  405150:	ldr	x0, [sp, #4192]
  405154:	bl	402f90 <mnt_context_is_restricted@plt>
  405158:	cmp	w0, #0x0
  40515c:	b.eq	405198 <ferror@plt+0x19c8>  // b.none
  405160:	ldr	w1, [sp, #4188]
  405164:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405168:	add	x0, x0, #0x668
  40516c:	bl	403570 <strchr@plt>
  405170:	cmp	x0, #0x0
  405174:	b.ne	405198 <ferror@plt+0x19c8>  // b.any
  405178:	ldr	w0, [sp, #4188]
  40517c:	cmp	w0, #0x88
  405180:	b.eq	405198 <ferror@plt+0x19c8>  // b.none
  405184:	ldr	w0, [sp, #4188]
  405188:	cmp	w0, #0x8a
  40518c:	b.eq	405198 <ferror@plt+0x19c8>  // b.none
  405190:	ldr	x0, [sp, #4192]
  405194:	bl	403ef4 <ferror@plt+0x724>
  405198:	add	x0, sp, #0x1, lsl #12
  40519c:	add	x0, x0, #0x38
  4051a0:	mov	x3, x0
  4051a4:	adrp	x0, 40b000 <ferror@plt+0x7830>
  4051a8:	add	x2, x0, #0x50
  4051ac:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4051b0:	add	x1, x0, #0xb70
  4051b4:	ldr	w0, [sp, #4188]
  4051b8:	bl	403c90 <ferror@plt+0x4c0>
  4051bc:	ldr	w0, [sp, #4188]
  4051c0:	sub	w0, w0, #0x42
  4051c4:	cmp	w0, #0x4b
  4051c8:	b.hi	405744 <ferror@plt+0x1f74>  // b.pmore
  4051cc:	adrp	x1, 40a000 <ferror@plt+0x6830>
  4051d0:	add	x1, x1, #0x7e8
  4051d4:	ldr	w0, [x1, w0, uxtw #2]
  4051d8:	adr	x1, 4051e4 <ferror@plt+0x1a14>
  4051dc:	add	x0, x1, w0, sxtw #2
  4051e0:	br	x0
  4051e4:	mov	w0, #0x1                   	// #1
  4051e8:	str	w0, [sp, #4248]
  4051ec:	b	405780 <ferror@plt+0x1fb0>
  4051f0:	mov	w1, #0x1                   	// #1
  4051f4:	ldr	x0, [sp, #4192]
  4051f8:	bl	403630 <mnt_context_disable_canonicalize@plt>
  4051fc:	b	405780 <ferror@plt+0x1fb0>
  405200:	mov	w1, #0x1                   	// #1
  405204:	ldr	x0, [sp, #4192]
  405208:	bl	403090 <mnt_context_enable_fake@plt>
  40520c:	b	405780 <ferror@plt+0x1fb0>
  405210:	mov	w1, #0x1                   	// #1
  405214:	ldr	x0, [sp, #4192]
  405218:	bl	4033b0 <mnt_context_enable_fork@plt>
  40521c:	b	405780 <ferror@plt+0x1fb0>
  405220:	mov	w1, #0x1                   	// #1
  405224:	ldr	x0, [sp, #4192]
  405228:	bl	403260 <mnt_context_disable_helpers@plt>
  40522c:	b	405780 <ferror@plt+0x1fb0>
  405230:	mov	w1, #0x1                   	// #1
  405234:	ldr	x0, [sp, #4192]
  405238:	bl	403700 <mnt_context_disable_mtab@plt>
  40523c:	b	405780 <ferror@plt+0x1fb0>
  405240:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405244:	add	x1, x0, #0x678
  405248:	ldr	x0, [sp, #4192]
  40524c:	bl	404b24 <ferror@plt+0x1354>
  405250:	mov	w1, #0x0                   	// #0
  405254:	ldr	x0, [sp, #4192]
  405258:	bl	403210 <mnt_context_enable_rwonly_mount@plt>
  40525c:	b	405780 <ferror@plt+0x1fb0>
  405260:	mov	w1, #0x1                   	// #1
  405264:	ldr	x0, [sp, #4192]
  405268:	bl	403680 <mnt_context_enable_verbose@plt>
  40526c:	b	405780 <ferror@plt+0x1fb0>
  405270:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405274:	add	x1, x0, #0x680
  405278:	ldr	x0, [sp, #4192]
  40527c:	bl	404b24 <ferror@plt+0x1354>
  405280:	mov	w1, #0x1                   	// #1
  405284:	ldr	x0, [sp, #4192]
  405288:	bl	403210 <mnt_context_enable_rwonly_mount@plt>
  40528c:	b	405780 <ferror@plt+0x1fb0>
  405290:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405294:	add	x0, x0, #0x498
  405298:	ldr	x0, [x0]
  40529c:	mov	x1, x0
  4052a0:	ldr	x0, [sp, #4192]
  4052a4:	bl	404b24 <ferror@plt+0x1354>
  4052a8:	b	405780 <ferror@plt+0x1fb0>
  4052ac:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4052b0:	add	x0, x0, #0x498
  4052b4:	ldr	x0, [x0]
  4052b8:	mov	x1, x0
  4052bc:	ldr	x0, [sp, #4192]
  4052c0:	bl	403610 <mnt_context_set_options_pattern@plt>
  4052c4:	cmp	w0, #0x0
  4052c8:	b.eq	405780 <ferror@plt+0x1fb0>  // b.none
  4052cc:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4052d0:	add	x0, x0, #0x688
  4052d4:	bl	403750 <gettext@plt>
  4052d8:	mov	x1, x0
  4052dc:	mov	w0, #0x2                   	// #2
  4052e0:	bl	4037a0 <err@plt>
  4052e4:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4052e8:	add	x0, x0, #0x498
  4052ec:	ldr	x0, [x0]
  4052f0:	add	x3, sp, #0x1, lsl #12
  4052f4:	add	x3, x3, #0x48
  4052f8:	mov	x2, x0
  4052fc:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405300:	add	x1, x0, #0x6a8
  405304:	mov	x0, x3
  405308:	bl	403b0c <ferror@plt+0x33c>
  40530c:	mov	w1, #0x1                   	// #1
  405310:	ldr	x0, [sp, #4192]
  405314:	bl	403150 <mnt_context_disable_swapmatch@plt>
  405318:	ldr	x0, [sp, #4168]
  40531c:	mov	x1, x0
  405320:	ldr	x0, [sp, #4192]
  405324:	bl	402f50 <mnt_context_set_source@plt>
  405328:	ldr	x0, [sp, #4168]
  40532c:	bl	4034d0 <free@plt>
  405330:	b	405780 <ferror@plt+0x1fb0>
  405334:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405338:	add	x0, x0, #0x498
  40533c:	ldr	x0, [x0]
  405340:	add	x3, sp, #0x1, lsl #12
  405344:	add	x3, x3, #0x48
  405348:	mov	x2, x0
  40534c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405350:	add	x1, x0, #0x6b8
  405354:	mov	x0, x3
  405358:	bl	403b0c <ferror@plt+0x33c>
  40535c:	mov	w1, #0x1                   	// #1
  405360:	ldr	x0, [sp, #4192]
  405364:	bl	403150 <mnt_context_disable_swapmatch@plt>
  405368:	ldr	x0, [sp, #4168]
  40536c:	mov	x1, x0
  405370:	ldr	x0, [sp, #4192]
  405374:	bl	402f50 <mnt_context_set_source@plt>
  405378:	ldr	x0, [sp, #4168]
  40537c:	bl	4034d0 <free@plt>
  405380:	b	405780 <ferror@plt+0x1fb0>
  405384:	mov	w0, #0x1                   	// #1
  405388:	str	w0, [sp, #4244]
  40538c:	b	405780 <ferror@plt+0x1fb0>
  405390:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405394:	add	x0, x0, #0x498
  405398:	ldr	x0, [x0]
  40539c:	str	x0, [sp, #4224]
  4053a0:	b	405780 <ferror@plt+0x1fb0>
  4053a4:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4053a8:	add	x0, x0, #0x498
  4053ac:	ldr	x0, [x0]
  4053b0:	mov	x2, x0
  4053b4:	ldr	x1, [sp, #4232]
  4053b8:	ldr	x0, [sp, #4192]
  4053bc:	bl	4049a8 <ferror@plt+0x11d8>
  4053c0:	str	x0, [sp, #4232]
  4053c4:	b	405780 <ferror@plt+0x1fb0>
  4053c8:	mov	w1, #0x1                   	// #1
  4053cc:	ldr	x0, [sp, #4192]
  4053d0:	bl	403500 <mnt_context_enable_sloppy@plt>
  4053d4:	b	405780 <ferror@plt+0x1fb0>
  4053d8:	mov	w0, #0x1                   	// #1
  4053dc:	str	w0, [sp, #4220]
  4053e0:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4053e4:	add	x1, x0, #0x6c8
  4053e8:	ldr	x0, [sp, #4192]
  4053ec:	bl	404b24 <ferror@plt+0x1354>
  4053f0:	b	405780 <ferror@plt+0x1fb0>
  4053f4:	mov	w0, #0x1                   	// #1
  4053f8:	str	w0, [sp, #4220]
  4053fc:	mov	w0, #0x1                   	// #1
  405400:	str	w0, [sp, #4216]
  405404:	b	405780 <ferror@plt+0x1fb0>
  405408:	mov	w0, #0x1                   	// #1
  40540c:	str	w0, [sp, #4220]
  405410:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405414:	add	x1, x0, #0x6d0
  405418:	ldr	x0, [sp, #4192]
  40541c:	bl	404b24 <ferror@plt+0x1354>
  405420:	b	405780 <ferror@plt+0x1fb0>
  405424:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405428:	add	x0, x0, #0x498
  40542c:	ldr	x0, [x0]
  405430:	bl	404fec <ferror@plt+0x181c>
  405434:	str	w0, [sp, #4180]
  405438:	ldr	w0, [sp, #4180]
  40543c:	cmp	w0, #0x0
  405440:	b.eq	405460 <ferror@plt+0x1c90>  // b.none
  405444:	add	x4, sp, #0x30
  405448:	ldr	w3, [sp, #4180]
  40544c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405450:	add	x2, x0, #0x6d8
  405454:	mov	x1, #0x1000                	// #4096
  405458:	mov	x0, x4
  40545c:	bl	403160 <snprintf@plt>
  405460:	ldr	w0, [sp, #4180]
  405464:	cmp	w0, #0x0
  405468:	b.eq	405474 <ferror@plt+0x1ca4>  // b.none
  40546c:	add	x0, sp, #0x30
  405470:	b	405480 <ferror@plt+0x1cb0>
  405474:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405478:	add	x0, x0, #0x498
  40547c:	ldr	x0, [x0]
  405480:	mov	x1, x0
  405484:	ldr	x0, [sp, #4192]
  405488:	bl	4034b0 <mnt_context_set_target_ns@plt>
  40548c:	cmp	w0, #0x0
  405490:	b.eq	4054d0 <ferror@plt+0x1d00>  // b.none
  405494:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405498:	add	x0, x0, #0x6e8
  40549c:	bl	403750 <gettext@plt>
  4054a0:	mov	x1, x0
  4054a4:	ldr	w0, [sp, #4180]
  4054a8:	cmp	w0, #0x0
  4054ac:	b.eq	4054b8 <ferror@plt+0x1ce8>  // b.none
  4054b0:	add	x0, sp, #0x30
  4054b4:	b	4054c4 <ferror@plt+0x1cf4>
  4054b8:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4054bc:	add	x0, x0, #0x498
  4054c0:	ldr	x0, [x0]
  4054c4:	mov	x2, x0
  4054c8:	mov	w0, #0x2                   	// #2
  4054cc:	bl	4037a0 <err@plt>
  4054d0:	nop
  4054d4:	b	405780 <ferror@plt+0x1fb0>
  4054d8:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4054dc:	add	x1, x0, #0x710
  4054e0:	ldr	x0, [sp, #4192]
  4054e4:	bl	404b24 <ferror@plt+0x1354>
  4054e8:	mov	w0, #0x1                   	// #1
  4054ec:	str	w0, [sp, #4212]
  4054f0:	b	405780 <ferror@plt+0x1fb0>
  4054f4:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4054f8:	add	x1, x0, #0x718
  4054fc:	ldr	x0, [sp, #4192]
  405500:	bl	404b24 <ferror@plt+0x1354>
  405504:	mov	w0, #0x1                   	// #1
  405508:	str	w0, [sp, #4212]
  40550c:	b	405780 <ferror@plt+0x1fb0>
  405510:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405514:	add	x1, x0, #0x720
  405518:	ldr	x0, [sp, #4192]
  40551c:	bl	404b24 <ferror@plt+0x1354>
  405520:	mov	w0, #0x1                   	// #1
  405524:	str	w0, [sp, #4212]
  405528:	b	405780 <ferror@plt+0x1fb0>
  40552c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405530:	add	x1, x0, #0x728
  405534:	ldr	x0, [sp, #4192]
  405538:	bl	404b24 <ferror@plt+0x1354>
  40553c:	mov	w0, #0x1                   	// #1
  405540:	str	w0, [sp, #4212]
  405544:	b	405780 <ferror@plt+0x1fb0>
  405548:	adrp	x0, 40a000 <ferror@plt+0x6830>
  40554c:	add	x1, x0, #0x738
  405550:	ldr	x0, [sp, #4192]
  405554:	bl	404b24 <ferror@plt+0x1354>
  405558:	mov	w0, #0x1                   	// #1
  40555c:	str	w0, [sp, #4212]
  405560:	b	405780 <ferror@plt+0x1fb0>
  405564:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405568:	add	x1, x0, #0x740
  40556c:	ldr	x0, [sp, #4192]
  405570:	bl	404b24 <ferror@plt+0x1354>
  405574:	mov	w0, #0x1                   	// #1
  405578:	str	w0, [sp, #4212]
  40557c:	b	405780 <ferror@plt+0x1fb0>
  405580:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405584:	add	x1, x0, #0x748
  405588:	ldr	x0, [sp, #4192]
  40558c:	bl	404b24 <ferror@plt+0x1354>
  405590:	mov	w0, #0x1                   	// #1
  405594:	str	w0, [sp, #4212]
  405598:	b	405780 <ferror@plt+0x1fb0>
  40559c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4055a0:	add	x1, x0, #0x758
  4055a4:	ldr	x0, [sp, #4192]
  4055a8:	bl	404b24 <ferror@plt+0x1354>
  4055ac:	mov	w0, #0x1                   	// #1
  4055b0:	str	w0, [sp, #4212]
  4055b4:	b	405780 <ferror@plt+0x1fb0>
  4055b8:	mov	w1, #0x1                   	// #1
  4055bc:	ldr	x0, [sp, #4192]
  4055c0:	bl	403150 <mnt_context_disable_swapmatch@plt>
  4055c4:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4055c8:	add	x0, x0, #0x498
  4055cc:	ldr	x0, [x0]
  4055d0:	mov	x1, x0
  4055d4:	ldr	x0, [sp, #4192]
  4055d8:	bl	403430 <mnt_context_set_target@plt>
  4055dc:	b	405780 <ferror@plt+0x1fb0>
  4055e0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4055e4:	add	x0, x0, #0x498
  4055e8:	ldr	x0, [x0]
  4055ec:	mov	x1, x0
  4055f0:	ldr	x0, [sp, #4192]
  4055f4:	bl	403140 <mnt_context_set_target_prefix@plt>
  4055f8:	b	405780 <ferror@plt+0x1fb0>
  4055fc:	mov	w1, #0x1                   	// #1
  405600:	ldr	x0, [sp, #4192]
  405604:	bl	403150 <mnt_context_disable_swapmatch@plt>
  405608:	adrp	x0, 41d000 <ferror@plt+0x19830>
  40560c:	add	x0, x0, #0x498
  405610:	ldr	x0, [x0]
  405614:	mov	x1, x0
  405618:	ldr	x0, [sp, #4192]
  40561c:	bl	402f50 <mnt_context_set_source@plt>
  405620:	b	405780 <ferror@plt+0x1fb0>
  405624:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405628:	add	x0, x0, #0x498
  40562c:	ldr	x0, [x0]
  405630:	bl	404eb4 <ferror@plt+0x16e4>
  405634:	str	w0, [sp, #4204]
  405638:	ldr	w0, [sp, #4204]
  40563c:	cmn	w0, #0x16
  405640:	b.ne	405780 <ferror@plt+0x1fb0>  // b.any
  405644:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405648:	add	x0, x0, #0x768
  40564c:	bl	403750 <gettext@plt>
  405650:	bl	4035e0 <warnx@plt>
  405654:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405658:	add	x0, x0, #0x490
  40565c:	ldr	x19, [x0]
  405660:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405664:	add	x0, x0, #0x778
  405668:	bl	403750 <gettext@plt>
  40566c:	mov	x1, x0
  405670:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405674:	add	x0, x0, #0x4b0
  405678:	ldr	x0, [x0]
  40567c:	mov	x2, x0
  405680:	mov	x0, x19
  405684:	bl	403780 <fprintf@plt>
  405688:	mov	w0, #0x1                   	// #1
  40568c:	bl	402fd0 <exit@plt>
  405690:	str	xzr, [sp, #4144]
  405694:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405698:	add	x0, x0, #0x498
  40569c:	ldr	x3, [x0]
  4056a0:	add	x1, sp, #0x1, lsl #12
  4056a4:	add	x1, x1, #0x30
  4056a8:	adrp	x0, 404000 <ferror@plt+0x830>
  4056ac:	add	x2, x0, #0xf34
  4056b0:	mov	x0, x3
  4056b4:	bl	408a20 <ferror@plt+0x5250>
  4056b8:	cmp	w0, #0x0
  4056bc:	b.eq	40570c <ferror@plt+0x1f3c>  // b.none
  4056c0:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4056c4:	add	x0, x0, #0x768
  4056c8:	bl	403750 <gettext@plt>
  4056cc:	bl	4035e0 <warnx@plt>
  4056d0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4056d4:	add	x0, x0, #0x490
  4056d8:	ldr	x19, [x0]
  4056dc:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4056e0:	add	x0, x0, #0x778
  4056e4:	bl	403750 <gettext@plt>
  4056e8:	mov	x1, x0
  4056ec:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4056f0:	add	x0, x0, #0x4b0
  4056f4:	ldr	x0, [x0]
  4056f8:	mov	x2, x0
  4056fc:	mov	x0, x19
  405700:	bl	403780 <fprintf@plt>
  405704:	mov	w0, #0x1                   	// #1
  405708:	bl	402fd0 <exit@plt>
  40570c:	ldr	x0, [sp, #4144]
  405710:	str	w0, [sp, #4200]
  405714:	nop
  405718:	b	405780 <ferror@plt+0x1fb0>
  40571c:	ldr	w0, [sp, #4208]
  405720:	orr	w0, w0, #0x20
  405724:	str	w0, [sp, #4208]
  405728:	b	405780 <ferror@plt+0x1fb0>
  40572c:	ldr	x0, [sp, #4192]
  405730:	bl	403620 <mnt_free_context@plt>
  405734:	bl	404c34 <ferror@plt+0x1464>
  405738:	ldr	x0, [sp, #4192]
  40573c:	bl	403620 <mnt_free_context@plt>
  405740:	bl	403fc0 <ferror@plt+0x7f0>
  405744:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405748:	add	x0, x0, #0x490
  40574c:	ldr	x19, [x0]
  405750:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405754:	add	x0, x0, #0x778
  405758:	bl	403750 <gettext@plt>
  40575c:	mov	x1, x0
  405760:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405764:	add	x0, x0, #0x4b0
  405768:	ldr	x0, [x0]
  40576c:	mov	x2, x0
  405770:	mov	x0, x19
  405774:	bl	403780 <fprintf@plt>
  405778:	mov	w0, #0x1                   	// #1
  40577c:	bl	402fd0 <exit@plt>
  405780:	mov	x4, #0x0                   	// #0
  405784:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405788:	add	x3, x0, #0xb70
  40578c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405790:	add	x2, x0, #0x7a0
  405794:	ldr	x1, [sp, #32]
  405798:	ldr	w0, [sp, #44]
  40579c:	bl	4033e0 <getopt_long@plt>
  4057a0:	str	w0, [sp, #4188]
  4057a4:	ldr	w0, [sp, #4188]
  4057a8:	cmn	w0, #0x1
  4057ac:	b.ne	405150 <ferror@plt+0x1980>  // b.any
  4057b0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4057b4:	add	x0, x0, #0x4a0
  4057b8:	ldr	w0, [x0]
  4057bc:	ldr	w1, [sp, #44]
  4057c0:	sub	w0, w1, w0
  4057c4:	str	w0, [sp, #44]
  4057c8:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4057cc:	add	x0, x0, #0x4a0
  4057d0:	ldr	w0, [x0]
  4057d4:	sxtw	x0, w0
  4057d8:	lsl	x0, x0, #3
  4057dc:	ldr	x1, [sp, #32]
  4057e0:	add	x0, x1, x0
  4057e4:	str	x0, [sp, #32]
  4057e8:	ldr	w1, [sp, #4204]
  4057ec:	ldr	w0, [sp, #4200]
  4057f0:	orr	w0, w1, w0
  4057f4:	ldr	w1, [sp, #4208]
  4057f8:	orr	w0, w1, w0
  4057fc:	str	w0, [sp, #4208]
  405800:	ldr	w0, [sp, #4208]
  405804:	cmp	w0, #0x0
  405808:	b.eq	405848 <ferror@plt+0x2078>  // b.none
  40580c:	ldr	w0, [sp, #4204]
  405810:	cmp	w0, #0x0
  405814:	b.ne	405824 <ferror@plt+0x2054>  // b.any
  405818:	ldr	w0, [sp, #4208]
  40581c:	orr	w0, w0, #0x8
  405820:	str	w0, [sp, #4208]
  405824:	ldr	w0, [sp, #4200]
  405828:	cmp	w0, #0x0
  40582c:	b.ne	40583c <ferror@plt+0x206c>  // b.any
  405830:	ldr	w0, [sp, #4208]
  405834:	orr	w0, w0, #0xc00
  405838:	str	w0, [sp, #4208]
  40583c:	ldr	w1, [sp, #4208]
  405840:	ldr	x0, [sp, #4192]
  405844:	bl	4036a0 <mnt_context_set_optsmode@plt>
  405848:	ldr	x0, [sp, #4232]
  40584c:	cmp	x0, #0x0
  405850:	b.eq	405878 <ferror@plt+0x20a8>  // b.none
  405854:	ldr	x0, [sp, #4192]
  405858:	bl	403380 <mnt_context_is_nocanonicalize@plt>
  40585c:	cmp	w0, #0x0
  405860:	b.ne	405878 <ferror@plt+0x20a8>  // b.any
  405864:	ldr	x0, [sp, #4192]
  405868:	bl	403130 <mnt_context_get_cache@plt>
  40586c:	mov	x1, x0
  405870:	ldr	x0, [sp, #4232]
  405874:	bl	403510 <mnt_table_set_cache@plt>
  405878:	ldr	x0, [sp, #4192]
  40587c:	bl	403590 <mnt_context_get_source@plt>
  405880:	cmp	x0, #0x0
  405884:	b.ne	40592c <ferror@plt+0x215c>  // b.any
  405888:	ldr	x0, [sp, #4192]
  40588c:	bl	403460 <mnt_context_get_target@plt>
  405890:	cmp	x0, #0x0
  405894:	b.ne	40592c <ferror@plt+0x215c>  // b.any
  405898:	ldr	w0, [sp, #44]
  40589c:	cmp	w0, #0x0
  4058a0:	b.ne	40592c <ferror@plt+0x215c>  // b.any
  4058a4:	ldr	w0, [sp, #4248]
  4058a8:	cmp	w0, #0x0
  4058ac:	b.ne	40592c <ferror@plt+0x215c>  // b.any
  4058b0:	ldr	w0, [sp, #4220]
  4058b4:	cmp	w0, #0x0
  4058b8:	b.ne	4058cc <ferror@plt+0x20fc>  // b.any
  4058bc:	ldr	x0, [sp, #4192]
  4058c0:	bl	403290 <mnt_context_get_options@plt>
  4058c4:	cmp	x0, #0x0
  4058c8:	b.eq	405918 <ferror@plt+0x2148>  // b.none
  4058cc:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4058d0:	add	x0, x0, #0x768
  4058d4:	bl	403750 <gettext@plt>
  4058d8:	bl	4035e0 <warnx@plt>
  4058dc:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4058e0:	add	x0, x0, #0x490
  4058e4:	ldr	x19, [x0]
  4058e8:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4058ec:	add	x0, x0, #0x778
  4058f0:	bl	403750 <gettext@plt>
  4058f4:	mov	x1, x0
  4058f8:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4058fc:	add	x0, x0, #0x4b0
  405900:	ldr	x0, [x0]
  405904:	mov	x2, x0
  405908:	mov	x0, x19
  40590c:	bl	403780 <fprintf@plt>
  405910:	mov	w0, #0x1                   	// #1
  405914:	bl	402fd0 <exit@plt>
  405918:	ldr	w2, [sp, #4244]
  40591c:	ldr	x1, [sp, #4224]
  405920:	ldr	x0, [sp, #4192]
  405924:	bl	4041c4 <ferror@plt+0x9f4>
  405928:	b	405da0 <ferror@plt+0x25d0>
  40592c:	ldr	x0, [sp, #4192]
  405930:	bl	402f90 <mnt_context_is_restricted@plt>
  405934:	cmp	w0, #0x0
  405938:	b.eq	405950 <ferror@plt+0x2180>  // b.none
  40593c:	ldr	x0, [sp, #4224]
  405940:	cmp	x0, #0x0
  405944:	b.eq	405950 <ferror@plt+0x2180>  // b.none
  405948:	ldr	x0, [sp, #4192]
  40594c:	bl	403ef4 <ferror@plt+0x724>
  405950:	ldr	w0, [sp, #4220]
  405954:	cmp	w0, #0x0
  405958:	b.eq	4059d0 <ferror@plt+0x2200>  // b.none
  40595c:	ldr	x0, [sp, #4224]
  405960:	cmp	x0, #0x0
  405964:	b.ne	405984 <ferror@plt+0x21b4>  // b.any
  405968:	ldr	w0, [sp, #4248]
  40596c:	cmp	w0, #0x0
  405970:	b.ne	405984 <ferror@plt+0x21b4>  // b.any
  405974:	ldr	x0, [sp, #4192]
  405978:	bl	403590 <mnt_context_get_source@plt>
  40597c:	cmp	x0, #0x0
  405980:	b.eq	4059d0 <ferror@plt+0x2200>  // b.none
  405984:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405988:	add	x0, x0, #0x768
  40598c:	bl	403750 <gettext@plt>
  405990:	bl	4035e0 <warnx@plt>
  405994:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405998:	add	x0, x0, #0x490
  40599c:	ldr	x19, [x0]
  4059a0:	adrp	x0, 40a000 <ferror@plt+0x6830>
  4059a4:	add	x0, x0, #0x778
  4059a8:	bl	403750 <gettext@plt>
  4059ac:	mov	x1, x0
  4059b0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4059b4:	add	x0, x0, #0x4b0
  4059b8:	ldr	x0, [x0]
  4059bc:	mov	x2, x0
  4059c0:	mov	x0, x19
  4059c4:	bl	403780 <fprintf@plt>
  4059c8:	mov	w0, #0x1                   	// #1
  4059cc:	bl	402fd0 <exit@plt>
  4059d0:	ldr	x0, [sp, #4224]
  4059d4:	cmp	x0, #0x0
  4059d8:	b.eq	405a28 <ferror@plt+0x2258>  // b.none
  4059dc:	ldr	w0, [sp, #4248]
  4059e0:	cmp	w0, #0x0
  4059e4:	b.ne	405a18 <ferror@plt+0x2248>  // b.any
  4059e8:	mov	w1, #0x2c                  	// #44
  4059ec:	ldr	x0, [sp, #4224]
  4059f0:	bl	403570 <strchr@plt>
  4059f4:	cmp	x0, #0x0
  4059f8:	b.ne	405a18 <ferror@plt+0x2248>  // b.any
  4059fc:	mov	x2, #0x2                   	// #2
  405a00:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405a04:	add	x1, x0, #0x7c0
  405a08:	ldr	x0, [sp, #4224]
  405a0c:	bl	403230 <strncmp@plt>
  405a10:	cmp	w0, #0x0
  405a14:	b.ne	405a28 <ferror@plt+0x2258>  // b.any
  405a18:	ldr	x1, [sp, #4224]
  405a1c:	ldr	x0, [sp, #4192]
  405a20:	bl	403640 <mnt_context_set_fstype_pattern@plt>
  405a24:	b	405a40 <ferror@plt+0x2270>
  405a28:	ldr	x0, [sp, #4224]
  405a2c:	cmp	x0, #0x0
  405a30:	b.eq	405a40 <ferror@plt+0x2270>  // b.none
  405a34:	ldr	x1, [sp, #4224]
  405a38:	ldr	x0, [sp, #4192]
  405a3c:	bl	4030a0 <mnt_context_set_fstype@plt>
  405a40:	ldr	w0, [sp, #4248]
  405a44:	cmp	w0, #0x0
  405a48:	b.eq	405a7c <ferror@plt+0x22ac>  // b.none
  405a4c:	ldr	x0, [sp, #4192]
  405a50:	bl	404bf4 <ferror@plt+0x1424>
  405a54:	cmp	w0, #0x0
  405a58:	b.eq	405a6c <ferror@plt+0x229c>  // b.none
  405a5c:	ldr	x0, [sp, #4192]
  405a60:	bl	404600 <ferror@plt+0xe30>
  405a64:	str	w0, [sp, #4252]
  405a68:	b	405da0 <ferror@plt+0x25d0>
  405a6c:	ldr	x0, [sp, #4192]
  405a70:	bl	4043f0 <ferror@plt+0xc20>
  405a74:	str	w0, [sp, #4252]
  405a78:	b	405da0 <ferror@plt+0x25d0>
  405a7c:	ldr	w0, [sp, #44]
  405a80:	cmp	w0, #0x0
  405a84:	b.ne	405ae4 <ferror@plt+0x2314>  // b.any
  405a88:	ldr	x0, [sp, #4192]
  405a8c:	bl	403590 <mnt_context_get_source@plt>
  405a90:	cmp	x0, #0x0
  405a94:	b.ne	405aa8 <ferror@plt+0x22d8>  // b.any
  405a98:	ldr	x0, [sp, #4192]
  405a9c:	bl	403460 <mnt_context_get_target@plt>
  405aa0:	cmp	x0, #0x0
  405aa4:	b.eq	405ae4 <ferror@plt+0x2314>  // b.none
  405aa8:	ldr	x0, [sp, #4192]
  405aac:	bl	402f90 <mnt_context_is_restricted@plt>
  405ab0:	cmp	w0, #0x0
  405ab4:	b.eq	405c98 <ferror@plt+0x24c8>  // b.none
  405ab8:	ldr	x0, [sp, #4192]
  405abc:	bl	403590 <mnt_context_get_source@plt>
  405ac0:	cmp	x0, #0x0
  405ac4:	b.eq	405c98 <ferror@plt+0x24c8>  // b.none
  405ac8:	ldr	x0, [sp, #4192]
  405acc:	bl	403460 <mnt_context_get_target@plt>
  405ad0:	cmp	x0, #0x0
  405ad4:	b.eq	405c98 <ferror@plt+0x24c8>  // b.none
  405ad8:	ldr	x0, [sp, #4192]
  405adc:	bl	403ef4 <ferror@plt+0x724>
  405ae0:	b	405c98 <ferror@plt+0x24c8>
  405ae4:	ldr	w0, [sp, #44]
  405ae8:	cmp	w0, #0x1
  405aec:	b.ne	405bd8 <ferror@plt+0x2408>  // b.any
  405af0:	ldr	x0, [sp, #4192]
  405af4:	bl	403590 <mnt_context_get_source@plt>
  405af8:	cmp	x0, #0x0
  405afc:	b.eq	405b10 <ferror@plt+0x2340>  // b.none
  405b00:	ldr	x0, [sp, #4192]
  405b04:	bl	403460 <mnt_context_get_target@plt>
  405b08:	cmp	x0, #0x0
  405b0c:	b.ne	405bd8 <ferror@plt+0x2408>  // b.any
  405b10:	ldr	x0, [sp, #32]
  405b14:	ldr	x0, [x0]
  405b18:	bl	403760 <mnt_tag_is_valid@plt>
  405b1c:	str	w0, [sp, #4184]
  405b20:	ldr	w0, [sp, #4184]
  405b24:	cmp	w0, #0x0
  405b28:	b.eq	405b54 <ferror@plt+0x2384>  // b.none
  405b2c:	ldr	x0, [sp, #4192]
  405b30:	bl	403590 <mnt_context_get_source@plt>
  405b34:	cmp	x0, #0x0
  405b38:	b.eq	405b54 <ferror@plt+0x2384>  // b.none
  405b3c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405b40:	add	x0, x0, #0x7c8
  405b44:	bl	403750 <gettext@plt>
  405b48:	mov	x1, x0
  405b4c:	mov	w0, #0x1                   	// #1
  405b50:	bl	403690 <errx@plt>
  405b54:	ldr	w0, [sp, #4184]
  405b58:	cmp	w0, #0x0
  405b5c:	b.ne	405b70 <ferror@plt+0x23a0>  // b.any
  405b60:	ldr	x0, [sp, #4192]
  405b64:	bl	403460 <mnt_context_get_target@plt>
  405b68:	cmp	x0, #0x0
  405b6c:	b.eq	405b88 <ferror@plt+0x23b8>  // b.none
  405b70:	ldr	x0, [sp, #32]
  405b74:	ldr	x0, [x0]
  405b78:	mov	x1, x0
  405b7c:	ldr	x0, [sp, #4192]
  405b80:	bl	402f50 <mnt_context_set_source@plt>
  405b84:	b	405b9c <ferror@plt+0x23cc>
  405b88:	ldr	x0, [sp, #32]
  405b8c:	ldr	x0, [x0]
  405b90:	mov	x1, x0
  405b94:	ldr	x0, [sp, #4192]
  405b98:	bl	403430 <mnt_context_set_target@plt>
  405b9c:	ldr	x0, [sp, #4192]
  405ba0:	bl	402f90 <mnt_context_is_restricted@plt>
  405ba4:	cmp	w0, #0x0
  405ba8:	b.eq	405ca0 <ferror@plt+0x24d0>  // b.none
  405bac:	ldr	x0, [sp, #4192]
  405bb0:	bl	403590 <mnt_context_get_source@plt>
  405bb4:	cmp	x0, #0x0
  405bb8:	b.eq	405ca0 <ferror@plt+0x24d0>  // b.none
  405bbc:	ldr	x0, [sp, #4192]
  405bc0:	bl	403460 <mnt_context_get_target@plt>
  405bc4:	cmp	x0, #0x0
  405bc8:	b.eq	405ca0 <ferror@plt+0x24d0>  // b.none
  405bcc:	ldr	x0, [sp, #4192]
  405bd0:	bl	403ef4 <ferror@plt+0x724>
  405bd4:	b	405ca0 <ferror@plt+0x24d0>
  405bd8:	ldr	w0, [sp, #44]
  405bdc:	cmp	w0, #0x2
  405be0:	b.ne	405c4c <ferror@plt+0x247c>  // b.any
  405be4:	ldr	x0, [sp, #4192]
  405be8:	bl	403590 <mnt_context_get_source@plt>
  405bec:	cmp	x0, #0x0
  405bf0:	b.ne	405c4c <ferror@plt+0x247c>  // b.any
  405bf4:	ldr	x0, [sp, #4192]
  405bf8:	bl	403460 <mnt_context_get_target@plt>
  405bfc:	cmp	x0, #0x0
  405c00:	b.ne	405c4c <ferror@plt+0x247c>  // b.any
  405c04:	ldr	x0, [sp, #4192]
  405c08:	bl	402f90 <mnt_context_is_restricted@plt>
  405c0c:	cmp	w0, #0x0
  405c10:	b.eq	405c1c <ferror@plt+0x244c>  // b.none
  405c14:	ldr	x0, [sp, #4192]
  405c18:	bl	403ef4 <ferror@plt+0x724>
  405c1c:	ldr	x0, [sp, #32]
  405c20:	ldr	x0, [x0]
  405c24:	mov	x1, x0
  405c28:	ldr	x0, [sp, #4192]
  405c2c:	bl	402f50 <mnt_context_set_source@plt>
  405c30:	ldr	x0, [sp, #32]
  405c34:	add	x0, x0, #0x8
  405c38:	ldr	x0, [x0]
  405c3c:	mov	x1, x0
  405c40:	ldr	x0, [sp, #4192]
  405c44:	bl	403430 <mnt_context_set_target@plt>
  405c48:	b	405ca4 <ferror@plt+0x24d4>
  405c4c:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405c50:	add	x0, x0, #0x768
  405c54:	bl	403750 <gettext@plt>
  405c58:	bl	4035e0 <warnx@plt>
  405c5c:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405c60:	add	x0, x0, #0x490
  405c64:	ldr	x19, [x0]
  405c68:	adrp	x0, 40a000 <ferror@plt+0x6830>
  405c6c:	add	x0, x0, #0x778
  405c70:	bl	403750 <gettext@plt>
  405c74:	mov	x1, x0
  405c78:	adrp	x0, 41d000 <ferror@plt+0x19830>
  405c7c:	add	x0, x0, #0x4b0
  405c80:	ldr	x0, [x0]
  405c84:	mov	x2, x0
  405c88:	mov	x0, x19
  405c8c:	bl	403780 <fprintf@plt>
  405c90:	mov	w0, #0x1                   	// #1
  405c94:	bl	402fd0 <exit@plt>
  405c98:	nop
  405c9c:	b	405ca4 <ferror@plt+0x24d4>
  405ca0:	nop
  405ca4:	ldr	x0, [sp, #4192]
  405ca8:	bl	402f90 <mnt_context_is_restricted@plt>
  405cac:	cmp	w0, #0x0
  405cb0:	b.eq	405ccc <ferror@plt+0x24fc>  // b.none
  405cb4:	ldr	x0, [sp, #4192]
  405cb8:	bl	404a54 <ferror@plt+0x1284>
  405cbc:	cmp	w0, #0x0
  405cc0:	b.eq	405ccc <ferror@plt+0x24fc>  // b.none
  405cc4:	ldr	x0, [sp, #4192]
  405cc8:	bl	403ef4 <ferror@plt+0x724>
  405ccc:	ldr	w0, [sp, #4216]
  405cd0:	cmp	w0, #0x0
  405cd4:	b.eq	405ce4 <ferror@plt+0x2514>  // b.none
  405cd8:	mov	x1, #0x2000                	// #8192
  405cdc:	ldr	x0, [sp, #4192]
  405ce0:	bl	403550 <mnt_context_set_mflags@plt>
  405ce4:	ldr	w0, [sp, #4220]
  405ce8:	cmp	w0, #0x0
  405cec:	b.eq	405d00 <ferror@plt+0x2530>  // b.none
  405cf0:	ldr	x0, [sp, #4192]
  405cf4:	bl	404bf4 <ferror@plt+0x1424>
  405cf8:	cmp	w0, #0x0
  405cfc:	b.eq	405d0c <ferror@plt+0x253c>  // b.none
  405d00:	ldr	w0, [sp, #4212]
  405d04:	cmp	w0, #0x0
  405d08:	b.eq	405d18 <ferror@plt+0x2548>  // b.none
  405d0c:	mov	w1, #0x1000                	// #4096
  405d10:	ldr	x0, [sp, #4192]
  405d14:	bl	4036a0 <mnt_context_set_optsmode@plt>
  405d18:	ldr	x0, [sp, #4192]
  405d1c:	bl	403000 <mnt_context_mount@plt>
  405d20:	str	w0, [sp, #4252]
  405d24:	ldr	w0, [sp, #4252]
  405d28:	cmn	w0, #0x1
  405d2c:	b.ne	405d64 <ferror@plt+0x2594>  // b.any
  405d30:	ldr	x0, [sp, #4192]
  405d34:	bl	402f90 <mnt_context_is_restricted@plt>
  405d38:	cmp	w0, #0x0
  405d3c:	b.eq	405d64 <ferror@plt+0x2594>  // b.none
  405d40:	ldr	x0, [sp, #4192]
  405d44:	bl	4033f0 <mnt_context_syscall_called@plt>
  405d48:	cmp	w0, #0x0
  405d4c:	b.ne	405d64 <ferror@plt+0x2594>  // b.any
  405d50:	ldr	x0, [sp, #4192]
  405d54:	bl	403ef4 <ferror@plt+0x724>
  405d58:	ldr	x0, [sp, #4192]
  405d5c:	bl	403000 <mnt_context_mount@plt>
  405d60:	str	w0, [sp, #4252]
  405d64:	ldr	w1, [sp, #4252]
  405d68:	ldr	x0, [sp, #4192]
  405d6c:	bl	4048cc <ferror@plt+0x10fc>
  405d70:	str	w0, [sp, #4252]
  405d74:	ldr	w0, [sp, #4252]
  405d78:	cmp	w0, #0x0
  405d7c:	b.ne	405d9c <ferror@plt+0x25cc>  // b.any
  405d80:	ldr	x0, [sp, #4192]
  405d84:	bl	4034a0 <mnt_context_is_verbose@plt>
  405d88:	cmp	w0, #0x0
  405d8c:	b.eq	405d9c <ferror@plt+0x25cc>  // b.none
  405d90:	ldr	x0, [sp, #4192]
  405d94:	bl	404760 <ferror@plt+0xf90>
  405d98:	b	405da0 <ferror@plt+0x25d0>
  405d9c:	nop
  405da0:	ldr	x0, [sp, #4192]
  405da4:	bl	403620 <mnt_free_context@plt>
  405da8:	ldr	w0, [sp, #4252]
  405dac:	ldr	x19, [sp, #16]
  405db0:	ldp	x29, x30, [sp]
  405db4:	mov	x12, #0x10a0                	// #4256
  405db8:	add	sp, sp, x12
  405dbc:	ret
  405dc0:	stp	x29, x30, [sp, #-48]!
  405dc4:	mov	x29, sp
  405dc8:	str	w0, [sp, #28]
  405dcc:	ldr	w1, [sp, #28]
  405dd0:	mov	w0, #0xde83                	// #56963
  405dd4:	movk	w0, #0x431b, lsl #16
  405dd8:	umull	x0, w1, w0
  405ddc:	lsr	x0, x0, #32
  405de0:	lsr	w0, w0, #18
  405de4:	mov	w0, w0
  405de8:	str	x0, [sp, #32]
  405dec:	ldr	w1, [sp, #28]
  405df0:	mov	w0, #0xde83                	// #56963
  405df4:	movk	w0, #0x431b, lsl #16
  405df8:	umull	x0, w1, w0
  405dfc:	lsr	x0, x0, #32
  405e00:	lsr	w0, w0, #18
  405e04:	mov	w2, #0x4240                	// #16960
  405e08:	movk	w2, #0xf, lsl #16
  405e0c:	mul	w0, w0, w2
  405e10:	sub	w0, w1, w0
  405e14:	mov	w1, w0
  405e18:	mov	x0, x1
  405e1c:	lsl	x0, x0, #5
  405e20:	sub	x0, x0, x1
  405e24:	lsl	x0, x0, #2
  405e28:	add	x0, x0, x1
  405e2c:	lsl	x0, x0, #3
  405e30:	str	x0, [sp, #40]
  405e34:	add	x0, sp, #0x20
  405e38:	mov	x1, #0x0                   	// #0
  405e3c:	bl	403520 <nanosleep@plt>
  405e40:	ldp	x29, x30, [sp], #48
  405e44:	ret
  405e48:	stp	x29, x30, [sp, #-48]!
  405e4c:	mov	x29, sp
  405e50:	str	x0, [sp, #24]
  405e54:	str	x1, [sp, #16]
  405e58:	ldr	x0, [sp, #16]
  405e5c:	cmp	x0, #0x0
  405e60:	b.eq	405e70 <ferror@plt+0x26a0>  // b.none
  405e64:	ldr	x0, [sp, #16]
  405e68:	bl	402fb0 <strlen@plt>
  405e6c:	b	405e74 <ferror@plt+0x26a4>
  405e70:	mov	x0, #0x0                   	// #0
  405e74:	str	x0, [sp, #40]
  405e78:	ldr	x0, [sp, #24]
  405e7c:	cmp	x0, #0x0
  405e80:	b.eq	405eb8 <ferror@plt+0x26e8>  // b.none
  405e84:	ldr	x0, [sp, #40]
  405e88:	cmp	x0, #0x0
  405e8c:	b.eq	405eb8 <ferror@plt+0x26e8>  // b.none
  405e90:	ldr	x2, [sp, #40]
  405e94:	ldr	x1, [sp, #16]
  405e98:	ldr	x0, [sp, #24]
  405e9c:	bl	403230 <strncmp@plt>
  405ea0:	cmp	w0, #0x0
  405ea4:	b.ne	405eb8 <ferror@plt+0x26e8>  // b.any
  405ea8:	ldr	x1, [sp, #24]
  405eac:	ldr	x0, [sp, #40]
  405eb0:	add	x0, x1, x0
  405eb4:	b	405ebc <ferror@plt+0x26ec>
  405eb8:	mov	x0, #0x0                   	// #0
  405ebc:	ldp	x29, x30, [sp], #48
  405ec0:	ret
  405ec4:	sub	sp, sp, #0x10
  405ec8:	str	x0, [sp, #8]
  405ecc:	ldr	x0, [sp, #8]
  405ed0:	cmp	x0, #0x0
  405ed4:	b.eq	405ee8 <ferror@plt+0x2718>  // b.none
  405ed8:	ldr	x0, [sp, #8]
  405edc:	ldrsb	w0, [x0]
  405ee0:	cmp	w0, #0x2f
  405ee4:	b.ne	405ef0 <ferror@plt+0x2720>  // b.any
  405ee8:	mov	w0, #0x0                   	// #0
  405eec:	b	405ef4 <ferror@plt+0x2724>
  405ef0:	mov	w0, #0x1                   	// #1
  405ef4:	add	sp, sp, #0x10
  405ef8:	ret
  405efc:	stp	x29, x30, [sp, #-64]!
  405f00:	mov	x29, sp
  405f04:	str	w0, [sp, #44]
  405f08:	str	x1, [sp, #32]
  405f0c:	str	x2, [sp, #24]
  405f10:	b	405fb0 <ferror@plt+0x27e0>
  405f14:	bl	403710 <__errno_location@plt>
  405f18:	str	wzr, [x0]
  405f1c:	ldr	x2, [sp, #24]
  405f20:	ldr	x1, [sp, #32]
  405f24:	ldr	w0, [sp, #44]
  405f28:	bl	403330 <write@plt>
  405f2c:	str	x0, [sp, #56]
  405f30:	ldr	x0, [sp, #56]
  405f34:	cmp	x0, #0x0
  405f38:	b.le	405f6c <ferror@plt+0x279c>
  405f3c:	ldr	x0, [sp, #56]
  405f40:	ldr	x1, [sp, #24]
  405f44:	sub	x0, x1, x0
  405f48:	str	x0, [sp, #24]
  405f4c:	ldr	x0, [sp, #24]
  405f50:	cmp	x0, #0x0
  405f54:	b.eq	405f94 <ferror@plt+0x27c4>  // b.none
  405f58:	ldr	x0, [sp, #56]
  405f5c:	ldr	x1, [sp, #32]
  405f60:	add	x0, x1, x0
  405f64:	str	x0, [sp, #32]
  405f68:	b	405f94 <ferror@plt+0x27c4>
  405f6c:	bl	403710 <__errno_location@plt>
  405f70:	ldr	w0, [x0]
  405f74:	cmp	w0, #0x4
  405f78:	b.eq	405f94 <ferror@plt+0x27c4>  // b.none
  405f7c:	bl	403710 <__errno_location@plt>
  405f80:	ldr	w0, [x0]
  405f84:	cmp	w0, #0xb
  405f88:	b.eq	405f94 <ferror@plt+0x27c4>  // b.none
  405f8c:	mov	w0, #0xffffffff            	// #-1
  405f90:	b	405fc0 <ferror@plt+0x27f0>
  405f94:	bl	403710 <__errno_location@plt>
  405f98:	ldr	w0, [x0]
  405f9c:	cmp	w0, #0xb
  405fa0:	b.ne	405fb0 <ferror@plt+0x27e0>  // b.any
  405fa4:	mov	w0, #0xd090                	// #53392
  405fa8:	movk	w0, #0x3, lsl #16
  405fac:	bl	405dc0 <ferror@plt+0x25f0>
  405fb0:	ldr	x0, [sp, #24]
  405fb4:	cmp	x0, #0x0
  405fb8:	b.ne	405f14 <ferror@plt+0x2744>  // b.any
  405fbc:	mov	w0, #0x0                   	// #0
  405fc0:	ldp	x29, x30, [sp], #64
  405fc4:	ret
  405fc8:	stp	x29, x30, [sp, #-80]!
  405fcc:	mov	x29, sp
  405fd0:	str	w0, [sp, #44]
  405fd4:	str	x1, [sp, #32]
  405fd8:	str	x2, [sp, #24]
  405fdc:	str	xzr, [sp, #72]
  405fe0:	str	wzr, [sp, #68]
  405fe4:	ldr	x2, [sp, #24]
  405fe8:	mov	w1, #0x0                   	// #0
  405fec:	ldr	x0, [sp, #32]
  405ff0:	bl	403280 <memset@plt>
  405ff4:	b	4060b8 <ferror@plt+0x28e8>
  405ff8:	ldr	x2, [sp, #24]
  405ffc:	ldr	x1, [sp, #32]
  406000:	ldr	w0, [sp, #44]
  406004:	bl	4035f0 <read@plt>
  406008:	str	x0, [sp, #56]
  40600c:	ldr	x0, [sp, #56]
  406010:	cmp	x0, #0x0
  406014:	b.gt	406084 <ferror@plt+0x28b4>
  406018:	ldr	x0, [sp, #56]
  40601c:	cmp	x0, #0x0
  406020:	b.ge	406068 <ferror@plt+0x2898>  // b.tcont
  406024:	bl	403710 <__errno_location@plt>
  406028:	ldr	w0, [x0]
  40602c:	cmp	w0, #0xb
  406030:	b.eq	406044 <ferror@plt+0x2874>  // b.none
  406034:	bl	403710 <__errno_location@plt>
  406038:	ldr	w0, [x0]
  40603c:	cmp	w0, #0x4
  406040:	b.ne	406068 <ferror@plt+0x2898>  // b.any
  406044:	ldr	w0, [sp, #68]
  406048:	add	w1, w0, #0x1
  40604c:	str	w1, [sp, #68]
  406050:	cmp	w0, #0x4
  406054:	b.gt	406068 <ferror@plt+0x2898>
  406058:	mov	w0, #0xd090                	// #53392
  40605c:	movk	w0, #0x3, lsl #16
  406060:	bl	405dc0 <ferror@plt+0x25f0>
  406064:	b	4060b8 <ferror@plt+0x28e8>
  406068:	ldr	x0, [sp, #72]
  40606c:	cmp	x0, #0x0
  406070:	b.eq	40607c <ferror@plt+0x28ac>  // b.none
  406074:	ldr	x0, [sp, #72]
  406078:	b	4060c8 <ferror@plt+0x28f8>
  40607c:	mov	x0, #0xffffffffffffffff    	// #-1
  406080:	b	4060c8 <ferror@plt+0x28f8>
  406084:	str	wzr, [sp, #68]
  406088:	ldr	x0, [sp, #56]
  40608c:	ldr	x1, [sp, #24]
  406090:	sub	x0, x1, x0
  406094:	str	x0, [sp, #24]
  406098:	ldr	x0, [sp, #56]
  40609c:	ldr	x1, [sp, #32]
  4060a0:	add	x0, x1, x0
  4060a4:	str	x0, [sp, #32]
  4060a8:	ldr	x1, [sp, #72]
  4060ac:	ldr	x0, [sp, #56]
  4060b0:	add	x0, x1, x0
  4060b4:	str	x0, [sp, #72]
  4060b8:	ldr	x0, [sp, #24]
  4060bc:	cmp	x0, #0x0
  4060c0:	b.ne	405ff8 <ferror@plt+0x2828>  // b.any
  4060c4:	ldr	x0, [sp, #72]
  4060c8:	ldp	x29, x30, [sp], #80
  4060cc:	ret
  4060d0:	sub	sp, sp, #0x230
  4060d4:	stp	x29, x30, [sp]
  4060d8:	mov	x29, sp
  4060dc:	str	x0, [sp, #24]
  4060e0:	str	x1, [sp, #16]
  4060e4:	str	xzr, [sp, #552]
  4060e8:	ldr	x0, [sp, #16]
  4060ec:	cmp	x0, #0x0
  4060f0:	b.eq	406104 <ferror@plt+0x2934>  // b.none
  4060f4:	ldr	x0, [sp, #16]
  4060f8:	ldrsb	w0, [x0]
  4060fc:	cmp	w0, #0x0
  406100:	b.ne	40610c <ferror@plt+0x293c>  // b.any
  406104:	mov	x0, #0x0                   	// #0
  406108:	b	406218 <ferror@plt+0x2a48>
  40610c:	ldr	x0, [sp, #24]
  406110:	cmp	x0, #0x0
  406114:	b.ne	406124 <ferror@plt+0x2954>  // b.any
  406118:	adrp	x0, 40b000 <ferror@plt+0x7830>
  40611c:	add	x0, x0, #0x128
  406120:	str	x0, [sp, #24]
  406124:	add	x5, sp, #0x118
  406128:	ldr	x4, [sp, #16]
  40612c:	ldr	x3, [sp, #24]
  406130:	adrp	x0, 40b000 <ferror@plt+0x7830>
  406134:	add	x2, x0, #0x130
  406138:	mov	x1, #0x100                 	// #256
  40613c:	mov	x0, x5
  406140:	bl	403160 <snprintf@plt>
  406144:	add	x2, sp, #0x118
  406148:	adrp	x0, 40b000 <ferror@plt+0x7830>
  40614c:	add	x1, x0, #0x148
  406150:	mov	x0, x2
  406154:	bl	4031c0 <fopen@plt>
  406158:	str	x0, [sp, #544]
  40615c:	ldr	x0, [sp, #544]
  406160:	cmp	x0, #0x0
  406164:	b.ne	406170 <ferror@plt+0x29a0>  // b.any
  406168:	mov	x0, #0x0                   	// #0
  40616c:	b	406218 <ferror@plt+0x2a48>
  406170:	add	x0, sp, #0x20
  406174:	ldr	x2, [sp, #544]
  406178:	mov	w1, #0xf4                  	// #244
  40617c:	bl	403790 <fgets@plt>
  406180:	cmp	x0, #0x0
  406184:	b.eq	40620c <ferror@plt+0x2a3c>  // b.none
  406188:	add	x0, sp, #0x20
  40618c:	bl	402fb0 <strlen@plt>
  406190:	str	x0, [sp, #536]
  406194:	ldr	x0, [sp, #536]
  406198:	cmp	x0, #0x1
  40619c:	b.ls	40620c <ferror@plt+0x2a3c>  // b.plast
  4061a0:	ldr	x0, [sp, #536]
  4061a4:	sub	x0, x0, #0x1
  4061a8:	add	x1, sp, #0x20
  4061ac:	strb	wzr, [x1, x0]
  4061b0:	add	x0, sp, #0x20
  4061b4:	add	x4, sp, #0x118
  4061b8:	mov	x3, x0
  4061bc:	adrp	x0, 40b000 <ferror@plt+0x7830>
  4061c0:	add	x2, x0, #0x150
  4061c4:	mov	x1, #0x100                 	// #256
  4061c8:	mov	x0, x4
  4061cc:	bl	403160 <snprintf@plt>
  4061d0:	ldr	x0, [sp, #24]
  4061d4:	cmp	x0, #0x0
  4061d8:	b.eq	4061ec <ferror@plt+0x2a1c>  // b.none
  4061dc:	ldr	x0, [sp, #24]
  4061e0:	ldrsb	w0, [x0]
  4061e4:	cmp	w0, #0x0
  4061e8:	b.ne	406200 <ferror@plt+0x2a30>  // b.any
  4061ec:	add	x0, sp, #0x118
  4061f0:	mov	w1, #0x0                   	// #0
  4061f4:	bl	4033a0 <access@plt>
  4061f8:	cmp	w0, #0x0
  4061fc:	b.ne	40620c <ferror@plt+0x2a3c>  // b.any
  406200:	add	x0, sp, #0x118
  406204:	bl	4032f0 <strdup@plt>
  406208:	str	x0, [sp, #552]
  40620c:	ldr	x0, [sp, #544]
  406210:	bl	4031a0 <fclose@plt>
  406214:	ldr	x0, [sp, #552]
  406218:	ldp	x29, x30, [sp]
  40621c:	add	sp, sp, #0x230
  406220:	ret
  406224:	stp	x29, x30, [sp, #-32]!
  406228:	mov	x29, sp
  40622c:	str	x0, [sp, #24]
  406230:	ldr	x1, [sp, #24]
  406234:	mov	x0, #0x0                   	// #0
  406238:	bl	4060d0 <ferror@plt+0x2900>
  40623c:	ldp	x29, x30, [sp], #32
  406240:	ret
  406244:	stp	x29, x30, [sp, #-176]!
  406248:	mov	x29, sp
  40624c:	str	x0, [sp, #24]
  406250:	str	x1, [sp, #16]
  406254:	mov	w1, #0x2f                  	// #47
  406258:	ldr	x0, [sp, #24]
  40625c:	bl	403310 <strrchr@plt>
  406260:	str	x0, [sp, #168]
  406264:	ldr	x0, [sp, #16]
  406268:	str	xzr, [x0]
  40626c:	ldr	x0, [sp, #168]
  406270:	cmp	x0, #0x0
  406274:	b.eq	4062ec <ferror@plt+0x2b1c>  // b.none
  406278:	mov	x2, #0x4                   	// #4
  40627c:	adrp	x0, 40b000 <ferror@plt+0x7830>
  406280:	add	x1, x0, #0x160
  406284:	ldr	x0, [sp, #168]
  406288:	bl	403230 <strncmp@plt>
  40628c:	cmp	w0, #0x0
  406290:	b.ne	4062ec <ferror@plt+0x2b1c>  // b.any
  406294:	bl	403420 <__ctype_b_loc@plt>
  406298:	ldr	x1, [x0]
  40629c:	ldr	x0, [sp, #168]
  4062a0:	add	x0, x0, #0x4
  4062a4:	ldrsb	w0, [x0]
  4062a8:	sxtb	x0, w0
  4062ac:	lsl	x0, x0, #1
  4062b0:	add	x0, x1, x0
  4062b4:	ldrh	w0, [x0]
  4062b8:	and	w0, w0, #0x800
  4062bc:	cmp	w0, #0x0
  4062c0:	b.eq	4062ec <ferror@plt+0x2b1c>  // b.none
  4062c4:	add	x0, sp, #0x28
  4062c8:	mov	x1, x0
  4062cc:	ldr	x0, [sp, #24]
  4062d0:	bl	4096a0 <ferror@plt+0x5ed0>
  4062d4:	cmp	w0, #0x0
  4062d8:	b.ne	4062ec <ferror@plt+0x2b1c>  // b.any
  4062dc:	ldr	w0, [sp, #56]
  4062e0:	and	w0, w0, #0xf000
  4062e4:	cmp	w0, #0x6, lsl #12
  4062e8:	b.eq	4062f4 <ferror@plt+0x2b24>  // b.none
  4062ec:	mov	w0, #0x0                   	// #0
  4062f0:	b	406308 <ferror@plt+0x2b38>
  4062f4:	ldr	x0, [sp, #168]
  4062f8:	add	x1, x0, #0x1
  4062fc:	ldr	x0, [sp, #16]
  406300:	str	x1, [x0]
  406304:	mov	w0, #0x1                   	// #1
  406308:	ldp	x29, x30, [sp], #176
  40630c:	ret
  406310:	mov	x12, #0x1040                	// #4160
  406314:	sub	sp, sp, x12
  406318:	stp	x29, x30, [sp]
  40631c:	mov	x29, sp
  406320:	str	x0, [sp, #24]
  406324:	ldr	x0, [sp, #24]
  406328:	bl	405ec4 <ferror@plt+0x26f4>
  40632c:	cmp	w0, #0x0
  406330:	b.ne	40634c <ferror@plt+0x2b7c>  // b.any
  406334:	bl	403710 <__errno_location@plt>
  406338:	mov	x1, x0
  40633c:	mov	w0, #0x16                  	// #22
  406340:	str	w0, [x1]
  406344:	mov	x0, #0x0                   	// #0
  406348:	b	406474 <ferror@plt+0x2ca4>
  40634c:	add	x0, sp, #0x20
  406350:	mov	x1, #0x1000                	// #4096
  406354:	bl	402f70 <getcwd@plt>
  406358:	cmp	x0, #0x0
  40635c:	b.ne	406368 <ferror@plt+0x2b98>  // b.any
  406360:	mov	x0, #0x0                   	// #0
  406364:	b	406474 <ferror@plt+0x2ca4>
  406368:	adrp	x0, 40b000 <ferror@plt+0x7830>
  40636c:	add	x1, x0, #0x168
  406370:	ldr	x0, [sp, #24]
  406374:	bl	405e48 <ferror@plt+0x2678>
  406378:	cmp	x0, #0x0
  40637c:	b.eq	406390 <ferror@plt+0x2bc0>  // b.none
  406380:	ldr	x0, [sp, #24]
  406384:	add	x0, x0, #0x2
  406388:	str	x0, [sp, #24]
  40638c:	b	4063ac <ferror@plt+0x2bdc>
  406390:	adrp	x0, 40b000 <ferror@plt+0x7830>
  406394:	add	x1, x0, #0x170
  406398:	ldr	x0, [sp, #24]
  40639c:	bl	403400 <strcmp@plt>
  4063a0:	cmp	w0, #0x0
  4063a4:	b.ne	4063ac <ferror@plt+0x2bdc>  // b.any
  4063a8:	str	xzr, [sp, #24]
  4063ac:	ldr	x0, [sp, #24]
  4063b0:	cmp	x0, #0x0
  4063b4:	b.eq	4063c8 <ferror@plt+0x2bf8>  // b.none
  4063b8:	ldr	x0, [sp, #24]
  4063bc:	ldrsb	w0, [x0]
  4063c0:	cmp	w0, #0x0
  4063c4:	b.ne	4063d4 <ferror@plt+0x2c04>  // b.any
  4063c8:	add	x0, sp, #0x20
  4063cc:	bl	4032f0 <strdup@plt>
  4063d0:	b	406474 <ferror@plt+0x2ca4>
  4063d4:	add	x0, sp, #0x20
  4063d8:	bl	402fb0 <strlen@plt>
  4063dc:	str	x0, [sp, #4152]
  4063e0:	ldr	x0, [sp, #24]
  4063e4:	bl	402fb0 <strlen@plt>
  4063e8:	str	x0, [sp, #4144]
  4063ec:	ldr	x1, [sp, #4152]
  4063f0:	ldr	x0, [sp, #4144]
  4063f4:	add	x0, x1, x0
  4063f8:	add	x0, x0, #0x2
  4063fc:	bl	4031d0 <malloc@plt>
  406400:	str	x0, [sp, #4136]
  406404:	ldr	x0, [sp, #4136]
  406408:	str	x0, [sp, #4128]
  40640c:	ldr	x0, [sp, #4136]
  406410:	cmp	x0, #0x0
  406414:	b.ne	406420 <ferror@plt+0x2c50>  // b.any
  406418:	mov	x0, #0x0                   	// #0
  40641c:	b	406474 <ferror@plt+0x2ca4>
  406420:	add	x0, sp, #0x20
  406424:	ldr	x2, [sp, #4152]
  406428:	mov	x1, x0
  40642c:	ldr	x0, [sp, #4128]
  406430:	bl	402f20 <memcpy@plt>
  406434:	ldr	x1, [sp, #4128]
  406438:	ldr	x0, [sp, #4152]
  40643c:	add	x0, x1, x0
  406440:	str	x0, [sp, #4128]
  406444:	ldr	x0, [sp, #4128]
  406448:	add	x1, x0, #0x1
  40644c:	str	x1, [sp, #4128]
  406450:	mov	w1, #0x2f                  	// #47
  406454:	strb	w1, [x0]
  406458:	ldr	x0, [sp, #4144]
  40645c:	add	x0, x0, #0x1
  406460:	mov	x2, x0
  406464:	ldr	x1, [sp, #24]
  406468:	ldr	x0, [sp, #4128]
  40646c:	bl	402f20 <memcpy@plt>
  406470:	ldr	x0, [sp, #4136]
  406474:	ldp	x29, x30, [sp]
  406478:	mov	x12, #0x1040                	// #4160
  40647c:	add	sp, sp, x12
  406480:	ret
  406484:	stp	x29, x30, [sp, #-64]!
  406488:	mov	x29, sp
  40648c:	str	x0, [sp, #24]
  406490:	ldr	x0, [sp, #24]
  406494:	cmp	x0, #0x0
  406498:	b.eq	4064ac <ferror@plt+0x2cdc>  // b.none
  40649c:	ldr	x0, [sp, #24]
  4064a0:	ldrsb	w0, [x0]
  4064a4:	cmp	w0, #0x0
  4064a8:	b.ne	4064b4 <ferror@plt+0x2ce4>  // b.any
  4064ac:	mov	x0, #0x0                   	// #0
  4064b0:	b	406520 <ferror@plt+0x2d50>
  4064b4:	mov	x1, #0x0                   	// #0
  4064b8:	ldr	x0, [sp, #24]
  4064bc:	bl	403650 <realpath@plt>
  4064c0:	str	x0, [sp, #56]
  4064c4:	ldr	x0, [sp, #56]
  4064c8:	cmp	x0, #0x0
  4064cc:	b.ne	4064dc <ferror@plt+0x2d0c>  // b.any
  4064d0:	ldr	x0, [sp, #24]
  4064d4:	bl	4032f0 <strdup@plt>
  4064d8:	b	406520 <ferror@plt+0x2d50>
  4064dc:	add	x0, sp, #0x28
  4064e0:	mov	x1, x0
  4064e4:	ldr	x0, [sp, #56]
  4064e8:	bl	406244 <ferror@plt+0x2a74>
  4064ec:	cmp	w0, #0x0
  4064f0:	b.eq	40651c <ferror@plt+0x2d4c>  // b.none
  4064f4:	ldr	x0, [sp, #40]
  4064f8:	bl	406224 <ferror@plt+0x2a54>
  4064fc:	str	x0, [sp, #48]
  406500:	ldr	x0, [sp, #48]
  406504:	cmp	x0, #0x0
  406508:	b.eq	40651c <ferror@plt+0x2d4c>  // b.none
  40650c:	ldr	x0, [sp, #56]
  406510:	bl	4034d0 <free@plt>
  406514:	ldr	x0, [sp, #48]
  406518:	b	406520 <ferror@plt+0x2d50>
  40651c:	ldr	x0, [sp, #56]
  406520:	ldp	x29, x30, [sp], #64
  406524:	ret
  406528:	stp	x29, x30, [sp, #-80]!
  40652c:	mov	x29, sp
  406530:	str	x0, [sp, #24]
  406534:	str	xzr, [sp, #72]
  406538:	str	wzr, [sp, #68]
  40653c:	ldr	x0, [sp, #24]
  406540:	cmp	x0, #0x0
  406544:	b.eq	406558 <ferror@plt+0x2d88>  // b.none
  406548:	ldr	x0, [sp, #24]
  40654c:	ldrsb	w0, [x0]
  406550:	cmp	w0, #0x0
  406554:	b.ne	406560 <ferror@plt+0x2d90>  // b.any
  406558:	mov	x0, #0x0                   	// #0
  40655c:	b	4067cc <ferror@plt+0x2ffc>
  406560:	add	x0, sp, #0x30
  406564:	bl	4030d0 <pipe@plt>
  406568:	cmp	w0, #0x0
  40656c:	b.eq	406578 <ferror@plt+0x2da8>  // b.none
  406570:	mov	x0, #0x0                   	// #0
  406574:	b	4067cc <ferror@plt+0x2ffc>
  406578:	bl	403120 <fork@plt>
  40657c:	str	w0, [sp, #64]
  406580:	ldr	w0, [sp, #64]
  406584:	cmn	w0, #0x1
  406588:	b.eq	4065c8 <ferror@plt+0x2df8>  // b.none
  40658c:	ldr	w0, [sp, #64]
  406590:	cmp	w0, #0x0
  406594:	b.eq	4065e0 <ferror@plt+0x2e10>  // b.none
  406598:	nop
  40659c:	ldr	w0, [sp, #52]
  4065a0:	bl	403300 <close@plt>
  4065a4:	mov	w0, #0xffffffff            	// #-1
  4065a8:	str	w0, [sp, #52]
  4065ac:	ldr	w0, [sp, #48]
  4065b0:	add	x1, sp, #0x28
  4065b4:	mov	x2, #0x8                   	// #8
  4065b8:	bl	405fc8 <ferror@plt+0x27f8>
  4065bc:	cmp	x0, #0x8
  4065c0:	b.eq	4066fc <ferror@plt+0x2f2c>  // b.none
  4065c4:	b	406788 <ferror@plt+0x2fb8>
  4065c8:	ldr	w0, [sp, #48]
  4065cc:	bl	403300 <close@plt>
  4065d0:	ldr	w0, [sp, #52]
  4065d4:	bl	403300 <close@plt>
  4065d8:	mov	x0, #0x0                   	// #0
  4065dc:	b	4067cc <ferror@plt+0x2ffc>
  4065e0:	ldr	w0, [sp, #48]
  4065e4:	bl	403300 <close@plt>
  4065e8:	mov	w0, #0xffffffff            	// #-1
  4065ec:	str	w0, [sp, #48]
  4065f0:	bl	403710 <__errno_location@plt>
  4065f4:	str	wzr, [x0]
  4065f8:	bl	4034f0 <getgid@plt>
  4065fc:	bl	403390 <setgid@plt>
  406600:	cmp	w0, #0x0
  406604:	b.lt	406618 <ferror@plt+0x2e48>  // b.tstop
  406608:	bl	4030c0 <getuid@plt>
  40660c:	bl	402f80 <setuid@plt>
  406610:	cmp	w0, #0x0
  406614:	b.ge	406620 <ferror@plt+0x2e50>  // b.tcont
  406618:	str	xzr, [sp, #72]
  40661c:	b	406680 <ferror@plt+0x2eb0>
  406620:	str	xzr, [sp, #32]
  406624:	mov	x1, #0x0                   	// #0
  406628:	ldr	x0, [sp, #24]
  40662c:	bl	403650 <realpath@plt>
  406630:	str	x0, [sp, #72]
  406634:	ldr	x0, [sp, #72]
  406638:	cmp	x0, #0x0
  40663c:	b.eq	406680 <ferror@plt+0x2eb0>  // b.none
  406640:	add	x0, sp, #0x20
  406644:	mov	x1, x0
  406648:	ldr	x0, [sp, #72]
  40664c:	bl	406244 <ferror@plt+0x2a74>
  406650:	cmp	w0, #0x0
  406654:	b.eq	406680 <ferror@plt+0x2eb0>  // b.none
  406658:	ldr	x0, [sp, #32]
  40665c:	bl	406224 <ferror@plt+0x2a54>
  406660:	str	x0, [sp, #56]
  406664:	ldr	x0, [sp, #56]
  406668:	cmp	x0, #0x0
  40666c:	b.eq	406680 <ferror@plt+0x2eb0>  // b.none
  406670:	ldr	x0, [sp, #72]
  406674:	bl	4034d0 <free@plt>
  406678:	ldr	x0, [sp, #56]
  40667c:	str	x0, [sp, #72]
  406680:	ldr	x0, [sp, #72]
  406684:	cmp	x0, #0x0
  406688:	b.eq	406698 <ferror@plt+0x2ec8>  // b.none
  40668c:	ldr	x0, [sp, #72]
  406690:	bl	402fb0 <strlen@plt>
  406694:	b	4066c0 <ferror@plt+0x2ef0>
  406698:	bl	403710 <__errno_location@plt>
  40669c:	ldr	w0, [x0]
  4066a0:	cmp	w0, #0x0
  4066a4:	b.eq	4066bc <ferror@plt+0x2eec>  // b.none
  4066a8:	bl	403710 <__errno_location@plt>
  4066ac:	ldr	w0, [x0]
  4066b0:	neg	w0, w0
  4066b4:	sxtw	x0, w0
  4066b8:	b	4066c0 <ferror@plt+0x2ef0>
  4066bc:	mov	x0, #0xffffffffffffffea    	// #-22
  4066c0:	str	x0, [sp, #40]
  4066c4:	ldr	w0, [sp, #52]
  4066c8:	add	x1, sp, #0x28
  4066cc:	mov	x2, #0x8                   	// #8
  4066d0:	bl	405efc <ferror@plt+0x272c>
  4066d4:	ldr	x0, [sp, #72]
  4066d8:	cmp	x0, #0x0
  4066dc:	b.eq	4066f4 <ferror@plt+0x2f24>  // b.none
  4066e0:	ldr	w0, [sp, #52]
  4066e4:	ldr	x1, [sp, #40]
  4066e8:	mov	x2, x1
  4066ec:	ldr	x1, [sp, #72]
  4066f0:	bl	405efc <ferror@plt+0x272c>
  4066f4:	mov	w0, #0x0                   	// #0
  4066f8:	bl	402fd0 <exit@plt>
  4066fc:	ldr	x0, [sp, #40]
  406700:	cmp	x0, #0x0
  406704:	b.ge	406718 <ferror@plt+0x2f48>  // b.tcont
  406708:	ldr	x0, [sp, #40]
  40670c:	neg	w0, w0
  406710:	str	w0, [sp, #68]
  406714:	b	406788 <ferror@plt+0x2fb8>
  406718:	ldr	x0, [sp, #40]
  40671c:	add	x0, x0, #0x1
  406720:	bl	4031d0 <malloc@plt>
  406724:	str	x0, [sp, #72]
  406728:	ldr	x0, [sp, #72]
  40672c:	cmp	x0, #0x0
  406730:	b.ne	406740 <ferror@plt+0x2f70>  // b.any
  406734:	mov	w0, #0xc                   	// #12
  406738:	str	w0, [sp, #68]
  40673c:	b	406788 <ferror@plt+0x2fb8>
  406740:	ldr	w0, [sp, #48]
  406744:	ldr	x1, [sp, #40]
  406748:	mov	x2, x1
  40674c:	ldr	x1, [sp, #72]
  406750:	bl	405fc8 <ferror@plt+0x27f8>
  406754:	mov	x1, x0
  406758:	ldr	x0, [sp, #40]
  40675c:	cmp	x1, x0
  406760:	b.eq	406774 <ferror@plt+0x2fa4>  // b.none
  406764:	bl	403710 <__errno_location@plt>
  406768:	ldr	w0, [x0]
  40676c:	str	w0, [sp, #68]
  406770:	b	406788 <ferror@plt+0x2fb8>
  406774:	ldr	x0, [sp, #40]
  406778:	mov	x1, x0
  40677c:	ldr	x0, [sp, #72]
  406780:	add	x0, x0, x1
  406784:	strb	wzr, [x0]
  406788:	ldr	w0, [sp, #68]
  40678c:	cmp	w0, #0x0
  406790:	b.eq	4067a0 <ferror@plt+0x2fd0>  // b.none
  406794:	ldr	x0, [sp, #72]
  406798:	bl	4034d0 <free@plt>
  40679c:	str	xzr, [sp, #72]
  4067a0:	ldr	w0, [sp, #48]
  4067a4:	bl	403300 <close@plt>
  4067a8:	mov	w2, #0x0                   	// #0
  4067ac:	mov	x1, #0x0                   	// #0
  4067b0:	ldr	w0, [sp, #64]
  4067b4:	bl	403740 <waitpid@plt>
  4067b8:	bl	403710 <__errno_location@plt>
  4067bc:	mov	x1, x0
  4067c0:	ldr	w0, [sp, #68]
  4067c4:	str	w0, [x1]
  4067c8:	ldr	x0, [sp, #72]
  4067cc:	ldp	x29, x30, [sp], #80
  4067d0:	ret
  4067d4:	stp	x29, x30, [sp, #-64]!
  4067d8:	mov	x29, sp
  4067dc:	stp	x19, x20, [sp, #16]
  4067e0:	adrp	x0, 41c000 <ferror@plt+0x18830>
  4067e4:	ldr	x0, [x0, #4064]
  4067e8:	ldr	x0, [x0]
  4067ec:	str	x0, [sp, #32]
  4067f0:	ldr	x0, [sp, #32]
  4067f4:	str	x0, [sp, #48]
  4067f8:	b	4068b0 <ferror@plt+0x30e0>
  4067fc:	adrp	x0, 41c000 <ferror@plt+0x18830>
  406800:	add	x0, x0, #0xd38
  406804:	str	x0, [sp, #56]
  406808:	b	406894 <ferror@plt+0x30c4>
  40680c:	ldr	x0, [sp, #48]
  406810:	ldr	x19, [x0]
  406814:	ldr	x0, [sp, #56]
  406818:	ldr	x20, [x0]
  40681c:	ldr	x0, [sp, #56]
  406820:	ldr	x0, [x0]
  406824:	bl	402fb0 <strlen@plt>
  406828:	mov	x2, x0
  40682c:	mov	x1, x20
  406830:	mov	x0, x19
  406834:	bl	403230 <strncmp@plt>
  406838:	cmp	w0, #0x0
  40683c:	b.ne	406888 <ferror@plt+0x30b8>  // b.any
  406840:	ldr	x0, [sp, #48]
  406844:	str	x0, [sp, #40]
  406848:	b	406868 <ferror@plt+0x3098>
  40684c:	ldr	x0, [sp, #40]
  406850:	ldr	x1, [x0, #8]
  406854:	ldr	x0, [sp, #40]
  406858:	str	x1, [x0]
  40685c:	ldr	x0, [sp, #40]
  406860:	add	x0, x0, #0x8
  406864:	str	x0, [sp, #40]
  406868:	ldr	x0, [sp, #40]
  40686c:	ldr	x0, [x0]
  406870:	cmp	x0, #0x0
  406874:	b.ne	40684c <ferror@plt+0x307c>  // b.any
  406878:	ldr	x0, [sp, #48]
  40687c:	sub	x0, x0, #0x8
  406880:	str	x0, [sp, #48]
  406884:	b	4068a4 <ferror@plt+0x30d4>
  406888:	ldr	x0, [sp, #56]
  40688c:	add	x0, x0, #0x8
  406890:	str	x0, [sp, #56]
  406894:	ldr	x0, [sp, #56]
  406898:	ldr	x0, [x0]
  40689c:	cmp	x0, #0x0
  4068a0:	b.ne	40680c <ferror@plt+0x303c>  // b.any
  4068a4:	ldr	x0, [sp, #48]
  4068a8:	add	x0, x0, #0x8
  4068ac:	str	x0, [sp, #48]
  4068b0:	ldr	x0, [sp, #48]
  4068b4:	ldr	x0, [x0]
  4068b8:	cmp	x0, #0x0
  4068bc:	b.ne	4067fc <ferror@plt+0x302c>  // b.any
  4068c0:	ldr	x0, [sp, #32]
  4068c4:	str	x0, [sp, #48]
  4068c8:	b	4069a4 <ferror@plt+0x31d4>
  4068cc:	adrp	x0, 41c000 <ferror@plt+0x18830>
  4068d0:	add	x0, x0, #0xda0
  4068d4:	str	x0, [sp, #56]
  4068d8:	b	406988 <ferror@plt+0x31b8>
  4068dc:	ldr	x0, [sp, #48]
  4068e0:	ldr	x19, [x0]
  4068e4:	ldr	x0, [sp, #56]
  4068e8:	ldr	x20, [x0]
  4068ec:	ldr	x0, [sp, #56]
  4068f0:	ldr	x0, [x0]
  4068f4:	bl	402fb0 <strlen@plt>
  4068f8:	mov	x2, x0
  4068fc:	mov	x1, x20
  406900:	mov	x0, x19
  406904:	bl	403230 <strncmp@plt>
  406908:	cmp	w0, #0x0
  40690c:	b.ne	406970 <ferror@plt+0x31a0>  // b.any
  406910:	ldr	x0, [sp, #48]
  406914:	ldr	x0, [x0]
  406918:	mov	w1, #0x2f                  	// #47
  40691c:	bl	403570 <strchr@plt>
  406920:	cmp	x0, #0x0
  406924:	b.eq	406978 <ferror@plt+0x31a8>  // b.none
  406928:	ldr	x0, [sp, #48]
  40692c:	str	x0, [sp, #40]
  406930:	b	406950 <ferror@plt+0x3180>
  406934:	ldr	x0, [sp, #40]
  406938:	ldr	x1, [x0, #8]
  40693c:	ldr	x0, [sp, #40]
  406940:	str	x1, [x0]
  406944:	ldr	x0, [sp, #40]
  406948:	add	x0, x0, #0x8
  40694c:	str	x0, [sp, #40]
  406950:	ldr	x0, [sp, #40]
  406954:	ldr	x0, [x0]
  406958:	cmp	x0, #0x0
  40695c:	b.ne	406934 <ferror@plt+0x3164>  // b.any
  406960:	ldr	x0, [sp, #48]
  406964:	sub	x0, x0, #0x8
  406968:	str	x0, [sp, #48]
  40696c:	b	406998 <ferror@plt+0x31c8>
  406970:	nop
  406974:	b	40697c <ferror@plt+0x31ac>
  406978:	nop
  40697c:	ldr	x0, [sp, #56]
  406980:	add	x0, x0, #0x8
  406984:	str	x0, [sp, #56]
  406988:	ldr	x0, [sp, #56]
  40698c:	ldr	x0, [x0]
  406990:	cmp	x0, #0x0
  406994:	b.ne	4068dc <ferror@plt+0x310c>  // b.any
  406998:	ldr	x0, [sp, #48]
  40699c:	add	x0, x0, #0x8
  4069a0:	str	x0, [sp, #48]
  4069a4:	ldr	x0, [sp, #48]
  4069a8:	ldr	x0, [x0]
  4069ac:	cmp	x0, #0x0
  4069b0:	b.ne	4068cc <ferror@plt+0x30fc>  // b.any
  4069b4:	nop
  4069b8:	nop
  4069bc:	ldp	x19, x20, [sp, #16]
  4069c0:	ldp	x29, x30, [sp], #64
  4069c4:	ret
  4069c8:	stp	x29, x30, [sp, #-64]!
  4069cc:	mov	x29, sp
  4069d0:	str	x19, [sp, #16]
  4069d4:	str	x0, [sp, #40]
  4069d8:	bl	4030c0 <getuid@plt>
  4069dc:	str	w0, [sp, #60]
  4069e0:	ldr	w0, [sp, #60]
  4069e4:	cmp	w0, #0x0
  4069e8:	b.ne	406a14 <ferror@plt+0x3244>  // b.any
  4069ec:	bl	403060 <geteuid@plt>
  4069f0:	mov	w1, w0
  4069f4:	ldr	w0, [sp, #60]
  4069f8:	cmp	w0, w1
  4069fc:	b.ne	406a14 <ferror@plt+0x3244>  // b.any
  406a00:	bl	4034f0 <getgid@plt>
  406a04:	mov	w19, w0
  406a08:	bl	403040 <getegid@plt>
  406a0c:	cmp	w19, w0
  406a10:	b.eq	406a1c <ferror@plt+0x324c>  // b.none
  406a14:	mov	x0, #0x0                   	// #0
  406a18:	b	406a4c <ferror@plt+0x327c>
  406a1c:	mov	w4, #0x0                   	// #0
  406a20:	mov	w3, #0x0                   	// #0
  406a24:	mov	w2, #0x0                   	// #0
  406a28:	mov	w1, #0x0                   	// #0
  406a2c:	mov	w0, #0x3                   	// #3
  406a30:	bl	403730 <prctl@plt>
  406a34:	cmp	w0, #0x0
  406a38:	b.ne	406a44 <ferror@plt+0x3274>  // b.any
  406a3c:	mov	x0, #0x0                   	// #0
  406a40:	b	406a4c <ferror@plt+0x327c>
  406a44:	ldr	x0, [sp, #40]
  406a48:	bl	403070 <secure_getenv@plt>
  406a4c:	ldr	x19, [sp, #16]
  406a50:	ldp	x29, x30, [sp], #64
  406a54:	ret
  406a58:	sub	sp, sp, #0x10
  406a5c:	str	w0, [sp, #12]
  406a60:	adrp	x0, 41d000 <ferror@plt+0x19830>
  406a64:	add	x0, x0, #0x478
  406a68:	ldr	w1, [sp, #12]
  406a6c:	str	w1, [x0]
  406a70:	nop
  406a74:	add	sp, sp, #0x10
  406a78:	ret
  406a7c:	sub	sp, sp, #0x10
  406a80:	str	x0, [sp, #8]
  406a84:	str	w1, [sp, #4]
  406a88:	str	w2, [sp]
  406a8c:	b	406adc <ferror@plt+0x330c>
  406a90:	ldr	x0, [sp, #8]
  406a94:	ldr	x1, [x0]
  406a98:	ldrsw	x0, [sp, #4]
  406a9c:	mov	x2, #0x0                   	// #0
  406aa0:	umulh	x0, x1, x0
  406aa4:	cmp	x0, #0x0
  406aa8:	b.eq	406ab0 <ferror@plt+0x32e0>  // b.none
  406aac:	mov	x2, #0x1                   	// #1
  406ab0:	mov	x0, x2
  406ab4:	cmp	x0, #0x0
  406ab8:	b.eq	406ac4 <ferror@plt+0x32f4>  // b.none
  406abc:	mov	w0, #0xffffffde            	// #-34
  406ac0:	b	406af4 <ferror@plt+0x3324>
  406ac4:	ldr	x0, [sp, #8]
  406ac8:	ldr	x1, [x0]
  406acc:	ldrsw	x0, [sp, #4]
  406ad0:	mul	x1, x1, x0
  406ad4:	ldr	x0, [sp, #8]
  406ad8:	str	x1, [x0]
  406adc:	ldr	w0, [sp]
  406ae0:	sub	w1, w0, #0x1
  406ae4:	str	w1, [sp]
  406ae8:	cmp	w0, #0x0
  406aec:	b.ne	406a90 <ferror@plt+0x32c0>  // b.any
  406af0:	mov	w0, #0x0                   	// #0
  406af4:	add	sp, sp, #0x10
  406af8:	ret
  406afc:	stp	x29, x30, [sp, #-192]!
  406b00:	mov	x29, sp
  406b04:	str	x0, [sp, #40]
  406b08:	str	x1, [sp, #32]
  406b0c:	str	x2, [sp, #24]
  406b10:	str	xzr, [sp, #176]
  406b14:	mov	w0, #0x400                 	// #1024
  406b18:	str	w0, [sp, #172]
  406b1c:	str	wzr, [sp, #168]
  406b20:	str	wzr, [sp, #164]
  406b24:	str	wzr, [sp, #160]
  406b28:	ldr	x0, [sp, #32]
  406b2c:	str	xzr, [x0]
  406b30:	ldr	x0, [sp, #40]
  406b34:	cmp	x0, #0x0
  406b38:	b.eq	406b4c <ferror@plt+0x337c>  // b.none
  406b3c:	ldr	x0, [sp, #40]
  406b40:	ldrsb	w0, [x0]
  406b44:	cmp	w0, #0x0
  406b48:	b.ne	406b58 <ferror@plt+0x3388>  // b.any
  406b4c:	mov	w0, #0xffffffea            	// #-22
  406b50:	str	w0, [sp, #168]
  406b54:	b	407140 <ferror@plt+0x3970>
  406b58:	ldr	x0, [sp, #40]
  406b5c:	str	x0, [sp, #184]
  406b60:	b	406b70 <ferror@plt+0x33a0>
  406b64:	ldr	x0, [sp, #184]
  406b68:	add	x0, x0, #0x1
  406b6c:	str	x0, [sp, #184]
  406b70:	bl	403420 <__ctype_b_loc@plt>
  406b74:	ldr	x1, [x0]
  406b78:	ldr	x0, [sp, #184]
  406b7c:	ldrsb	w0, [x0]
  406b80:	and	w0, w0, #0xff
  406b84:	and	x0, x0, #0xff
  406b88:	lsl	x0, x0, #1
  406b8c:	add	x0, x1, x0
  406b90:	ldrh	w0, [x0]
  406b94:	and	w0, w0, #0x2000
  406b98:	cmp	w0, #0x0
  406b9c:	b.ne	406b64 <ferror@plt+0x3394>  // b.any
  406ba0:	ldr	x0, [sp, #184]
  406ba4:	ldrsb	w0, [x0]
  406ba8:	cmp	w0, #0x2d
  406bac:	b.ne	406bbc <ferror@plt+0x33ec>  // b.any
  406bb0:	mov	w0, #0xffffffea            	// #-22
  406bb4:	str	w0, [sp, #168]
  406bb8:	b	407140 <ferror@plt+0x3970>
  406bbc:	bl	403710 <__errno_location@plt>
  406bc0:	str	wzr, [x0]
  406bc4:	str	xzr, [sp, #72]
  406bc8:	add	x0, sp, #0x48
  406bcc:	mov	w2, #0x0                   	// #0
  406bd0:	mov	x1, x0
  406bd4:	ldr	x0, [sp, #40]
  406bd8:	bl	403350 <strtoumax@plt>
  406bdc:	str	x0, [sp, #64]
  406be0:	ldr	x0, [sp, #72]
  406be4:	ldr	x1, [sp, #40]
  406be8:	cmp	x1, x0
  406bec:	b.eq	406c18 <ferror@plt+0x3448>  // b.none
  406bf0:	bl	403710 <__errno_location@plt>
  406bf4:	ldr	w0, [x0]
  406bf8:	cmp	w0, #0x0
  406bfc:	b.eq	406c44 <ferror@plt+0x3474>  // b.none
  406c00:	ldr	x0, [sp, #64]
  406c04:	cmn	x0, #0x1
  406c08:	b.eq	406c18 <ferror@plt+0x3448>  // b.none
  406c0c:	ldr	x0, [sp, #64]
  406c10:	cmp	x0, #0x0
  406c14:	b.ne	406c44 <ferror@plt+0x3474>  // b.any
  406c18:	bl	403710 <__errno_location@plt>
  406c1c:	ldr	w0, [x0]
  406c20:	cmp	w0, #0x0
  406c24:	b.eq	406c38 <ferror@plt+0x3468>  // b.none
  406c28:	bl	403710 <__errno_location@plt>
  406c2c:	ldr	w0, [x0]
  406c30:	neg	w0, w0
  406c34:	b	406c3c <ferror@plt+0x346c>
  406c38:	mov	w0, #0xffffffea            	// #-22
  406c3c:	str	w0, [sp, #168]
  406c40:	b	407140 <ferror@plt+0x3970>
  406c44:	ldr	x0, [sp, #72]
  406c48:	cmp	x0, #0x0
  406c4c:	b.eq	407128 <ferror@plt+0x3958>  // b.none
  406c50:	ldr	x0, [sp, #72]
  406c54:	ldrsb	w0, [x0]
  406c58:	cmp	w0, #0x0
  406c5c:	b.eq	407128 <ferror@plt+0x3958>  // b.none
  406c60:	ldr	x0, [sp, #72]
  406c64:	str	x0, [sp, #184]
  406c68:	ldr	x0, [sp, #184]
  406c6c:	add	x0, x0, #0x1
  406c70:	ldrsb	w0, [x0]
  406c74:	cmp	w0, #0x69
  406c78:	b.ne	406cc4 <ferror@plt+0x34f4>  // b.any
  406c7c:	ldr	x0, [sp, #184]
  406c80:	add	x0, x0, #0x2
  406c84:	ldrsb	w0, [x0]
  406c88:	cmp	w0, #0x42
  406c8c:	b.eq	406ca4 <ferror@plt+0x34d4>  // b.none
  406c90:	ldr	x0, [sp, #184]
  406c94:	add	x0, x0, #0x2
  406c98:	ldrsb	w0, [x0]
  406c9c:	cmp	w0, #0x62
  406ca0:	b.ne	406cc4 <ferror@plt+0x34f4>  // b.any
  406ca4:	ldr	x0, [sp, #184]
  406ca8:	add	x0, x0, #0x3
  406cac:	ldrsb	w0, [x0]
  406cb0:	cmp	w0, #0x0
  406cb4:	b.ne	406cc4 <ferror@plt+0x34f4>  // b.any
  406cb8:	mov	w0, #0x400                 	// #1024
  406cbc:	str	w0, [sp, #172]
  406cc0:	b	406efc <ferror@plt+0x372c>
  406cc4:	ldr	x0, [sp, #184]
  406cc8:	add	x0, x0, #0x1
  406ccc:	ldrsb	w0, [x0]
  406cd0:	cmp	w0, #0x42
  406cd4:	b.eq	406cec <ferror@plt+0x351c>  // b.none
  406cd8:	ldr	x0, [sp, #184]
  406cdc:	add	x0, x0, #0x1
  406ce0:	ldrsb	w0, [x0]
  406ce4:	cmp	w0, #0x62
  406ce8:	b.ne	406d0c <ferror@plt+0x353c>  // b.any
  406cec:	ldr	x0, [sp, #184]
  406cf0:	add	x0, x0, #0x2
  406cf4:	ldrsb	w0, [x0]
  406cf8:	cmp	w0, #0x0
  406cfc:	b.ne	406d0c <ferror@plt+0x353c>  // b.any
  406d00:	mov	w0, #0x3e8                 	// #1000
  406d04:	str	w0, [sp, #172]
  406d08:	b	406efc <ferror@plt+0x372c>
  406d0c:	ldr	x0, [sp, #184]
  406d10:	add	x0, x0, #0x1
  406d14:	ldrsb	w0, [x0]
  406d18:	cmp	w0, #0x0
  406d1c:	b.eq	406efc <ferror@plt+0x372c>  // b.none
  406d20:	bl	403170 <localeconv@plt>
  406d24:	str	x0, [sp, #128]
  406d28:	ldr	x0, [sp, #128]
  406d2c:	cmp	x0, #0x0
  406d30:	b.eq	406d40 <ferror@plt+0x3570>  // b.none
  406d34:	ldr	x0, [sp, #128]
  406d38:	ldr	x0, [x0]
  406d3c:	b	406d44 <ferror@plt+0x3574>
  406d40:	mov	x0, #0x0                   	// #0
  406d44:	str	x0, [sp, #120]
  406d48:	ldr	x0, [sp, #120]
  406d4c:	cmp	x0, #0x0
  406d50:	b.eq	406d60 <ferror@plt+0x3590>  // b.none
  406d54:	ldr	x0, [sp, #120]
  406d58:	bl	402fb0 <strlen@plt>
  406d5c:	b	406d64 <ferror@plt+0x3594>
  406d60:	mov	x0, #0x0                   	// #0
  406d64:	str	x0, [sp, #112]
  406d68:	ldr	x0, [sp, #176]
  406d6c:	cmp	x0, #0x0
  406d70:	b.ne	406ef0 <ferror@plt+0x3720>  // b.any
  406d74:	ldr	x0, [sp, #184]
  406d78:	ldrsb	w0, [x0]
  406d7c:	cmp	w0, #0x0
  406d80:	b.eq	406ef0 <ferror@plt+0x3720>  // b.none
  406d84:	ldr	x0, [sp, #120]
  406d88:	cmp	x0, #0x0
  406d8c:	b.eq	406ef0 <ferror@plt+0x3720>  // b.none
  406d90:	ldr	x2, [sp, #112]
  406d94:	ldr	x1, [sp, #184]
  406d98:	ldr	x0, [sp, #120]
  406d9c:	bl	403230 <strncmp@plt>
  406da0:	cmp	w0, #0x0
  406da4:	b.ne	406ef0 <ferror@plt+0x3720>  // b.any
  406da8:	ldr	x1, [sp, #184]
  406dac:	ldr	x0, [sp, #112]
  406db0:	add	x0, x1, x0
  406db4:	str	x0, [sp, #104]
  406db8:	ldr	x0, [sp, #104]
  406dbc:	str	x0, [sp, #184]
  406dc0:	b	406ddc <ferror@plt+0x360c>
  406dc4:	ldr	w0, [sp, #160]
  406dc8:	add	w0, w0, #0x1
  406dcc:	str	w0, [sp, #160]
  406dd0:	ldr	x0, [sp, #184]
  406dd4:	add	x0, x0, #0x1
  406dd8:	str	x0, [sp, #184]
  406ddc:	ldr	x0, [sp, #184]
  406de0:	ldrsb	w0, [x0]
  406de4:	cmp	w0, #0x30
  406de8:	b.eq	406dc4 <ferror@plt+0x35f4>  // b.none
  406dec:	ldr	x0, [sp, #184]
  406df0:	str	x0, [sp, #104]
  406df4:	bl	403420 <__ctype_b_loc@plt>
  406df8:	ldr	x1, [x0]
  406dfc:	ldr	x0, [sp, #104]
  406e00:	ldrsb	w0, [x0]
  406e04:	sxtb	x0, w0
  406e08:	lsl	x0, x0, #1
  406e0c:	add	x0, x1, x0
  406e10:	ldrh	w0, [x0]
  406e14:	and	w0, w0, #0x800
  406e18:	cmp	w0, #0x0
  406e1c:	b.eq	406ea8 <ferror@plt+0x36d8>  // b.none
  406e20:	bl	403710 <__errno_location@plt>
  406e24:	str	wzr, [x0]
  406e28:	str	xzr, [sp, #72]
  406e2c:	add	x0, sp, #0x48
  406e30:	mov	w2, #0x0                   	// #0
  406e34:	mov	x1, x0
  406e38:	ldr	x0, [sp, #104]
  406e3c:	bl	403350 <strtoumax@plt>
  406e40:	str	x0, [sp, #176]
  406e44:	ldr	x0, [sp, #72]
  406e48:	ldr	x1, [sp, #104]
  406e4c:	cmp	x1, x0
  406e50:	b.eq	406e7c <ferror@plt+0x36ac>  // b.none
  406e54:	bl	403710 <__errno_location@plt>
  406e58:	ldr	w0, [x0]
  406e5c:	cmp	w0, #0x0
  406e60:	b.eq	406eb0 <ferror@plt+0x36e0>  // b.none
  406e64:	ldr	x0, [sp, #176]
  406e68:	cmn	x0, #0x1
  406e6c:	b.eq	406e7c <ferror@plt+0x36ac>  // b.none
  406e70:	ldr	x0, [sp, #176]
  406e74:	cmp	x0, #0x0
  406e78:	b.ne	406eb0 <ferror@plt+0x36e0>  // b.any
  406e7c:	bl	403710 <__errno_location@plt>
  406e80:	ldr	w0, [x0]
  406e84:	cmp	w0, #0x0
  406e88:	b.eq	406e9c <ferror@plt+0x36cc>  // b.none
  406e8c:	bl	403710 <__errno_location@plt>
  406e90:	ldr	w0, [x0]
  406e94:	neg	w0, w0
  406e98:	b	406ea0 <ferror@plt+0x36d0>
  406e9c:	mov	w0, #0xffffffea            	// #-22
  406ea0:	str	w0, [sp, #168]
  406ea4:	b	407140 <ferror@plt+0x3970>
  406ea8:	ldr	x0, [sp, #184]
  406eac:	str	x0, [sp, #72]
  406eb0:	ldr	x0, [sp, #176]
  406eb4:	cmp	x0, #0x0
  406eb8:	b.eq	406ee4 <ferror@plt+0x3714>  // b.none
  406ebc:	ldr	x0, [sp, #72]
  406ec0:	cmp	x0, #0x0
  406ec4:	b.eq	406ed8 <ferror@plt+0x3708>  // b.none
  406ec8:	ldr	x0, [sp, #72]
  406ecc:	ldrsb	w0, [x0]
  406ed0:	cmp	w0, #0x0
  406ed4:	b.ne	406ee4 <ferror@plt+0x3714>  // b.any
  406ed8:	mov	w0, #0xffffffea            	// #-22
  406edc:	str	w0, [sp, #168]
  406ee0:	b	407140 <ferror@plt+0x3970>
  406ee4:	ldr	x0, [sp, #72]
  406ee8:	str	x0, [sp, #184]
  406eec:	b	406c68 <ferror@plt+0x3498>
  406ef0:	mov	w0, #0xffffffea            	// #-22
  406ef4:	str	w0, [sp, #168]
  406ef8:	b	407140 <ferror@plt+0x3970>
  406efc:	adrp	x0, 41d000 <ferror@plt+0x19830>
  406f00:	add	x0, x0, #0x480
  406f04:	ldr	x2, [x0]
  406f08:	ldr	x0, [sp, #184]
  406f0c:	ldrsb	w0, [x0]
  406f10:	mov	w1, w0
  406f14:	mov	x0, x2
  406f18:	bl	403570 <strchr@plt>
  406f1c:	str	x0, [sp, #96]
  406f20:	ldr	x0, [sp, #96]
  406f24:	cmp	x0, #0x0
  406f28:	b.eq	406f4c <ferror@plt+0x377c>  // b.none
  406f2c:	adrp	x0, 41d000 <ferror@plt+0x19830>
  406f30:	add	x0, x0, #0x480
  406f34:	ldr	x0, [x0]
  406f38:	ldr	x1, [sp, #96]
  406f3c:	sub	x0, x1, x0
  406f40:	add	w0, w0, #0x1
  406f44:	str	w0, [sp, #164]
  406f48:	b	406fa8 <ferror@plt+0x37d8>
  406f4c:	adrp	x0, 41d000 <ferror@plt+0x19830>
  406f50:	add	x0, x0, #0x488
  406f54:	ldr	x2, [x0]
  406f58:	ldr	x0, [sp, #184]
  406f5c:	ldrsb	w0, [x0]
  406f60:	mov	w1, w0
  406f64:	mov	x0, x2
  406f68:	bl	403570 <strchr@plt>
  406f6c:	str	x0, [sp, #96]
  406f70:	ldr	x0, [sp, #96]
  406f74:	cmp	x0, #0x0
  406f78:	b.eq	406f9c <ferror@plt+0x37cc>  // b.none
  406f7c:	adrp	x0, 41d000 <ferror@plt+0x19830>
  406f80:	add	x0, x0, #0x488
  406f84:	ldr	x0, [x0]
  406f88:	ldr	x1, [sp, #96]
  406f8c:	sub	x0, x1, x0
  406f90:	add	w0, w0, #0x1
  406f94:	str	w0, [sp, #164]
  406f98:	b	406fa8 <ferror@plt+0x37d8>
  406f9c:	mov	w0, #0xffffffea            	// #-22
  406fa0:	str	w0, [sp, #168]
  406fa4:	b	407140 <ferror@plt+0x3970>
  406fa8:	add	x0, sp, #0x40
  406fac:	ldr	w2, [sp, #164]
  406fb0:	ldr	w1, [sp, #172]
  406fb4:	bl	406a7c <ferror@plt+0x32ac>
  406fb8:	str	w0, [sp, #168]
  406fbc:	ldr	x0, [sp, #24]
  406fc0:	cmp	x0, #0x0
  406fc4:	b.eq	406fd4 <ferror@plt+0x3804>  // b.none
  406fc8:	ldr	x0, [sp, #24]
  406fcc:	ldr	w1, [sp, #164]
  406fd0:	str	w1, [x0]
  406fd4:	ldr	x0, [sp, #176]
  406fd8:	cmp	x0, #0x0
  406fdc:	b.eq	407130 <ferror@plt+0x3960>  // b.none
  406fe0:	ldr	w0, [sp, #164]
  406fe4:	cmp	w0, #0x0
  406fe8:	b.eq	407130 <ferror@plt+0x3960>  // b.none
  406fec:	mov	x0, #0xa                   	// #10
  406ff0:	str	x0, [sp, #144]
  406ff4:	mov	x0, #0x1                   	// #1
  406ff8:	str	x0, [sp, #136]
  406ffc:	mov	x0, #0x1                   	// #1
  407000:	str	x0, [sp, #56]
  407004:	add	x0, sp, #0x38
  407008:	ldr	w2, [sp, #164]
  40700c:	ldr	w1, [sp, #172]
  407010:	bl	406a7c <ferror@plt+0x32ac>
  407014:	b	407030 <ferror@plt+0x3860>
  407018:	ldr	x1, [sp, #144]
  40701c:	mov	x0, x1
  407020:	lsl	x0, x0, #2
  407024:	add	x0, x0, x1
  407028:	lsl	x0, x0, #1
  40702c:	str	x0, [sp, #144]
  407030:	ldr	x1, [sp, #144]
  407034:	ldr	x0, [sp, #176]
  407038:	cmp	x1, x0
  40703c:	b.cc	407018 <ferror@plt+0x3848>  // b.lo, b.ul, b.last
  407040:	str	wzr, [sp, #156]
  407044:	b	40706c <ferror@plt+0x389c>
  407048:	ldr	x1, [sp, #144]
  40704c:	mov	x0, x1
  407050:	lsl	x0, x0, #2
  407054:	add	x0, x0, x1
  407058:	lsl	x0, x0, #1
  40705c:	str	x0, [sp, #144]
  407060:	ldr	w0, [sp, #156]
  407064:	add	w0, w0, #0x1
  407068:	str	w0, [sp, #156]
  40706c:	ldr	w1, [sp, #156]
  407070:	ldr	w0, [sp, #160]
  407074:	cmp	w1, w0
  407078:	b.lt	407048 <ferror@plt+0x3878>  // b.tstop
  40707c:	ldr	x2, [sp, #176]
  407080:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407084:	movk	x0, #0xcccd
  407088:	umulh	x0, x2, x0
  40708c:	lsr	x1, x0, #3
  407090:	mov	x0, x1
  407094:	lsl	x0, x0, #2
  407098:	add	x0, x0, x1
  40709c:	lsl	x0, x0, #1
  4070a0:	sub	x1, x2, x0
  4070a4:	mov	w0, w1
  4070a8:	str	w0, [sp, #92]
  4070ac:	ldr	x1, [sp, #144]
  4070b0:	ldr	x0, [sp, #136]
  4070b4:	udiv	x0, x1, x0
  4070b8:	str	x0, [sp, #80]
  4070bc:	ldr	x1, [sp, #176]
  4070c0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4070c4:	movk	x0, #0xcccd
  4070c8:	umulh	x0, x1, x0
  4070cc:	lsr	x0, x0, #3
  4070d0:	str	x0, [sp, #176]
  4070d4:	ldr	x1, [sp, #136]
  4070d8:	mov	x0, x1
  4070dc:	lsl	x0, x0, #2
  4070e0:	add	x0, x0, x1
  4070e4:	lsl	x0, x0, #1
  4070e8:	str	x0, [sp, #136]
  4070ec:	ldr	w0, [sp, #92]
  4070f0:	cmp	w0, #0x0
  4070f4:	b.eq	407118 <ferror@plt+0x3948>  // b.none
  4070f8:	ldr	x1, [sp, #56]
  4070fc:	ldr	w0, [sp, #92]
  407100:	ldr	x2, [sp, #80]
  407104:	udiv	x0, x2, x0
  407108:	udiv	x1, x1, x0
  40710c:	ldr	x0, [sp, #64]
  407110:	add	x0, x1, x0
  407114:	str	x0, [sp, #64]
  407118:	ldr	x0, [sp, #176]
  40711c:	cmp	x0, #0x0
  407120:	b.ne	40707c <ferror@plt+0x38ac>  // b.any
  407124:	b	407134 <ferror@plt+0x3964>
  407128:	nop
  40712c:	b	407134 <ferror@plt+0x3964>
  407130:	nop
  407134:	ldr	x1, [sp, #64]
  407138:	ldr	x0, [sp, #32]
  40713c:	str	x1, [x0]
  407140:	ldr	w0, [sp, #168]
  407144:	cmp	w0, #0x0
  407148:	b.ge	407160 <ferror@plt+0x3990>  // b.tcont
  40714c:	bl	403710 <__errno_location@plt>
  407150:	mov	x1, x0
  407154:	ldr	w0, [sp, #168]
  407158:	neg	w0, w0
  40715c:	str	w0, [x1]
  407160:	ldr	w0, [sp, #168]
  407164:	ldp	x29, x30, [sp], #192
  407168:	ret
  40716c:	stp	x29, x30, [sp, #-32]!
  407170:	mov	x29, sp
  407174:	str	x0, [sp, #24]
  407178:	str	x1, [sp, #16]
  40717c:	mov	x2, #0x0                   	// #0
  407180:	ldr	x1, [sp, #16]
  407184:	ldr	x0, [sp, #24]
  407188:	bl	406afc <ferror@plt+0x332c>
  40718c:	ldp	x29, x30, [sp], #32
  407190:	ret
  407194:	stp	x29, x30, [sp, #-48]!
  407198:	mov	x29, sp
  40719c:	str	x0, [sp, #24]
  4071a0:	str	x1, [sp, #16]
  4071a4:	ldr	x0, [sp, #24]
  4071a8:	str	x0, [sp, #40]
  4071ac:	b	4071bc <ferror@plt+0x39ec>
  4071b0:	ldr	x0, [sp, #40]
  4071b4:	add	x0, x0, #0x1
  4071b8:	str	x0, [sp, #40]
  4071bc:	ldr	x0, [sp, #40]
  4071c0:	cmp	x0, #0x0
  4071c4:	b.eq	407208 <ferror@plt+0x3a38>  // b.none
  4071c8:	ldr	x0, [sp, #40]
  4071cc:	ldrsb	w0, [x0]
  4071d0:	cmp	w0, #0x0
  4071d4:	b.eq	407208 <ferror@plt+0x3a38>  // b.none
  4071d8:	bl	403420 <__ctype_b_loc@plt>
  4071dc:	ldr	x1, [x0]
  4071e0:	ldr	x0, [sp, #40]
  4071e4:	ldrsb	w0, [x0]
  4071e8:	and	w0, w0, #0xff
  4071ec:	and	x0, x0, #0xff
  4071f0:	lsl	x0, x0, #1
  4071f4:	add	x0, x1, x0
  4071f8:	ldrh	w0, [x0]
  4071fc:	and	w0, w0, #0x800
  407200:	cmp	w0, #0x0
  407204:	b.ne	4071b0 <ferror@plt+0x39e0>  // b.any
  407208:	ldr	x0, [sp, #16]
  40720c:	cmp	x0, #0x0
  407210:	b.eq	407220 <ferror@plt+0x3a50>  // b.none
  407214:	ldr	x0, [sp, #16]
  407218:	ldr	x1, [sp, #40]
  40721c:	str	x1, [x0]
  407220:	ldr	x0, [sp, #40]
  407224:	cmp	x0, #0x0
  407228:	b.eq	407254 <ferror@plt+0x3a84>  // b.none
  40722c:	ldr	x1, [sp, #40]
  407230:	ldr	x0, [sp, #24]
  407234:	cmp	x1, x0
  407238:	b.ls	407254 <ferror@plt+0x3a84>  // b.plast
  40723c:	ldr	x0, [sp, #40]
  407240:	ldrsb	w0, [x0]
  407244:	cmp	w0, #0x0
  407248:	b.ne	407254 <ferror@plt+0x3a84>  // b.any
  40724c:	mov	w0, #0x1                   	// #1
  407250:	b	407258 <ferror@plt+0x3a88>
  407254:	mov	w0, #0x0                   	// #0
  407258:	ldp	x29, x30, [sp], #48
  40725c:	ret
  407260:	stp	x29, x30, [sp, #-48]!
  407264:	mov	x29, sp
  407268:	str	x0, [sp, #24]
  40726c:	str	x1, [sp, #16]
  407270:	ldr	x0, [sp, #24]
  407274:	str	x0, [sp, #40]
  407278:	b	407288 <ferror@plt+0x3ab8>
  40727c:	ldr	x0, [sp, #40]
  407280:	add	x0, x0, #0x1
  407284:	str	x0, [sp, #40]
  407288:	ldr	x0, [sp, #40]
  40728c:	cmp	x0, #0x0
  407290:	b.eq	4072d4 <ferror@plt+0x3b04>  // b.none
  407294:	ldr	x0, [sp, #40]
  407298:	ldrsb	w0, [x0]
  40729c:	cmp	w0, #0x0
  4072a0:	b.eq	4072d4 <ferror@plt+0x3b04>  // b.none
  4072a4:	bl	403420 <__ctype_b_loc@plt>
  4072a8:	ldr	x1, [x0]
  4072ac:	ldr	x0, [sp, #40]
  4072b0:	ldrsb	w0, [x0]
  4072b4:	and	w0, w0, #0xff
  4072b8:	and	x0, x0, #0xff
  4072bc:	lsl	x0, x0, #1
  4072c0:	add	x0, x1, x0
  4072c4:	ldrh	w0, [x0]
  4072c8:	and	w0, w0, #0x1000
  4072cc:	cmp	w0, #0x0
  4072d0:	b.ne	40727c <ferror@plt+0x3aac>  // b.any
  4072d4:	ldr	x0, [sp, #16]
  4072d8:	cmp	x0, #0x0
  4072dc:	b.eq	4072ec <ferror@plt+0x3b1c>  // b.none
  4072e0:	ldr	x0, [sp, #16]
  4072e4:	ldr	x1, [sp, #40]
  4072e8:	str	x1, [x0]
  4072ec:	ldr	x0, [sp, #40]
  4072f0:	cmp	x0, #0x0
  4072f4:	b.eq	407320 <ferror@plt+0x3b50>  // b.none
  4072f8:	ldr	x1, [sp, #40]
  4072fc:	ldr	x0, [sp, #24]
  407300:	cmp	x1, x0
  407304:	b.ls	407320 <ferror@plt+0x3b50>  // b.plast
  407308:	ldr	x0, [sp, #40]
  40730c:	ldrsb	w0, [x0]
  407310:	cmp	w0, #0x0
  407314:	b.ne	407320 <ferror@plt+0x3b50>  // b.any
  407318:	mov	w0, #0x1                   	// #1
  40731c:	b	407324 <ferror@plt+0x3b54>
  407320:	mov	w0, #0x0                   	// #0
  407324:	ldp	x29, x30, [sp], #48
  407328:	ret
  40732c:	stp	x29, x30, [sp, #-256]!
  407330:	mov	x29, sp
  407334:	str	x0, [sp, #24]
  407338:	str	x1, [sp, #16]
  40733c:	str	x2, [sp, #208]
  407340:	str	x3, [sp, #216]
  407344:	str	x4, [sp, #224]
  407348:	str	x5, [sp, #232]
  40734c:	str	x6, [sp, #240]
  407350:	str	x7, [sp, #248]
  407354:	str	q0, [sp, #80]
  407358:	str	q1, [sp, #96]
  40735c:	str	q2, [sp, #112]
  407360:	str	q3, [sp, #128]
  407364:	str	q4, [sp, #144]
  407368:	str	q5, [sp, #160]
  40736c:	str	q6, [sp, #176]
  407370:	str	q7, [sp, #192]
  407374:	add	x0, sp, #0x100
  407378:	str	x0, [sp, #32]
  40737c:	add	x0, sp, #0x100
  407380:	str	x0, [sp, #40]
  407384:	add	x0, sp, #0xd0
  407388:	str	x0, [sp, #48]
  40738c:	mov	w0, #0xffffffd0            	// #-48
  407390:	str	w0, [sp, #56]
  407394:	mov	w0, #0xffffff80            	// #-128
  407398:	str	w0, [sp, #60]
  40739c:	ldr	w1, [sp, #56]
  4073a0:	ldr	x0, [sp, #32]
  4073a4:	cmp	w1, #0x0
  4073a8:	b.lt	4073bc <ferror@plt+0x3bec>  // b.tstop
  4073ac:	add	x1, x0, #0xf
  4073b0:	and	x1, x1, #0xfffffffffffffff8
  4073b4:	str	x1, [sp, #32]
  4073b8:	b	4073ec <ferror@plt+0x3c1c>
  4073bc:	add	w2, w1, #0x8
  4073c0:	str	w2, [sp, #56]
  4073c4:	ldr	w2, [sp, #56]
  4073c8:	cmp	w2, #0x0
  4073cc:	b.le	4073e0 <ferror@plt+0x3c10>
  4073d0:	add	x1, x0, #0xf
  4073d4:	and	x1, x1, #0xfffffffffffffff8
  4073d8:	str	x1, [sp, #32]
  4073dc:	b	4073ec <ferror@plt+0x3c1c>
  4073e0:	ldr	x2, [sp, #40]
  4073e4:	sxtw	x0, w1
  4073e8:	add	x0, x2, x0
  4073ec:	ldr	x0, [x0]
  4073f0:	str	x0, [sp, #72]
  4073f4:	ldr	x0, [sp, #72]
  4073f8:	cmp	x0, #0x0
  4073fc:	b.eq	40749c <ferror@plt+0x3ccc>  // b.none
  407400:	ldr	w1, [sp, #56]
  407404:	ldr	x0, [sp, #32]
  407408:	cmp	w1, #0x0
  40740c:	b.lt	407420 <ferror@plt+0x3c50>  // b.tstop
  407410:	add	x1, x0, #0xf
  407414:	and	x1, x1, #0xfffffffffffffff8
  407418:	str	x1, [sp, #32]
  40741c:	b	407450 <ferror@plt+0x3c80>
  407420:	add	w2, w1, #0x8
  407424:	str	w2, [sp, #56]
  407428:	ldr	w2, [sp, #56]
  40742c:	cmp	w2, #0x0
  407430:	b.le	407444 <ferror@plt+0x3c74>
  407434:	add	x1, x0, #0xf
  407438:	and	x1, x1, #0xfffffffffffffff8
  40743c:	str	x1, [sp, #32]
  407440:	b	407450 <ferror@plt+0x3c80>
  407444:	ldr	x2, [sp, #40]
  407448:	sxtw	x0, w1
  40744c:	add	x0, x2, x0
  407450:	ldr	x0, [x0]
  407454:	str	x0, [sp, #64]
  407458:	ldr	x0, [sp, #64]
  40745c:	cmp	x0, #0x0
  407460:	b.eq	4074a4 <ferror@plt+0x3cd4>  // b.none
  407464:	ldr	x1, [sp, #72]
  407468:	ldr	x0, [sp, #24]
  40746c:	bl	403400 <strcmp@plt>
  407470:	cmp	w0, #0x0
  407474:	b.ne	407480 <ferror@plt+0x3cb0>  // b.any
  407478:	mov	w0, #0x1                   	// #1
  40747c:	b	4074cc <ferror@plt+0x3cfc>
  407480:	ldr	x1, [sp, #64]
  407484:	ldr	x0, [sp, #24]
  407488:	bl	403400 <strcmp@plt>
  40748c:	cmp	w0, #0x0
  407490:	b.ne	40739c <ferror@plt+0x3bcc>  // b.any
  407494:	mov	w0, #0x0                   	// #0
  407498:	b	4074cc <ferror@plt+0x3cfc>
  40749c:	nop
  4074a0:	b	4074a8 <ferror@plt+0x3cd8>
  4074a4:	nop
  4074a8:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4074ac:	add	x0, x0, #0x478
  4074b0:	ldr	w4, [x0]
  4074b4:	ldr	x3, [sp, #24]
  4074b8:	ldr	x2, [sp, #16]
  4074bc:	adrp	x0, 40b000 <ferror@plt+0x7830>
  4074c0:	add	x1, x0, #0x220
  4074c4:	mov	w0, w4
  4074c8:	bl	403690 <errx@plt>
  4074cc:	ldp	x29, x30, [sp], #256
  4074d0:	ret
  4074d4:	sub	sp, sp, #0x20
  4074d8:	str	x0, [sp, #24]
  4074dc:	str	x1, [sp, #16]
  4074e0:	str	w2, [sp, #12]
  4074e4:	b	407514 <ferror@plt+0x3d44>
  4074e8:	ldr	x0, [sp, #24]
  4074ec:	ldrsb	w1, [x0]
  4074f0:	ldr	w0, [sp, #12]
  4074f4:	sxtb	w0, w0
  4074f8:	cmp	w1, w0
  4074fc:	b.ne	407508 <ferror@plt+0x3d38>  // b.any
  407500:	ldr	x0, [sp, #24]
  407504:	b	40753c <ferror@plt+0x3d6c>
  407508:	ldr	x0, [sp, #24]
  40750c:	add	x0, x0, #0x1
  407510:	str	x0, [sp, #24]
  407514:	ldr	x0, [sp, #16]
  407518:	sub	x1, x0, #0x1
  40751c:	str	x1, [sp, #16]
  407520:	cmp	x0, #0x0
  407524:	b.eq	407538 <ferror@plt+0x3d68>  // b.none
  407528:	ldr	x0, [sp, #24]
  40752c:	ldrsb	w0, [x0]
  407530:	cmp	w0, #0x0
  407534:	b.ne	4074e8 <ferror@plt+0x3d18>  // b.any
  407538:	mov	x0, #0x0                   	// #0
  40753c:	add	sp, sp, #0x20
  407540:	ret
  407544:	stp	x29, x30, [sp, #-48]!
  407548:	mov	x29, sp
  40754c:	str	x0, [sp, #24]
  407550:	str	x1, [sp, #16]
  407554:	ldr	x1, [sp, #16]
  407558:	ldr	x0, [sp, #24]
  40755c:	bl	407698 <ferror@plt+0x3ec8>
  407560:	str	w0, [sp, #44]
  407564:	ldr	w0, [sp, #44]
  407568:	cmn	w0, #0x8, lsl #12
  40756c:	b.lt	407580 <ferror@plt+0x3db0>  // b.tstop
  407570:	ldr	w1, [sp, #44]
  407574:	mov	w0, #0x7fff                	// #32767
  407578:	cmp	w1, w0
  40757c:	b.le	4075b4 <ferror@plt+0x3de4>
  407580:	bl	403710 <__errno_location@plt>
  407584:	mov	x1, x0
  407588:	mov	w0, #0x22                  	// #34
  40758c:	str	w0, [x1]
  407590:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407594:	add	x0, x0, #0x478
  407598:	ldr	w4, [x0]
  40759c:	ldr	x3, [sp, #24]
  4075a0:	ldr	x2, [sp, #16]
  4075a4:	adrp	x0, 40b000 <ferror@plt+0x7830>
  4075a8:	add	x1, x0, #0x220
  4075ac:	mov	w0, w4
  4075b0:	bl	4037a0 <err@plt>
  4075b4:	ldr	w0, [sp, #44]
  4075b8:	sxth	w0, w0
  4075bc:	ldp	x29, x30, [sp], #48
  4075c0:	ret
  4075c4:	stp	x29, x30, [sp, #-64]!
  4075c8:	mov	x29, sp
  4075cc:	str	x0, [sp, #40]
  4075d0:	str	x1, [sp, #32]
  4075d4:	str	w2, [sp, #28]
  4075d8:	ldr	w2, [sp, #28]
  4075dc:	ldr	x1, [sp, #32]
  4075e0:	ldr	x0, [sp, #40]
  4075e4:	bl	407718 <ferror@plt+0x3f48>
  4075e8:	str	w0, [sp, #60]
  4075ec:	ldr	w1, [sp, #60]
  4075f0:	mov	w0, #0xffff                	// #65535
  4075f4:	cmp	w1, w0
  4075f8:	b.ls	407630 <ferror@plt+0x3e60>  // b.plast
  4075fc:	bl	403710 <__errno_location@plt>
  407600:	mov	x1, x0
  407604:	mov	w0, #0x22                  	// #34
  407608:	str	w0, [x1]
  40760c:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407610:	add	x0, x0, #0x478
  407614:	ldr	w4, [x0]
  407618:	ldr	x3, [sp, #40]
  40761c:	ldr	x2, [sp, #32]
  407620:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407624:	add	x1, x0, #0x220
  407628:	mov	w0, w4
  40762c:	bl	4037a0 <err@plt>
  407630:	ldr	w0, [sp, #60]
  407634:	and	w0, w0, #0xffff
  407638:	ldp	x29, x30, [sp], #64
  40763c:	ret
  407640:	stp	x29, x30, [sp, #-32]!
  407644:	mov	x29, sp
  407648:	str	x0, [sp, #24]
  40764c:	str	x1, [sp, #16]
  407650:	mov	w2, #0xa                   	// #10
  407654:	ldr	x1, [sp, #16]
  407658:	ldr	x0, [sp, #24]
  40765c:	bl	4075c4 <ferror@plt+0x3df4>
  407660:	and	w0, w0, #0xffff
  407664:	ldp	x29, x30, [sp], #32
  407668:	ret
  40766c:	stp	x29, x30, [sp, #-32]!
  407670:	mov	x29, sp
  407674:	str	x0, [sp, #24]
  407678:	str	x1, [sp, #16]
  40767c:	mov	w2, #0x10                  	// #16
  407680:	ldr	x1, [sp, #16]
  407684:	ldr	x0, [sp, #24]
  407688:	bl	4075c4 <ferror@plt+0x3df4>
  40768c:	and	w0, w0, #0xffff
  407690:	ldp	x29, x30, [sp], #32
  407694:	ret
  407698:	stp	x29, x30, [sp, #-48]!
  40769c:	mov	x29, sp
  4076a0:	str	x0, [sp, #24]
  4076a4:	str	x1, [sp, #16]
  4076a8:	ldr	x1, [sp, #16]
  4076ac:	ldr	x0, [sp, #24]
  4076b0:	bl	4077e0 <ferror@plt+0x4010>
  4076b4:	str	x0, [sp, #40]
  4076b8:	ldr	x1, [sp, #40]
  4076bc:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4076c0:	cmp	x1, x0
  4076c4:	b.lt	4076d8 <ferror@plt+0x3f08>  // b.tstop
  4076c8:	ldr	x1, [sp, #40]
  4076cc:	mov	x0, #0x7fffffff            	// #2147483647
  4076d0:	cmp	x1, x0
  4076d4:	b.le	40770c <ferror@plt+0x3f3c>
  4076d8:	bl	403710 <__errno_location@plt>
  4076dc:	mov	x1, x0
  4076e0:	mov	w0, #0x22                  	// #34
  4076e4:	str	w0, [x1]
  4076e8:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4076ec:	add	x0, x0, #0x478
  4076f0:	ldr	w4, [x0]
  4076f4:	ldr	x3, [sp, #24]
  4076f8:	ldr	x2, [sp, #16]
  4076fc:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407700:	add	x1, x0, #0x220
  407704:	mov	w0, w4
  407708:	bl	4037a0 <err@plt>
  40770c:	ldr	x0, [sp, #40]
  407710:	ldp	x29, x30, [sp], #48
  407714:	ret
  407718:	stp	x29, x30, [sp, #-64]!
  40771c:	mov	x29, sp
  407720:	str	x0, [sp, #40]
  407724:	str	x1, [sp, #32]
  407728:	str	w2, [sp, #28]
  40772c:	ldr	w2, [sp, #28]
  407730:	ldr	x1, [sp, #32]
  407734:	ldr	x0, [sp, #40]
  407738:	bl	4078e0 <ferror@plt+0x4110>
  40773c:	str	x0, [sp, #56]
  407740:	ldr	x1, [sp, #56]
  407744:	mov	x0, #0xffffffff            	// #4294967295
  407748:	cmp	x1, x0
  40774c:	b.ls	407784 <ferror@plt+0x3fb4>  // b.plast
  407750:	bl	403710 <__errno_location@plt>
  407754:	mov	x1, x0
  407758:	mov	w0, #0x22                  	// #34
  40775c:	str	w0, [x1]
  407760:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407764:	add	x0, x0, #0x478
  407768:	ldr	w4, [x0]
  40776c:	ldr	x3, [sp, #40]
  407770:	ldr	x2, [sp, #32]
  407774:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407778:	add	x1, x0, #0x220
  40777c:	mov	w0, w4
  407780:	bl	4037a0 <err@plt>
  407784:	ldr	x0, [sp, #56]
  407788:	ldp	x29, x30, [sp], #64
  40778c:	ret
  407790:	stp	x29, x30, [sp, #-32]!
  407794:	mov	x29, sp
  407798:	str	x0, [sp, #24]
  40779c:	str	x1, [sp, #16]
  4077a0:	mov	w2, #0xa                   	// #10
  4077a4:	ldr	x1, [sp, #16]
  4077a8:	ldr	x0, [sp, #24]
  4077ac:	bl	407718 <ferror@plt+0x3f48>
  4077b0:	ldp	x29, x30, [sp], #32
  4077b4:	ret
  4077b8:	stp	x29, x30, [sp, #-32]!
  4077bc:	mov	x29, sp
  4077c0:	str	x0, [sp, #24]
  4077c4:	str	x1, [sp, #16]
  4077c8:	mov	w2, #0x10                  	// #16
  4077cc:	ldr	x1, [sp, #16]
  4077d0:	ldr	x0, [sp, #24]
  4077d4:	bl	407718 <ferror@plt+0x3f48>
  4077d8:	ldp	x29, x30, [sp], #32
  4077dc:	ret
  4077e0:	stp	x29, x30, [sp, #-48]!
  4077e4:	mov	x29, sp
  4077e8:	str	x0, [sp, #24]
  4077ec:	str	x1, [sp, #16]
  4077f0:	str	xzr, [sp, #32]
  4077f4:	bl	403710 <__errno_location@plt>
  4077f8:	str	wzr, [x0]
  4077fc:	ldr	x0, [sp, #24]
  407800:	cmp	x0, #0x0
  407804:	b.eq	407874 <ferror@plt+0x40a4>  // b.none
  407808:	ldr	x0, [sp, #24]
  40780c:	ldrsb	w0, [x0]
  407810:	cmp	w0, #0x0
  407814:	b.eq	407874 <ferror@plt+0x40a4>  // b.none
  407818:	add	x0, sp, #0x20
  40781c:	mov	w2, #0xa                   	// #10
  407820:	mov	x1, x0
  407824:	ldr	x0, [sp, #24]
  407828:	bl	403030 <strtoimax@plt>
  40782c:	str	x0, [sp, #40]
  407830:	bl	403710 <__errno_location@plt>
  407834:	ldr	w0, [x0]
  407838:	cmp	w0, #0x0
  40783c:	b.ne	40787c <ferror@plt+0x40ac>  // b.any
  407840:	ldr	x0, [sp, #32]
  407844:	ldr	x1, [sp, #24]
  407848:	cmp	x1, x0
  40784c:	b.eq	40787c <ferror@plt+0x40ac>  // b.none
  407850:	ldr	x0, [sp, #32]
  407854:	cmp	x0, #0x0
  407858:	b.eq	40786c <ferror@plt+0x409c>  // b.none
  40785c:	ldr	x0, [sp, #32]
  407860:	ldrsb	w0, [x0]
  407864:	cmp	w0, #0x0
  407868:	b.ne	40787c <ferror@plt+0x40ac>  // b.any
  40786c:	ldr	x0, [sp, #40]
  407870:	b	4078d8 <ferror@plt+0x4108>
  407874:	nop
  407878:	b	407880 <ferror@plt+0x40b0>
  40787c:	nop
  407880:	bl	403710 <__errno_location@plt>
  407884:	ldr	w0, [x0]
  407888:	cmp	w0, #0x22
  40788c:	b.ne	4078b4 <ferror@plt+0x40e4>  // b.any
  407890:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407894:	add	x0, x0, #0x478
  407898:	ldr	w4, [x0]
  40789c:	ldr	x3, [sp, #24]
  4078a0:	ldr	x2, [sp, #16]
  4078a4:	adrp	x0, 40b000 <ferror@plt+0x7830>
  4078a8:	add	x1, x0, #0x220
  4078ac:	mov	w0, w4
  4078b0:	bl	4037a0 <err@plt>
  4078b4:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4078b8:	add	x0, x0, #0x478
  4078bc:	ldr	w4, [x0]
  4078c0:	ldr	x3, [sp, #24]
  4078c4:	ldr	x2, [sp, #16]
  4078c8:	adrp	x0, 40b000 <ferror@plt+0x7830>
  4078cc:	add	x1, x0, #0x220
  4078d0:	mov	w0, w4
  4078d4:	bl	403690 <errx@plt>
  4078d8:	ldp	x29, x30, [sp], #48
  4078dc:	ret
  4078e0:	stp	x29, x30, [sp, #-64]!
  4078e4:	mov	x29, sp
  4078e8:	str	x0, [sp, #40]
  4078ec:	str	x1, [sp, #32]
  4078f0:	str	w2, [sp, #28]
  4078f4:	str	xzr, [sp, #48]
  4078f8:	bl	403710 <__errno_location@plt>
  4078fc:	str	wzr, [x0]
  407900:	ldr	x0, [sp, #40]
  407904:	cmp	x0, #0x0
  407908:	b.eq	407978 <ferror@plt+0x41a8>  // b.none
  40790c:	ldr	x0, [sp, #40]
  407910:	ldrsb	w0, [x0]
  407914:	cmp	w0, #0x0
  407918:	b.eq	407978 <ferror@plt+0x41a8>  // b.none
  40791c:	add	x0, sp, #0x30
  407920:	ldr	w2, [sp, #28]
  407924:	mov	x1, x0
  407928:	ldr	x0, [sp, #40]
  40792c:	bl	403350 <strtoumax@plt>
  407930:	str	x0, [sp, #56]
  407934:	bl	403710 <__errno_location@plt>
  407938:	ldr	w0, [x0]
  40793c:	cmp	w0, #0x0
  407940:	b.ne	407980 <ferror@plt+0x41b0>  // b.any
  407944:	ldr	x0, [sp, #48]
  407948:	ldr	x1, [sp, #40]
  40794c:	cmp	x1, x0
  407950:	b.eq	407980 <ferror@plt+0x41b0>  // b.none
  407954:	ldr	x0, [sp, #48]
  407958:	cmp	x0, #0x0
  40795c:	b.eq	407970 <ferror@plt+0x41a0>  // b.none
  407960:	ldr	x0, [sp, #48]
  407964:	ldrsb	w0, [x0]
  407968:	cmp	w0, #0x0
  40796c:	b.ne	407980 <ferror@plt+0x41b0>  // b.any
  407970:	ldr	x0, [sp, #56]
  407974:	b	4079dc <ferror@plt+0x420c>
  407978:	nop
  40797c:	b	407984 <ferror@plt+0x41b4>
  407980:	nop
  407984:	bl	403710 <__errno_location@plt>
  407988:	ldr	w0, [x0]
  40798c:	cmp	w0, #0x22
  407990:	b.ne	4079b8 <ferror@plt+0x41e8>  // b.any
  407994:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407998:	add	x0, x0, #0x478
  40799c:	ldr	w4, [x0]
  4079a0:	ldr	x3, [sp, #40]
  4079a4:	ldr	x2, [sp, #32]
  4079a8:	adrp	x0, 40b000 <ferror@plt+0x7830>
  4079ac:	add	x1, x0, #0x220
  4079b0:	mov	w0, w4
  4079b4:	bl	4037a0 <err@plt>
  4079b8:	adrp	x0, 41d000 <ferror@plt+0x19830>
  4079bc:	add	x0, x0, #0x478
  4079c0:	ldr	w4, [x0]
  4079c4:	ldr	x3, [sp, #40]
  4079c8:	ldr	x2, [sp, #32]
  4079cc:	adrp	x0, 40b000 <ferror@plt+0x7830>
  4079d0:	add	x1, x0, #0x220
  4079d4:	mov	w0, w4
  4079d8:	bl	403690 <errx@plt>
  4079dc:	ldp	x29, x30, [sp], #64
  4079e0:	ret
  4079e4:	stp	x29, x30, [sp, #-32]!
  4079e8:	mov	x29, sp
  4079ec:	str	x0, [sp, #24]
  4079f0:	str	x1, [sp, #16]
  4079f4:	mov	w2, #0xa                   	// #10
  4079f8:	ldr	x1, [sp, #16]
  4079fc:	ldr	x0, [sp, #24]
  407a00:	bl	4078e0 <ferror@plt+0x4110>
  407a04:	ldp	x29, x30, [sp], #32
  407a08:	ret
  407a0c:	stp	x29, x30, [sp, #-32]!
  407a10:	mov	x29, sp
  407a14:	str	x0, [sp, #24]
  407a18:	str	x1, [sp, #16]
  407a1c:	mov	w2, #0x10                  	// #16
  407a20:	ldr	x1, [sp, #16]
  407a24:	ldr	x0, [sp, #24]
  407a28:	bl	4078e0 <ferror@plt+0x4110>
  407a2c:	ldp	x29, x30, [sp], #32
  407a30:	ret
  407a34:	stp	x29, x30, [sp, #-48]!
  407a38:	mov	x29, sp
  407a3c:	str	x0, [sp, #24]
  407a40:	str	x1, [sp, #16]
  407a44:	str	xzr, [sp, #32]
  407a48:	bl	403710 <__errno_location@plt>
  407a4c:	str	wzr, [x0]
  407a50:	ldr	x0, [sp, #24]
  407a54:	cmp	x0, #0x0
  407a58:	b.eq	407ac4 <ferror@plt+0x42f4>  // b.none
  407a5c:	ldr	x0, [sp, #24]
  407a60:	ldrsb	w0, [x0]
  407a64:	cmp	w0, #0x0
  407a68:	b.eq	407ac4 <ferror@plt+0x42f4>  // b.none
  407a6c:	add	x0, sp, #0x20
  407a70:	mov	x1, x0
  407a74:	ldr	x0, [sp, #24]
  407a78:	bl	403050 <strtod@plt>
  407a7c:	str	d0, [sp, #40]
  407a80:	bl	403710 <__errno_location@plt>
  407a84:	ldr	w0, [x0]
  407a88:	cmp	w0, #0x0
  407a8c:	b.ne	407acc <ferror@plt+0x42fc>  // b.any
  407a90:	ldr	x0, [sp, #32]
  407a94:	ldr	x1, [sp, #24]
  407a98:	cmp	x1, x0
  407a9c:	b.eq	407acc <ferror@plt+0x42fc>  // b.none
  407aa0:	ldr	x0, [sp, #32]
  407aa4:	cmp	x0, #0x0
  407aa8:	b.eq	407abc <ferror@plt+0x42ec>  // b.none
  407aac:	ldr	x0, [sp, #32]
  407ab0:	ldrsb	w0, [x0]
  407ab4:	cmp	w0, #0x0
  407ab8:	b.ne	407acc <ferror@plt+0x42fc>  // b.any
  407abc:	ldr	d0, [sp, #40]
  407ac0:	b	407b28 <ferror@plt+0x4358>
  407ac4:	nop
  407ac8:	b	407ad0 <ferror@plt+0x4300>
  407acc:	nop
  407ad0:	bl	403710 <__errno_location@plt>
  407ad4:	ldr	w0, [x0]
  407ad8:	cmp	w0, #0x22
  407adc:	b.ne	407b04 <ferror@plt+0x4334>  // b.any
  407ae0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407ae4:	add	x0, x0, #0x478
  407ae8:	ldr	w4, [x0]
  407aec:	ldr	x3, [sp, #24]
  407af0:	ldr	x2, [sp, #16]
  407af4:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407af8:	add	x1, x0, #0x220
  407afc:	mov	w0, w4
  407b00:	bl	4037a0 <err@plt>
  407b04:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407b08:	add	x0, x0, #0x478
  407b0c:	ldr	w4, [x0]
  407b10:	ldr	x3, [sp, #24]
  407b14:	ldr	x2, [sp, #16]
  407b18:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407b1c:	add	x1, x0, #0x220
  407b20:	mov	w0, w4
  407b24:	bl	403690 <errx@plt>
  407b28:	ldp	x29, x30, [sp], #48
  407b2c:	ret
  407b30:	stp	x29, x30, [sp, #-48]!
  407b34:	mov	x29, sp
  407b38:	str	x0, [sp, #24]
  407b3c:	str	x1, [sp, #16]
  407b40:	str	xzr, [sp, #32]
  407b44:	bl	403710 <__errno_location@plt>
  407b48:	str	wzr, [x0]
  407b4c:	ldr	x0, [sp, #24]
  407b50:	cmp	x0, #0x0
  407b54:	b.eq	407bc4 <ferror@plt+0x43f4>  // b.none
  407b58:	ldr	x0, [sp, #24]
  407b5c:	ldrsb	w0, [x0]
  407b60:	cmp	w0, #0x0
  407b64:	b.eq	407bc4 <ferror@plt+0x43f4>  // b.none
  407b68:	add	x0, sp, #0x20
  407b6c:	mov	w2, #0xa                   	// #10
  407b70:	mov	x1, x0
  407b74:	ldr	x0, [sp, #24]
  407b78:	bl	403450 <strtol@plt>
  407b7c:	str	x0, [sp, #40]
  407b80:	bl	403710 <__errno_location@plt>
  407b84:	ldr	w0, [x0]
  407b88:	cmp	w0, #0x0
  407b8c:	b.ne	407bcc <ferror@plt+0x43fc>  // b.any
  407b90:	ldr	x0, [sp, #32]
  407b94:	ldr	x1, [sp, #24]
  407b98:	cmp	x1, x0
  407b9c:	b.eq	407bcc <ferror@plt+0x43fc>  // b.none
  407ba0:	ldr	x0, [sp, #32]
  407ba4:	cmp	x0, #0x0
  407ba8:	b.eq	407bbc <ferror@plt+0x43ec>  // b.none
  407bac:	ldr	x0, [sp, #32]
  407bb0:	ldrsb	w0, [x0]
  407bb4:	cmp	w0, #0x0
  407bb8:	b.ne	407bcc <ferror@plt+0x43fc>  // b.any
  407bbc:	ldr	x0, [sp, #40]
  407bc0:	b	407c28 <ferror@plt+0x4458>
  407bc4:	nop
  407bc8:	b	407bd0 <ferror@plt+0x4400>
  407bcc:	nop
  407bd0:	bl	403710 <__errno_location@plt>
  407bd4:	ldr	w0, [x0]
  407bd8:	cmp	w0, #0x22
  407bdc:	b.ne	407c04 <ferror@plt+0x4434>  // b.any
  407be0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407be4:	add	x0, x0, #0x478
  407be8:	ldr	w4, [x0]
  407bec:	ldr	x3, [sp, #24]
  407bf0:	ldr	x2, [sp, #16]
  407bf4:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407bf8:	add	x1, x0, #0x220
  407bfc:	mov	w0, w4
  407c00:	bl	4037a0 <err@plt>
  407c04:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407c08:	add	x0, x0, #0x478
  407c0c:	ldr	w4, [x0]
  407c10:	ldr	x3, [sp, #24]
  407c14:	ldr	x2, [sp, #16]
  407c18:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407c1c:	add	x1, x0, #0x220
  407c20:	mov	w0, w4
  407c24:	bl	403690 <errx@plt>
  407c28:	ldp	x29, x30, [sp], #48
  407c2c:	ret
  407c30:	stp	x29, x30, [sp, #-48]!
  407c34:	mov	x29, sp
  407c38:	str	x0, [sp, #24]
  407c3c:	str	x1, [sp, #16]
  407c40:	str	xzr, [sp, #32]
  407c44:	bl	403710 <__errno_location@plt>
  407c48:	str	wzr, [x0]
  407c4c:	ldr	x0, [sp, #24]
  407c50:	cmp	x0, #0x0
  407c54:	b.eq	407cc4 <ferror@plt+0x44f4>  // b.none
  407c58:	ldr	x0, [sp, #24]
  407c5c:	ldrsb	w0, [x0]
  407c60:	cmp	w0, #0x0
  407c64:	b.eq	407cc4 <ferror@plt+0x44f4>  // b.none
  407c68:	add	x0, sp, #0x20
  407c6c:	mov	w2, #0xa                   	// #10
  407c70:	mov	x1, x0
  407c74:	ldr	x0, [sp, #24]
  407c78:	bl	402fa0 <strtoul@plt>
  407c7c:	str	x0, [sp, #40]
  407c80:	bl	403710 <__errno_location@plt>
  407c84:	ldr	w0, [x0]
  407c88:	cmp	w0, #0x0
  407c8c:	b.ne	407ccc <ferror@plt+0x44fc>  // b.any
  407c90:	ldr	x0, [sp, #32]
  407c94:	ldr	x1, [sp, #24]
  407c98:	cmp	x1, x0
  407c9c:	b.eq	407ccc <ferror@plt+0x44fc>  // b.none
  407ca0:	ldr	x0, [sp, #32]
  407ca4:	cmp	x0, #0x0
  407ca8:	b.eq	407cbc <ferror@plt+0x44ec>  // b.none
  407cac:	ldr	x0, [sp, #32]
  407cb0:	ldrsb	w0, [x0]
  407cb4:	cmp	w0, #0x0
  407cb8:	b.ne	407ccc <ferror@plt+0x44fc>  // b.any
  407cbc:	ldr	x0, [sp, #40]
  407cc0:	b	407d28 <ferror@plt+0x4558>
  407cc4:	nop
  407cc8:	b	407cd0 <ferror@plt+0x4500>
  407ccc:	nop
  407cd0:	bl	403710 <__errno_location@plt>
  407cd4:	ldr	w0, [x0]
  407cd8:	cmp	w0, #0x22
  407cdc:	b.ne	407d04 <ferror@plt+0x4534>  // b.any
  407ce0:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407ce4:	add	x0, x0, #0x478
  407ce8:	ldr	w4, [x0]
  407cec:	ldr	x3, [sp, #24]
  407cf0:	ldr	x2, [sp, #16]
  407cf4:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407cf8:	add	x1, x0, #0x220
  407cfc:	mov	w0, w4
  407d00:	bl	4037a0 <err@plt>
  407d04:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407d08:	add	x0, x0, #0x478
  407d0c:	ldr	w4, [x0]
  407d10:	ldr	x3, [sp, #24]
  407d14:	ldr	x2, [sp, #16]
  407d18:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407d1c:	add	x1, x0, #0x220
  407d20:	mov	w0, w4
  407d24:	bl	403690 <errx@plt>
  407d28:	ldp	x29, x30, [sp], #48
  407d2c:	ret
  407d30:	stp	x29, x30, [sp, #-48]!
  407d34:	mov	x29, sp
  407d38:	str	x0, [sp, #24]
  407d3c:	str	x1, [sp, #16]
  407d40:	add	x0, sp, #0x28
  407d44:	mov	x1, x0
  407d48:	ldr	x0, [sp, #24]
  407d4c:	bl	40716c <ferror@plt+0x399c>
  407d50:	cmp	w0, #0x0
  407d54:	b.ne	407d60 <ferror@plt+0x4590>  // b.any
  407d58:	ldr	x0, [sp, #40]
  407d5c:	b	407db8 <ferror@plt+0x45e8>
  407d60:	bl	403710 <__errno_location@plt>
  407d64:	ldr	w0, [x0]
  407d68:	cmp	w0, #0x0
  407d6c:	b.eq	407d94 <ferror@plt+0x45c4>  // b.none
  407d70:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407d74:	add	x0, x0, #0x478
  407d78:	ldr	w4, [x0]
  407d7c:	ldr	x3, [sp, #24]
  407d80:	ldr	x2, [sp, #16]
  407d84:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407d88:	add	x1, x0, #0x220
  407d8c:	mov	w0, w4
  407d90:	bl	4037a0 <err@plt>
  407d94:	adrp	x0, 41d000 <ferror@plt+0x19830>
  407d98:	add	x0, x0, #0x478
  407d9c:	ldr	w4, [x0]
  407da0:	ldr	x3, [sp, #24]
  407da4:	ldr	x2, [sp, #16]
  407da8:	adrp	x0, 40b000 <ferror@plt+0x7830>
  407dac:	add	x1, x0, #0x220
  407db0:	mov	w0, w4
  407db4:	bl	403690 <errx@plt>
  407db8:	ldp	x29, x30, [sp], #48
  407dbc:	ret
  407dc0:	stp	x29, x30, [sp, #-64]!
  407dc4:	mov	x29, sp
  407dc8:	str	x0, [sp, #40]
  407dcc:	str	x1, [sp, #32]
  407dd0:	str	x2, [sp, #24]
  407dd4:	ldr	x1, [sp, #24]
  407dd8:	ldr	x0, [sp, #40]
  407ddc:	bl	407a34 <ferror@plt+0x4264>
  407de0:	str	d0, [sp, #56]
  407de4:	ldr	d0, [sp, #56]
  407de8:	fcvtzs	d0, d0
  407dec:	ldr	x0, [sp, #32]
  407df0:	str	d0, [x0]
  407df4:	ldr	x0, [sp, #32]
  407df8:	ldr	d0, [x0]
  407dfc:	scvtf	d0, d0
  407e00:	ldr	d1, [sp, #56]
  407e04:	fsub	d0, d1, d0
  407e08:	mov	x0, #0x848000000000        	// #145685290680320
  407e0c:	movk	x0, #0x412e, lsl #48
  407e10:	fmov	d1, x0
  407e14:	fmul	d0, d0, d1
  407e18:	fcvtzs	d0, d0
  407e1c:	ldr	x0, [sp, #32]
  407e20:	str	d0, [x0, #8]
  407e24:	nop
  407e28:	ldp	x29, x30, [sp], #64
  407e2c:	ret
  407e30:	sub	sp, sp, #0x20
  407e34:	str	w0, [sp, #12]
  407e38:	str	x1, [sp]
  407e3c:	strh	wzr, [sp, #30]
  407e40:	ldr	w0, [sp, #12]
  407e44:	and	w0, w0, #0xf000
  407e48:	cmp	w0, #0x4, lsl #12
  407e4c:	b.ne	407e74 <ferror@plt+0x46a4>  // b.any
  407e50:	ldrh	w0, [sp, #30]
  407e54:	add	w1, w0, #0x1
  407e58:	strh	w1, [sp, #30]
  407e5c:	and	x0, x0, #0xffff
  407e60:	ldr	x1, [sp]
  407e64:	add	x0, x1, x0
  407e68:	mov	w1, #0x64                  	// #100
  407e6c:	strb	w1, [x0]
  407e70:	b	407fa8 <ferror@plt+0x47d8>
  407e74:	ldr	w0, [sp, #12]
  407e78:	and	w0, w0, #0xf000
  407e7c:	cmp	w0, #0xa, lsl #12
  407e80:	b.ne	407ea8 <ferror@plt+0x46d8>  // b.any
  407e84:	ldrh	w0, [sp, #30]
  407e88:	add	w1, w0, #0x1
  407e8c:	strh	w1, [sp, #30]
  407e90:	and	x0, x0, #0xffff
  407e94:	ldr	x1, [sp]
  407e98:	add	x0, x1, x0
  407e9c:	mov	w1, #0x6c                  	// #108
  407ea0:	strb	w1, [x0]
  407ea4:	b	407fa8 <ferror@plt+0x47d8>
  407ea8:	ldr	w0, [sp, #12]
  407eac:	and	w0, w0, #0xf000
  407eb0:	cmp	w0, #0x2, lsl #12
  407eb4:	b.ne	407edc <ferror@plt+0x470c>  // b.any
  407eb8:	ldrh	w0, [sp, #30]
  407ebc:	add	w1, w0, #0x1
  407ec0:	strh	w1, [sp, #30]
  407ec4:	and	x0, x0, #0xffff
  407ec8:	ldr	x1, [sp]
  407ecc:	add	x0, x1, x0
  407ed0:	mov	w1, #0x63                  	// #99
  407ed4:	strb	w1, [x0]
  407ed8:	b	407fa8 <ferror@plt+0x47d8>
  407edc:	ldr	w0, [sp, #12]
  407ee0:	and	w0, w0, #0xf000
  407ee4:	cmp	w0, #0x6, lsl #12
  407ee8:	b.ne	407f10 <ferror@plt+0x4740>  // b.any
  407eec:	ldrh	w0, [sp, #30]
  407ef0:	add	w1, w0, #0x1
  407ef4:	strh	w1, [sp, #30]
  407ef8:	and	x0, x0, #0xffff
  407efc:	ldr	x1, [sp]
  407f00:	add	x0, x1, x0
  407f04:	mov	w1, #0x62                  	// #98
  407f08:	strb	w1, [x0]
  407f0c:	b	407fa8 <ferror@plt+0x47d8>
  407f10:	ldr	w0, [sp, #12]
  407f14:	and	w0, w0, #0xf000
  407f18:	cmp	w0, #0xc, lsl #12
  407f1c:	b.ne	407f44 <ferror@plt+0x4774>  // b.any
  407f20:	ldrh	w0, [sp, #30]
  407f24:	add	w1, w0, #0x1
  407f28:	strh	w1, [sp, #30]
  407f2c:	and	x0, x0, #0xffff
  407f30:	ldr	x1, [sp]
  407f34:	add	x0, x1, x0
  407f38:	mov	w1, #0x73                  	// #115
  407f3c:	strb	w1, [x0]
  407f40:	b	407fa8 <ferror@plt+0x47d8>
  407f44:	ldr	w0, [sp, #12]
  407f48:	and	w0, w0, #0xf000
  407f4c:	cmp	w0, #0x1, lsl #12
  407f50:	b.ne	407f78 <ferror@plt+0x47a8>  // b.any
  407f54:	ldrh	w0, [sp, #30]
  407f58:	add	w1, w0, #0x1
  407f5c:	strh	w1, [sp, #30]
  407f60:	and	x0, x0, #0xffff
  407f64:	ldr	x1, [sp]
  407f68:	add	x0, x1, x0
  407f6c:	mov	w1, #0x70                  	// #112
  407f70:	strb	w1, [x0]
  407f74:	b	407fa8 <ferror@plt+0x47d8>
  407f78:	ldr	w0, [sp, #12]
  407f7c:	and	w0, w0, #0xf000
  407f80:	cmp	w0, #0x8, lsl #12
  407f84:	b.ne	407fa8 <ferror@plt+0x47d8>  // b.any
  407f88:	ldrh	w0, [sp, #30]
  407f8c:	add	w1, w0, #0x1
  407f90:	strh	w1, [sp, #30]
  407f94:	and	x0, x0, #0xffff
  407f98:	ldr	x1, [sp]
  407f9c:	add	x0, x1, x0
  407fa0:	mov	w1, #0x2d                  	// #45
  407fa4:	strb	w1, [x0]
  407fa8:	ldr	w0, [sp, #12]
  407fac:	and	w0, w0, #0x100
  407fb0:	cmp	w0, #0x0
  407fb4:	b.eq	407fc0 <ferror@plt+0x47f0>  // b.none
  407fb8:	mov	w0, #0x72                  	// #114
  407fbc:	b	407fc4 <ferror@plt+0x47f4>
  407fc0:	mov	w0, #0x2d                  	// #45
  407fc4:	ldrh	w1, [sp, #30]
  407fc8:	add	w2, w1, #0x1
  407fcc:	strh	w2, [sp, #30]
  407fd0:	and	x1, x1, #0xffff
  407fd4:	ldr	x2, [sp]
  407fd8:	add	x1, x2, x1
  407fdc:	strb	w0, [x1]
  407fe0:	ldr	w0, [sp, #12]
  407fe4:	and	w0, w0, #0x80
  407fe8:	cmp	w0, #0x0
  407fec:	b.eq	407ff8 <ferror@plt+0x4828>  // b.none
  407ff0:	mov	w0, #0x77                  	// #119
  407ff4:	b	407ffc <ferror@plt+0x482c>
  407ff8:	mov	w0, #0x2d                  	// #45
  407ffc:	ldrh	w1, [sp, #30]
  408000:	add	w2, w1, #0x1
  408004:	strh	w2, [sp, #30]
  408008:	and	x1, x1, #0xffff
  40800c:	ldr	x2, [sp]
  408010:	add	x1, x2, x1
  408014:	strb	w0, [x1]
  408018:	ldr	w0, [sp, #12]
  40801c:	and	w0, w0, #0x800
  408020:	cmp	w0, #0x0
  408024:	b.eq	408048 <ferror@plt+0x4878>  // b.none
  408028:	ldr	w0, [sp, #12]
  40802c:	and	w0, w0, #0x40
  408030:	cmp	w0, #0x0
  408034:	b.eq	408040 <ferror@plt+0x4870>  // b.none
  408038:	mov	w0, #0x73                  	// #115
  40803c:	b	408064 <ferror@plt+0x4894>
  408040:	mov	w0, #0x53                  	// #83
  408044:	b	408064 <ferror@plt+0x4894>
  408048:	ldr	w0, [sp, #12]
  40804c:	and	w0, w0, #0x40
  408050:	cmp	w0, #0x0
  408054:	b.eq	408060 <ferror@plt+0x4890>  // b.none
  408058:	mov	w0, #0x78                  	// #120
  40805c:	b	408064 <ferror@plt+0x4894>
  408060:	mov	w0, #0x2d                  	// #45
  408064:	ldrh	w1, [sp, #30]
  408068:	add	w2, w1, #0x1
  40806c:	strh	w2, [sp, #30]
  408070:	and	x1, x1, #0xffff
  408074:	ldr	x2, [sp]
  408078:	add	x1, x2, x1
  40807c:	strb	w0, [x1]
  408080:	ldr	w0, [sp, #12]
  408084:	and	w0, w0, #0x20
  408088:	cmp	w0, #0x0
  40808c:	b.eq	408098 <ferror@plt+0x48c8>  // b.none
  408090:	mov	w0, #0x72                  	// #114
  408094:	b	40809c <ferror@plt+0x48cc>
  408098:	mov	w0, #0x2d                  	// #45
  40809c:	ldrh	w1, [sp, #30]
  4080a0:	add	w2, w1, #0x1
  4080a4:	strh	w2, [sp, #30]
  4080a8:	and	x1, x1, #0xffff
  4080ac:	ldr	x2, [sp]
  4080b0:	add	x1, x2, x1
  4080b4:	strb	w0, [x1]
  4080b8:	ldr	w0, [sp, #12]
  4080bc:	and	w0, w0, #0x10
  4080c0:	cmp	w0, #0x0
  4080c4:	b.eq	4080d0 <ferror@plt+0x4900>  // b.none
  4080c8:	mov	w0, #0x77                  	// #119
  4080cc:	b	4080d4 <ferror@plt+0x4904>
  4080d0:	mov	w0, #0x2d                  	// #45
  4080d4:	ldrh	w1, [sp, #30]
  4080d8:	add	w2, w1, #0x1
  4080dc:	strh	w2, [sp, #30]
  4080e0:	and	x1, x1, #0xffff
  4080e4:	ldr	x2, [sp]
  4080e8:	add	x1, x2, x1
  4080ec:	strb	w0, [x1]
  4080f0:	ldr	w0, [sp, #12]
  4080f4:	and	w0, w0, #0x400
  4080f8:	cmp	w0, #0x0
  4080fc:	b.eq	408120 <ferror@plt+0x4950>  // b.none
  408100:	ldr	w0, [sp, #12]
  408104:	and	w0, w0, #0x8
  408108:	cmp	w0, #0x0
  40810c:	b.eq	408118 <ferror@plt+0x4948>  // b.none
  408110:	mov	w0, #0x73                  	// #115
  408114:	b	40813c <ferror@plt+0x496c>
  408118:	mov	w0, #0x53                  	// #83
  40811c:	b	40813c <ferror@plt+0x496c>
  408120:	ldr	w0, [sp, #12]
  408124:	and	w0, w0, #0x8
  408128:	cmp	w0, #0x0
  40812c:	b.eq	408138 <ferror@plt+0x4968>  // b.none
  408130:	mov	w0, #0x78                  	// #120
  408134:	b	40813c <ferror@plt+0x496c>
  408138:	mov	w0, #0x2d                  	// #45
  40813c:	ldrh	w1, [sp, #30]
  408140:	add	w2, w1, #0x1
  408144:	strh	w2, [sp, #30]
  408148:	and	x1, x1, #0xffff
  40814c:	ldr	x2, [sp]
  408150:	add	x1, x2, x1
  408154:	strb	w0, [x1]
  408158:	ldr	w0, [sp, #12]
  40815c:	and	w0, w0, #0x4
  408160:	cmp	w0, #0x0
  408164:	b.eq	408170 <ferror@plt+0x49a0>  // b.none
  408168:	mov	w0, #0x72                  	// #114
  40816c:	b	408174 <ferror@plt+0x49a4>
  408170:	mov	w0, #0x2d                  	// #45
  408174:	ldrh	w1, [sp, #30]
  408178:	add	w2, w1, #0x1
  40817c:	strh	w2, [sp, #30]
  408180:	and	x1, x1, #0xffff
  408184:	ldr	x2, [sp]
  408188:	add	x1, x2, x1
  40818c:	strb	w0, [x1]
  408190:	ldr	w0, [sp, #12]
  408194:	and	w0, w0, #0x2
  408198:	cmp	w0, #0x0
  40819c:	b.eq	4081a8 <ferror@plt+0x49d8>  // b.none
  4081a0:	mov	w0, #0x77                  	// #119
  4081a4:	b	4081ac <ferror@plt+0x49dc>
  4081a8:	mov	w0, #0x2d                  	// #45
  4081ac:	ldrh	w1, [sp, #30]
  4081b0:	add	w2, w1, #0x1
  4081b4:	strh	w2, [sp, #30]
  4081b8:	and	x1, x1, #0xffff
  4081bc:	ldr	x2, [sp]
  4081c0:	add	x1, x2, x1
  4081c4:	strb	w0, [x1]
  4081c8:	ldr	w0, [sp, #12]
  4081cc:	and	w0, w0, #0x200
  4081d0:	cmp	w0, #0x0
  4081d4:	b.eq	4081f8 <ferror@plt+0x4a28>  // b.none
  4081d8:	ldr	w0, [sp, #12]
  4081dc:	and	w0, w0, #0x1
  4081e0:	cmp	w0, #0x0
  4081e4:	b.eq	4081f0 <ferror@plt+0x4a20>  // b.none
  4081e8:	mov	w0, #0x74                  	// #116
  4081ec:	b	408214 <ferror@plt+0x4a44>
  4081f0:	mov	w0, #0x54                  	// #84
  4081f4:	b	408214 <ferror@plt+0x4a44>
  4081f8:	ldr	w0, [sp, #12]
  4081fc:	and	w0, w0, #0x1
  408200:	cmp	w0, #0x0
  408204:	b.eq	408210 <ferror@plt+0x4a40>  // b.none
  408208:	mov	w0, #0x78                  	// #120
  40820c:	b	408214 <ferror@plt+0x4a44>
  408210:	mov	w0, #0x2d                  	// #45
  408214:	ldrh	w1, [sp, #30]
  408218:	add	w2, w1, #0x1
  40821c:	strh	w2, [sp, #30]
  408220:	and	x1, x1, #0xffff
  408224:	ldr	x2, [sp]
  408228:	add	x1, x2, x1
  40822c:	strb	w0, [x1]
  408230:	ldrh	w0, [sp, #30]
  408234:	ldr	x1, [sp]
  408238:	add	x0, x1, x0
  40823c:	strb	wzr, [x0]
  408240:	ldr	x0, [sp]
  408244:	add	sp, sp, #0x20
  408248:	ret
  40824c:	sub	sp, sp, #0x20
  408250:	str	x0, [sp, #8]
  408254:	mov	w0, #0xa                   	// #10
  408258:	str	w0, [sp, #28]
  40825c:	b	408284 <ferror@plt+0x4ab4>
  408260:	ldr	w0, [sp, #28]
  408264:	mov	x1, #0x1                   	// #1
  408268:	lsl	x0, x1, x0
  40826c:	ldr	x1, [sp, #8]
  408270:	cmp	x1, x0
  408274:	b.cc	408294 <ferror@plt+0x4ac4>  // b.lo, b.ul, b.last
  408278:	ldr	w0, [sp, #28]
  40827c:	add	w0, w0, #0xa
  408280:	str	w0, [sp, #28]
  408284:	ldr	w0, [sp, #28]
  408288:	cmp	w0, #0x3c
  40828c:	b.le	408260 <ferror@plt+0x4a90>
  408290:	b	408298 <ferror@plt+0x4ac8>
  408294:	nop
  408298:	ldr	w0, [sp, #28]
  40829c:	sub	w0, w0, #0xa
  4082a0:	add	sp, sp, #0x20
  4082a4:	ret
  4082a8:	stp	x29, x30, [sp, #-128]!
  4082ac:	mov	x29, sp
  4082b0:	str	w0, [sp, #28]
  4082b4:	str	x1, [sp, #16]
  4082b8:	adrp	x0, 40b000 <ferror@plt+0x7830>
  4082bc:	add	x0, x0, #0x230
  4082c0:	str	x0, [sp, #88]
  4082c4:	add	x0, sp, #0x20
  4082c8:	str	x0, [sp, #104]
  4082cc:	ldr	w0, [sp, #28]
  4082d0:	and	w0, w0, #0x2
  4082d4:	cmp	w0, #0x0
  4082d8:	b.eq	4082f0 <ferror@plt+0x4b20>  // b.none
  4082dc:	ldr	x0, [sp, #104]
  4082e0:	add	x1, x0, #0x1
  4082e4:	str	x1, [sp, #104]
  4082e8:	mov	w1, #0x20                  	// #32
  4082ec:	strb	w1, [x0]
  4082f0:	ldr	x0, [sp, #16]
  4082f4:	bl	40824c <ferror@plt+0x4a7c>
  4082f8:	str	w0, [sp, #84]
  4082fc:	ldr	w0, [sp, #84]
  408300:	cmp	w0, #0x0
  408304:	b.eq	408330 <ferror@plt+0x4b60>  // b.none
  408308:	ldr	w0, [sp, #84]
  40830c:	mov	w1, #0x6667                	// #26215
  408310:	movk	w1, #0x6666, lsl #16
  408314:	smull	x1, w0, w1
  408318:	lsr	x1, x1, #32
  40831c:	asr	w1, w1, #2
  408320:	asr	w0, w0, #31
  408324:	sub	w0, w1, w0
  408328:	sxtw	x0, w0
  40832c:	b	408334 <ferror@plt+0x4b64>
  408330:	mov	x0, #0x0                   	// #0
  408334:	ldr	x1, [sp, #88]
  408338:	add	x0, x1, x0
  40833c:	ldrb	w0, [x0]
  408340:	strb	w0, [sp, #83]
  408344:	ldr	w0, [sp, #84]
  408348:	cmp	w0, #0x0
  40834c:	b.eq	408360 <ferror@plt+0x4b90>  // b.none
  408350:	ldr	w0, [sp, #84]
  408354:	ldr	x1, [sp, #16]
  408358:	lsr	x0, x1, x0
  40835c:	b	408364 <ferror@plt+0x4b94>
  408360:	ldr	x0, [sp, #16]
  408364:	str	w0, [sp, #124]
  408368:	ldr	w0, [sp, #84]
  40836c:	cmp	w0, #0x0
  408370:	b.eq	408390 <ferror@plt+0x4bc0>  // b.none
  408374:	ldr	w0, [sp, #84]
  408378:	mov	x1, #0xffffffffffffffff    	// #-1
  40837c:	lsl	x0, x1, x0
  408380:	mvn	x1, x0
  408384:	ldr	x0, [sp, #16]
  408388:	and	x0, x1, x0
  40838c:	b	408394 <ferror@plt+0x4bc4>
  408390:	mov	x0, #0x0                   	// #0
  408394:	str	x0, [sp, #112]
  408398:	ldr	x0, [sp, #104]
  40839c:	add	x1, x0, #0x1
  4083a0:	str	x1, [sp, #104]
  4083a4:	ldrb	w1, [sp, #83]
  4083a8:	strb	w1, [x0]
  4083ac:	ldr	w0, [sp, #28]
  4083b0:	and	w0, w0, #0x1
  4083b4:	cmp	w0, #0x0
  4083b8:	b.eq	4083f0 <ferror@plt+0x4c20>  // b.none
  4083bc:	ldrsb	w0, [sp, #83]
  4083c0:	cmp	w0, #0x42
  4083c4:	b.eq	4083f0 <ferror@plt+0x4c20>  // b.none
  4083c8:	ldr	x0, [sp, #104]
  4083cc:	add	x1, x0, #0x1
  4083d0:	str	x1, [sp, #104]
  4083d4:	mov	w1, #0x69                  	// #105
  4083d8:	strb	w1, [x0]
  4083dc:	ldr	x0, [sp, #104]
  4083e0:	add	x1, x0, #0x1
  4083e4:	str	x1, [sp, #104]
  4083e8:	mov	w1, #0x42                  	// #66
  4083ec:	strb	w1, [x0]
  4083f0:	ldr	x0, [sp, #104]
  4083f4:	strb	wzr, [x0]
  4083f8:	ldr	x0, [sp, #112]
  4083fc:	cmp	x0, #0x0
  408400:	b.eq	4084d8 <ferror@plt+0x4d08>  // b.none
  408404:	ldr	w0, [sp, #28]
  408408:	and	w0, w0, #0x4
  40840c:	cmp	w0, #0x0
  408410:	b.eq	408488 <ferror@plt+0x4cb8>  // b.none
  408414:	ldr	w0, [sp, #84]
  408418:	sub	w0, w0, #0xa
  40841c:	ldr	x1, [sp, #112]
  408420:	lsr	x0, x1, x0
  408424:	add	x1, x0, #0x5
  408428:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40842c:	movk	x0, #0xcccd
  408430:	umulh	x0, x1, x0
  408434:	lsr	x0, x0, #3
  408438:	str	x0, [sp, #112]
  40843c:	ldr	x2, [sp, #112]
  408440:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408444:	movk	x0, #0xcccd
  408448:	umulh	x0, x2, x0
  40844c:	lsr	x1, x0, #3
  408450:	mov	x0, x1
  408454:	lsl	x0, x0, #2
  408458:	add	x0, x0, x1
  40845c:	lsl	x0, x0, #1
  408460:	sub	x1, x2, x0
  408464:	cmp	x1, #0x0
  408468:	b.ne	4084d8 <ferror@plt+0x4d08>  // b.any
  40846c:	ldr	x1, [sp, #112]
  408470:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408474:	movk	x0, #0xcccd
  408478:	umulh	x0, x1, x0
  40847c:	lsr	x0, x0, #3
  408480:	str	x0, [sp, #112]
  408484:	b	4084d8 <ferror@plt+0x4d08>
  408488:	ldr	w0, [sp, #84]
  40848c:	sub	w0, w0, #0xa
  408490:	ldr	x1, [sp, #112]
  408494:	lsr	x0, x1, x0
  408498:	add	x0, x0, #0x32
  40849c:	lsr	x1, x0, #2
  4084a0:	mov	x0, #0xf5c3                	// #62915
  4084a4:	movk	x0, #0x5c28, lsl #16
  4084a8:	movk	x0, #0xc28f, lsl #32
  4084ac:	movk	x0, #0x28f5, lsl #48
  4084b0:	umulh	x0, x1, x0
  4084b4:	lsr	x0, x0, #2
  4084b8:	str	x0, [sp, #112]
  4084bc:	ldr	x0, [sp, #112]
  4084c0:	cmp	x0, #0xa
  4084c4:	b.ne	4084d8 <ferror@plt+0x4d08>  // b.any
  4084c8:	ldr	w0, [sp, #124]
  4084cc:	add	w0, w0, #0x1
  4084d0:	str	w0, [sp, #124]
  4084d4:	str	xzr, [sp, #112]
  4084d8:	ldr	x0, [sp, #112]
  4084dc:	cmp	x0, #0x0
  4084e0:	b.eq	408564 <ferror@plt+0x4d94>  // b.none
  4084e4:	bl	403170 <localeconv@plt>
  4084e8:	str	x0, [sp, #72]
  4084ec:	ldr	x0, [sp, #72]
  4084f0:	cmp	x0, #0x0
  4084f4:	b.eq	408504 <ferror@plt+0x4d34>  // b.none
  4084f8:	ldr	x0, [sp, #72]
  4084fc:	ldr	x0, [x0]
  408500:	b	408508 <ferror@plt+0x4d38>
  408504:	mov	x0, #0x0                   	// #0
  408508:	str	x0, [sp, #96]
  40850c:	ldr	x0, [sp, #96]
  408510:	cmp	x0, #0x0
  408514:	b.eq	408528 <ferror@plt+0x4d58>  // b.none
  408518:	ldr	x0, [sp, #96]
  40851c:	ldrsb	w0, [x0]
  408520:	cmp	w0, #0x0
  408524:	b.ne	408534 <ferror@plt+0x4d64>  // b.any
  408528:	adrp	x0, 40b000 <ferror@plt+0x7830>
  40852c:	add	x0, x0, #0x238
  408530:	str	x0, [sp, #96]
  408534:	add	x0, sp, #0x20
  408538:	add	x7, sp, #0x28
  40853c:	mov	x6, x0
  408540:	ldr	x5, [sp, #112]
  408544:	ldr	x4, [sp, #96]
  408548:	ldr	w3, [sp, #124]
  40854c:	adrp	x0, 40b000 <ferror@plt+0x7830>
  408550:	add	x2, x0, #0x240
  408554:	mov	x1, #0x20                  	// #32
  408558:	mov	x0, x7
  40855c:	bl	403160 <snprintf@plt>
  408560:	b	408588 <ferror@plt+0x4db8>
  408564:	add	x0, sp, #0x20
  408568:	add	x5, sp, #0x28
  40856c:	mov	x4, x0
  408570:	ldr	w3, [sp, #124]
  408574:	adrp	x0, 40b000 <ferror@plt+0x7830>
  408578:	add	x2, x0, #0x250
  40857c:	mov	x1, #0x20                  	// #32
  408580:	mov	x0, x5
  408584:	bl	403160 <snprintf@plt>
  408588:	add	x0, sp, #0x28
  40858c:	bl	4032f0 <strdup@plt>
  408590:	ldp	x29, x30, [sp], #128
  408594:	ret
  408598:	stp	x29, x30, [sp, #-96]!
  40859c:	mov	x29, sp
  4085a0:	str	x0, [sp, #40]
  4085a4:	str	x1, [sp, #32]
  4085a8:	str	x2, [sp, #24]
  4085ac:	str	x3, [sp, #16]
  4085b0:	str	xzr, [sp, #88]
  4085b4:	str	xzr, [sp, #72]
  4085b8:	ldr	x0, [sp, #40]
  4085bc:	cmp	x0, #0x0
  4085c0:	b.eq	4085f8 <ferror@plt+0x4e28>  // b.none
  4085c4:	ldr	x0, [sp, #40]
  4085c8:	ldrsb	w0, [x0]
  4085cc:	cmp	w0, #0x0
  4085d0:	b.eq	4085f8 <ferror@plt+0x4e28>  // b.none
  4085d4:	ldr	x0, [sp, #32]
  4085d8:	cmp	x0, #0x0
  4085dc:	b.eq	4085f8 <ferror@plt+0x4e28>  // b.none
  4085e0:	ldr	x0, [sp, #24]
  4085e4:	cmp	x0, #0x0
  4085e8:	b.eq	4085f8 <ferror@plt+0x4e28>  // b.none
  4085ec:	ldr	x0, [sp, #16]
  4085f0:	cmp	x0, #0x0
  4085f4:	b.ne	408600 <ferror@plt+0x4e30>  // b.any
  4085f8:	mov	w0, #0xffffffff            	// #-1
  4085fc:	b	408754 <ferror@plt+0x4f84>
  408600:	ldr	x0, [sp, #40]
  408604:	str	x0, [sp, #80]
  408608:	b	40872c <ferror@plt+0x4f5c>
  40860c:	str	xzr, [sp, #64]
  408610:	ldr	x1, [sp, #72]
  408614:	ldr	x0, [sp, #24]
  408618:	cmp	x1, x0
  40861c:	b.cc	408628 <ferror@plt+0x4e58>  // b.lo, b.ul, b.last
  408620:	mov	w0, #0xfffffffe            	// #-2
  408624:	b	408754 <ferror@plt+0x4f84>
  408628:	ldr	x0, [sp, #88]
  40862c:	cmp	x0, #0x0
  408630:	b.ne	40863c <ferror@plt+0x4e6c>  // b.any
  408634:	ldr	x0, [sp, #80]
  408638:	str	x0, [sp, #88]
  40863c:	ldr	x0, [sp, #80]
  408640:	ldrsb	w0, [x0]
  408644:	cmp	w0, #0x2c
  408648:	b.ne	408654 <ferror@plt+0x4e84>  // b.any
  40864c:	ldr	x0, [sp, #80]
  408650:	str	x0, [sp, #64]
  408654:	ldr	x0, [sp, #80]
  408658:	add	x0, x0, #0x1
  40865c:	ldrsb	w0, [x0]
  408660:	cmp	w0, #0x0
  408664:	b.ne	408674 <ferror@plt+0x4ea4>  // b.any
  408668:	ldr	x0, [sp, #80]
  40866c:	add	x0, x0, #0x1
  408670:	str	x0, [sp, #64]
  408674:	ldr	x0, [sp, #88]
  408678:	cmp	x0, #0x0
  40867c:	b.eq	40871c <ferror@plt+0x4f4c>  // b.none
  408680:	ldr	x0, [sp, #64]
  408684:	cmp	x0, #0x0
  408688:	b.eq	40871c <ferror@plt+0x4f4c>  // b.none
  40868c:	ldr	x1, [sp, #64]
  408690:	ldr	x0, [sp, #88]
  408694:	cmp	x1, x0
  408698:	b.hi	4086a4 <ferror@plt+0x4ed4>  // b.pmore
  40869c:	mov	w0, #0xffffffff            	// #-1
  4086a0:	b	408754 <ferror@plt+0x4f84>
  4086a4:	ldr	x1, [sp, #64]
  4086a8:	ldr	x0, [sp, #88]
  4086ac:	sub	x0, x1, x0
  4086b0:	ldr	x2, [sp, #16]
  4086b4:	mov	x1, x0
  4086b8:	ldr	x0, [sp, #88]
  4086bc:	blr	x2
  4086c0:	str	w0, [sp, #60]
  4086c4:	ldr	w0, [sp, #60]
  4086c8:	cmn	w0, #0x1
  4086cc:	b.ne	4086d8 <ferror@plt+0x4f08>  // b.any
  4086d0:	mov	w0, #0xffffffff            	// #-1
  4086d4:	b	408754 <ferror@plt+0x4f84>
  4086d8:	ldr	x0, [sp, #72]
  4086dc:	add	x1, x0, #0x1
  4086e0:	str	x1, [sp, #72]
  4086e4:	lsl	x0, x0, #2
  4086e8:	ldr	x1, [sp, #32]
  4086ec:	add	x0, x1, x0
  4086f0:	ldr	w1, [sp, #60]
  4086f4:	str	w1, [x0]
  4086f8:	str	xzr, [sp, #88]
  4086fc:	ldr	x0, [sp, #64]
  408700:	cmp	x0, #0x0
  408704:	b.eq	408720 <ferror@plt+0x4f50>  // b.none
  408708:	ldr	x0, [sp, #64]
  40870c:	ldrsb	w0, [x0]
  408710:	cmp	w0, #0x0
  408714:	b.eq	40874c <ferror@plt+0x4f7c>  // b.none
  408718:	b	408720 <ferror@plt+0x4f50>
  40871c:	nop
  408720:	ldr	x0, [sp, #80]
  408724:	add	x0, x0, #0x1
  408728:	str	x0, [sp, #80]
  40872c:	ldr	x0, [sp, #80]
  408730:	cmp	x0, #0x0
  408734:	b.eq	408750 <ferror@plt+0x4f80>  // b.none
  408738:	ldr	x0, [sp, #80]
  40873c:	ldrsb	w0, [x0]
  408740:	cmp	w0, #0x0
  408744:	b.ne	40860c <ferror@plt+0x4e3c>  // b.any
  408748:	b	408750 <ferror@plt+0x4f80>
  40874c:	nop
  408750:	ldr	x0, [sp, #72]
  408754:	ldp	x29, x30, [sp], #96
  408758:	ret
  40875c:	stp	x29, x30, [sp, #-80]!
  408760:	mov	x29, sp
  408764:	str	x0, [sp, #56]
  408768:	str	x1, [sp, #48]
  40876c:	str	x2, [sp, #40]
  408770:	str	x3, [sp, #32]
  408774:	str	x4, [sp, #24]
  408778:	ldr	x0, [sp, #56]
  40877c:	cmp	x0, #0x0
  408780:	b.eq	4087b4 <ferror@plt+0x4fe4>  // b.none
  408784:	ldr	x0, [sp, #56]
  408788:	ldrsb	w0, [x0]
  40878c:	cmp	w0, #0x0
  408790:	b.eq	4087b4 <ferror@plt+0x4fe4>  // b.none
  408794:	ldr	x0, [sp, #32]
  408798:	cmp	x0, #0x0
  40879c:	b.eq	4087b4 <ferror@plt+0x4fe4>  // b.none
  4087a0:	ldr	x0, [sp, #32]
  4087a4:	ldr	x0, [x0]
  4087a8:	ldr	x1, [sp, #40]
  4087ac:	cmp	x1, x0
  4087b0:	b.cs	4087bc <ferror@plt+0x4fec>  // b.hs, b.nlast
  4087b4:	mov	w0, #0xffffffff            	// #-1
  4087b8:	b	408850 <ferror@plt+0x5080>
  4087bc:	ldr	x0, [sp, #56]
  4087c0:	ldrsb	w0, [x0]
  4087c4:	cmp	w0, #0x2b
  4087c8:	b.ne	4087dc <ferror@plt+0x500c>  // b.any
  4087cc:	ldr	x0, [sp, #56]
  4087d0:	add	x0, x0, #0x1
  4087d4:	str	x0, [sp, #72]
  4087d8:	b	4087ec <ferror@plt+0x501c>
  4087dc:	ldr	x0, [sp, #56]
  4087e0:	str	x0, [sp, #72]
  4087e4:	ldr	x0, [sp, #32]
  4087e8:	str	xzr, [x0]
  4087ec:	ldr	x0, [sp, #32]
  4087f0:	ldr	x0, [x0]
  4087f4:	lsl	x0, x0, #2
  4087f8:	ldr	x1, [sp, #48]
  4087fc:	add	x4, x1, x0
  408800:	ldr	x0, [sp, #32]
  408804:	ldr	x0, [x0]
  408808:	ldr	x1, [sp, #40]
  40880c:	sub	x0, x1, x0
  408810:	ldr	x3, [sp, #24]
  408814:	mov	x2, x0
  408818:	mov	x1, x4
  40881c:	ldr	x0, [sp, #72]
  408820:	bl	408598 <ferror@plt+0x4dc8>
  408824:	str	w0, [sp, #68]
  408828:	ldr	w0, [sp, #68]
  40882c:	cmp	w0, #0x0
  408830:	b.le	40884c <ferror@plt+0x507c>
  408834:	ldr	x0, [sp, #32]
  408838:	ldr	x1, [x0]
  40883c:	ldrsw	x0, [sp, #68]
  408840:	add	x1, x1, x0
  408844:	ldr	x0, [sp, #32]
  408848:	str	x1, [x0]
  40884c:	ldr	w0, [sp, #68]
  408850:	ldp	x29, x30, [sp], #80
  408854:	ret
  408858:	stp	x29, x30, [sp, #-80]!
  40885c:	mov	x29, sp
  408860:	str	x0, [sp, #40]
  408864:	str	x1, [sp, #32]
  408868:	str	x2, [sp, #24]
  40886c:	str	xzr, [sp, #72]
  408870:	ldr	x0, [sp, #40]
  408874:	cmp	x0, #0x0
  408878:	b.eq	408894 <ferror@plt+0x50c4>  // b.none
  40887c:	ldr	x0, [sp, #24]
  408880:	cmp	x0, #0x0
  408884:	b.eq	408894 <ferror@plt+0x50c4>  // b.none
  408888:	ldr	x0, [sp, #32]
  40888c:	cmp	x0, #0x0
  408890:	b.ne	40889c <ferror@plt+0x50cc>  // b.any
  408894:	mov	w0, #0xffffffea            	// #-22
  408898:	b	408a18 <ferror@plt+0x5248>
  40889c:	ldr	x0, [sp, #40]
  4088a0:	str	x0, [sp, #64]
  4088a4:	b	4089f0 <ferror@plt+0x5220>
  4088a8:	str	xzr, [sp, #56]
  4088ac:	ldr	x0, [sp, #72]
  4088b0:	cmp	x0, #0x0
  4088b4:	b.ne	4088c0 <ferror@plt+0x50f0>  // b.any
  4088b8:	ldr	x0, [sp, #64]
  4088bc:	str	x0, [sp, #72]
  4088c0:	ldr	x0, [sp, #64]
  4088c4:	ldrsb	w0, [x0]
  4088c8:	cmp	w0, #0x2c
  4088cc:	b.ne	4088d8 <ferror@plt+0x5108>  // b.any
  4088d0:	ldr	x0, [sp, #64]
  4088d4:	str	x0, [sp, #56]
  4088d8:	ldr	x0, [sp, #64]
  4088dc:	add	x0, x0, #0x1
  4088e0:	ldrsb	w0, [x0]
  4088e4:	cmp	w0, #0x0
  4088e8:	b.ne	4088f8 <ferror@plt+0x5128>  // b.any
  4088ec:	ldr	x0, [sp, #64]
  4088f0:	add	x0, x0, #0x1
  4088f4:	str	x0, [sp, #56]
  4088f8:	ldr	x0, [sp, #72]
  4088fc:	cmp	x0, #0x0
  408900:	b.eq	4089e0 <ferror@plt+0x5210>  // b.none
  408904:	ldr	x0, [sp, #56]
  408908:	cmp	x0, #0x0
  40890c:	b.eq	4089e0 <ferror@plt+0x5210>  // b.none
  408910:	ldr	x1, [sp, #56]
  408914:	ldr	x0, [sp, #72]
  408918:	cmp	x1, x0
  40891c:	b.hi	408928 <ferror@plt+0x5158>  // b.pmore
  408920:	mov	w0, #0xffffffff            	// #-1
  408924:	b	408a18 <ferror@plt+0x5248>
  408928:	ldr	x1, [sp, #56]
  40892c:	ldr	x0, [sp, #72]
  408930:	sub	x0, x1, x0
  408934:	ldr	x2, [sp, #24]
  408938:	mov	x1, x0
  40893c:	ldr	x0, [sp, #72]
  408940:	blr	x2
  408944:	str	w0, [sp, #52]
  408948:	ldr	w0, [sp, #52]
  40894c:	cmp	w0, #0x0
  408950:	b.ge	40895c <ferror@plt+0x518c>  // b.tcont
  408954:	ldr	w0, [sp, #52]
  408958:	b	408a18 <ferror@plt+0x5248>
  40895c:	ldr	w0, [sp, #52]
  408960:	add	w1, w0, #0x7
  408964:	cmp	w0, #0x0
  408968:	csel	w0, w1, w0, lt  // lt = tstop
  40896c:	asr	w0, w0, #3
  408970:	mov	w3, w0
  408974:	sxtw	x0, w3
  408978:	ldr	x1, [sp, #32]
  40897c:	add	x0, x1, x0
  408980:	ldrsb	w2, [x0]
  408984:	ldr	w0, [sp, #52]
  408988:	negs	w1, w0
  40898c:	and	w0, w0, #0x7
  408990:	and	w1, w1, #0x7
  408994:	csneg	w0, w0, w1, mi  // mi = first
  408998:	mov	w1, #0x1                   	// #1
  40899c:	lsl	w0, w1, w0
  4089a0:	sxtb	w1, w0
  4089a4:	sxtw	x0, w3
  4089a8:	ldr	x3, [sp, #32]
  4089ac:	add	x0, x3, x0
  4089b0:	orr	w1, w2, w1
  4089b4:	sxtb	w1, w1
  4089b8:	strb	w1, [x0]
  4089bc:	str	xzr, [sp, #72]
  4089c0:	ldr	x0, [sp, #56]
  4089c4:	cmp	x0, #0x0
  4089c8:	b.eq	4089e4 <ferror@plt+0x5214>  // b.none
  4089cc:	ldr	x0, [sp, #56]
  4089d0:	ldrsb	w0, [x0]
  4089d4:	cmp	w0, #0x0
  4089d8:	b.eq	408a10 <ferror@plt+0x5240>  // b.none
  4089dc:	b	4089e4 <ferror@plt+0x5214>
  4089e0:	nop
  4089e4:	ldr	x0, [sp, #64]
  4089e8:	add	x0, x0, #0x1
  4089ec:	str	x0, [sp, #64]
  4089f0:	ldr	x0, [sp, #64]
  4089f4:	cmp	x0, #0x0
  4089f8:	b.eq	408a14 <ferror@plt+0x5244>  // b.none
  4089fc:	ldr	x0, [sp, #64]
  408a00:	ldrsb	w0, [x0]
  408a04:	cmp	w0, #0x0
  408a08:	b.ne	4088a8 <ferror@plt+0x50d8>  // b.any
  408a0c:	b	408a14 <ferror@plt+0x5244>
  408a10:	nop
  408a14:	mov	w0, #0x0                   	// #0
  408a18:	ldp	x29, x30, [sp], #80
  408a1c:	ret
  408a20:	stp	x29, x30, [sp, #-80]!
  408a24:	mov	x29, sp
  408a28:	str	x0, [sp, #40]
  408a2c:	str	x1, [sp, #32]
  408a30:	str	x2, [sp, #24]
  408a34:	str	xzr, [sp, #72]
  408a38:	ldr	x0, [sp, #40]
  408a3c:	cmp	x0, #0x0
  408a40:	b.eq	408a5c <ferror@plt+0x528c>  // b.none
  408a44:	ldr	x0, [sp, #24]
  408a48:	cmp	x0, #0x0
  408a4c:	b.eq	408a5c <ferror@plt+0x528c>  // b.none
  408a50:	ldr	x0, [sp, #32]
  408a54:	cmp	x0, #0x0
  408a58:	b.ne	408a64 <ferror@plt+0x5294>  // b.any
  408a5c:	mov	w0, #0xffffffea            	// #-22
  408a60:	b	408b98 <ferror@plt+0x53c8>
  408a64:	ldr	x0, [sp, #40]
  408a68:	str	x0, [sp, #64]
  408a6c:	b	408b70 <ferror@plt+0x53a0>
  408a70:	str	xzr, [sp, #56]
  408a74:	ldr	x0, [sp, #72]
  408a78:	cmp	x0, #0x0
  408a7c:	b.ne	408a88 <ferror@plt+0x52b8>  // b.any
  408a80:	ldr	x0, [sp, #64]
  408a84:	str	x0, [sp, #72]
  408a88:	ldr	x0, [sp, #64]
  408a8c:	ldrsb	w0, [x0]
  408a90:	cmp	w0, #0x2c
  408a94:	b.ne	408aa0 <ferror@plt+0x52d0>  // b.any
  408a98:	ldr	x0, [sp, #64]
  408a9c:	str	x0, [sp, #56]
  408aa0:	ldr	x0, [sp, #64]
  408aa4:	add	x0, x0, #0x1
  408aa8:	ldrsb	w0, [x0]
  408aac:	cmp	w0, #0x0
  408ab0:	b.ne	408ac0 <ferror@plt+0x52f0>  // b.any
  408ab4:	ldr	x0, [sp, #64]
  408ab8:	add	x0, x0, #0x1
  408abc:	str	x0, [sp, #56]
  408ac0:	ldr	x0, [sp, #72]
  408ac4:	cmp	x0, #0x0
  408ac8:	b.eq	408b60 <ferror@plt+0x5390>  // b.none
  408acc:	ldr	x0, [sp, #56]
  408ad0:	cmp	x0, #0x0
  408ad4:	b.eq	408b60 <ferror@plt+0x5390>  // b.none
  408ad8:	ldr	x1, [sp, #56]
  408adc:	ldr	x0, [sp, #72]
  408ae0:	cmp	x1, x0
  408ae4:	b.hi	408af0 <ferror@plt+0x5320>  // b.pmore
  408ae8:	mov	w0, #0xffffffff            	// #-1
  408aec:	b	408b98 <ferror@plt+0x53c8>
  408af0:	ldr	x1, [sp, #56]
  408af4:	ldr	x0, [sp, #72]
  408af8:	sub	x0, x1, x0
  408afc:	ldr	x2, [sp, #24]
  408b00:	mov	x1, x0
  408b04:	ldr	x0, [sp, #72]
  408b08:	blr	x2
  408b0c:	str	x0, [sp, #48]
  408b10:	ldr	x0, [sp, #48]
  408b14:	cmp	x0, #0x0
  408b18:	b.ge	408b24 <ferror@plt+0x5354>  // b.tcont
  408b1c:	ldr	x0, [sp, #48]
  408b20:	b	408b98 <ferror@plt+0x53c8>
  408b24:	ldr	x0, [sp, #32]
  408b28:	ldr	x1, [x0]
  408b2c:	ldr	x0, [sp, #48]
  408b30:	orr	x1, x1, x0
  408b34:	ldr	x0, [sp, #32]
  408b38:	str	x1, [x0]
  408b3c:	str	xzr, [sp, #72]
  408b40:	ldr	x0, [sp, #56]
  408b44:	cmp	x0, #0x0
  408b48:	b.eq	408b64 <ferror@plt+0x5394>  // b.none
  408b4c:	ldr	x0, [sp, #56]
  408b50:	ldrsb	w0, [x0]
  408b54:	cmp	w0, #0x0
  408b58:	b.eq	408b90 <ferror@plt+0x53c0>  // b.none
  408b5c:	b	408b64 <ferror@plt+0x5394>
  408b60:	nop
  408b64:	ldr	x0, [sp, #64]
  408b68:	add	x0, x0, #0x1
  408b6c:	str	x0, [sp, #64]
  408b70:	ldr	x0, [sp, #64]
  408b74:	cmp	x0, #0x0
  408b78:	b.eq	408b94 <ferror@plt+0x53c4>  // b.none
  408b7c:	ldr	x0, [sp, #64]
  408b80:	ldrsb	w0, [x0]
  408b84:	cmp	w0, #0x0
  408b88:	b.ne	408a70 <ferror@plt+0x52a0>  // b.any
  408b8c:	b	408b94 <ferror@plt+0x53c4>
  408b90:	nop
  408b94:	mov	w0, #0x0                   	// #0
  408b98:	ldp	x29, x30, [sp], #80
  408b9c:	ret
  408ba0:	stp	x29, x30, [sp, #-64]!
  408ba4:	mov	x29, sp
  408ba8:	str	x0, [sp, #40]
  408bac:	str	x1, [sp, #32]
  408bb0:	str	x2, [sp, #24]
  408bb4:	str	w3, [sp, #20]
  408bb8:	str	xzr, [sp, #56]
  408bbc:	ldr	x0, [sp, #40]
  408bc0:	cmp	x0, #0x0
  408bc4:	b.ne	408bd0 <ferror@plt+0x5400>  // b.any
  408bc8:	mov	w0, #0x0                   	// #0
  408bcc:	b	408dac <ferror@plt+0x55dc>
  408bd0:	ldr	x0, [sp, #32]
  408bd4:	ldr	w1, [sp, #20]
  408bd8:	str	w1, [x0]
  408bdc:	ldr	x0, [sp, #32]
  408be0:	ldr	w1, [x0]
  408be4:	ldr	x0, [sp, #24]
  408be8:	str	w1, [x0]
  408bec:	bl	403710 <__errno_location@plt>
  408bf0:	str	wzr, [x0]
  408bf4:	ldr	x0, [sp, #40]
  408bf8:	ldrsb	w0, [x0]
  408bfc:	cmp	w0, #0x3a
  408c00:	b.ne	408c74 <ferror@plt+0x54a4>  // b.any
  408c04:	ldr	x0, [sp, #40]
  408c08:	add	x0, x0, #0x1
  408c0c:	str	x0, [sp, #40]
  408c10:	add	x0, sp, #0x38
  408c14:	mov	w2, #0xa                   	// #10
  408c18:	mov	x1, x0
  408c1c:	ldr	x0, [sp, #40]
  408c20:	bl	403450 <strtol@plt>
  408c24:	mov	w1, w0
  408c28:	ldr	x0, [sp, #24]
  408c2c:	str	w1, [x0]
  408c30:	bl	403710 <__errno_location@plt>
  408c34:	ldr	w0, [x0]
  408c38:	cmp	w0, #0x0
  408c3c:	b.ne	408c6c <ferror@plt+0x549c>  // b.any
  408c40:	ldr	x0, [sp, #56]
  408c44:	cmp	x0, #0x0
  408c48:	b.eq	408c6c <ferror@plt+0x549c>  // b.none
  408c4c:	ldr	x0, [sp, #56]
  408c50:	ldrsb	w0, [x0]
  408c54:	cmp	w0, #0x0
  408c58:	b.ne	408c6c <ferror@plt+0x549c>  // b.any
  408c5c:	ldr	x0, [sp, #56]
  408c60:	ldr	x1, [sp, #40]
  408c64:	cmp	x1, x0
  408c68:	b.ne	408da8 <ferror@plt+0x55d8>  // b.any
  408c6c:	mov	w0, #0xffffffff            	// #-1
  408c70:	b	408dac <ferror@plt+0x55dc>
  408c74:	add	x0, sp, #0x38
  408c78:	mov	w2, #0xa                   	// #10
  408c7c:	mov	x1, x0
  408c80:	ldr	x0, [sp, #40]
  408c84:	bl	403450 <strtol@plt>
  408c88:	mov	w1, w0
  408c8c:	ldr	x0, [sp, #32]
  408c90:	str	w1, [x0]
  408c94:	ldr	x0, [sp, #32]
  408c98:	ldr	w1, [x0]
  408c9c:	ldr	x0, [sp, #24]
  408ca0:	str	w1, [x0]
  408ca4:	bl	403710 <__errno_location@plt>
  408ca8:	ldr	w0, [x0]
  408cac:	cmp	w0, #0x0
  408cb0:	b.ne	408cd0 <ferror@plt+0x5500>  // b.any
  408cb4:	ldr	x0, [sp, #56]
  408cb8:	cmp	x0, #0x0
  408cbc:	b.eq	408cd0 <ferror@plt+0x5500>  // b.none
  408cc0:	ldr	x0, [sp, #56]
  408cc4:	ldr	x1, [sp, #40]
  408cc8:	cmp	x1, x0
  408ccc:	b.ne	408cd8 <ferror@plt+0x5508>  // b.any
  408cd0:	mov	w0, #0xffffffff            	// #-1
  408cd4:	b	408dac <ferror@plt+0x55dc>
  408cd8:	ldr	x0, [sp, #56]
  408cdc:	ldrsb	w0, [x0]
  408ce0:	cmp	w0, #0x3a
  408ce4:	b.ne	408d0c <ferror@plt+0x553c>  // b.any
  408ce8:	ldr	x0, [sp, #56]
  408cec:	add	x0, x0, #0x1
  408cf0:	ldrsb	w0, [x0]
  408cf4:	cmp	w0, #0x0
  408cf8:	b.ne	408d0c <ferror@plt+0x553c>  // b.any
  408cfc:	ldr	x0, [sp, #24]
  408d00:	ldr	w1, [sp, #20]
  408d04:	str	w1, [x0]
  408d08:	b	408da8 <ferror@plt+0x55d8>
  408d0c:	ldr	x0, [sp, #56]
  408d10:	ldrsb	w0, [x0]
  408d14:	cmp	w0, #0x2d
  408d18:	b.eq	408d2c <ferror@plt+0x555c>  // b.none
  408d1c:	ldr	x0, [sp, #56]
  408d20:	ldrsb	w0, [x0]
  408d24:	cmp	w0, #0x3a
  408d28:	b.ne	408da8 <ferror@plt+0x55d8>  // b.any
  408d2c:	ldr	x0, [sp, #56]
  408d30:	add	x0, x0, #0x1
  408d34:	str	x0, [sp, #40]
  408d38:	str	xzr, [sp, #56]
  408d3c:	bl	403710 <__errno_location@plt>
  408d40:	str	wzr, [x0]
  408d44:	add	x0, sp, #0x38
  408d48:	mov	w2, #0xa                   	// #10
  408d4c:	mov	x1, x0
  408d50:	ldr	x0, [sp, #40]
  408d54:	bl	403450 <strtol@plt>
  408d58:	mov	w1, w0
  408d5c:	ldr	x0, [sp, #24]
  408d60:	str	w1, [x0]
  408d64:	bl	403710 <__errno_location@plt>
  408d68:	ldr	w0, [x0]
  408d6c:	cmp	w0, #0x0
  408d70:	b.ne	408da0 <ferror@plt+0x55d0>  // b.any
  408d74:	ldr	x0, [sp, #56]
  408d78:	cmp	x0, #0x0
  408d7c:	b.eq	408da0 <ferror@plt+0x55d0>  // b.none
  408d80:	ldr	x0, [sp, #56]
  408d84:	ldrsb	w0, [x0]
  408d88:	cmp	w0, #0x0
  408d8c:	b.ne	408da0 <ferror@plt+0x55d0>  // b.any
  408d90:	ldr	x0, [sp, #56]
  408d94:	ldr	x1, [sp, #40]
  408d98:	cmp	x1, x0
  408d9c:	b.ne	408da8 <ferror@plt+0x55d8>  // b.any
  408da0:	mov	w0, #0xffffffff            	// #-1
  408da4:	b	408dac <ferror@plt+0x55dc>
  408da8:	mov	w0, #0x0                   	// #0
  408dac:	ldp	x29, x30, [sp], #64
  408db0:	ret
  408db4:	sub	sp, sp, #0x20
  408db8:	str	x0, [sp, #8]
  408dbc:	str	x1, [sp]
  408dc0:	ldr	x0, [sp, #8]
  408dc4:	str	x0, [sp, #24]
  408dc8:	ldr	x0, [sp]
  408dcc:	str	xzr, [x0]
  408dd0:	b	408de0 <ferror@plt+0x5610>
  408dd4:	ldr	x0, [sp, #24]
  408dd8:	add	x0, x0, #0x1
  408ddc:	str	x0, [sp, #24]
  408de0:	ldr	x0, [sp, #24]
  408de4:	cmp	x0, #0x0
  408de8:	b.eq	408e10 <ferror@plt+0x5640>  // b.none
  408dec:	ldr	x0, [sp, #24]
  408df0:	ldrsb	w0, [x0]
  408df4:	cmp	w0, #0x2f
  408df8:	b.ne	408e10 <ferror@plt+0x5640>  // b.any
  408dfc:	ldr	x0, [sp, #24]
  408e00:	add	x0, x0, #0x1
  408e04:	ldrsb	w0, [x0]
  408e08:	cmp	w0, #0x2f
  408e0c:	b.eq	408dd4 <ferror@plt+0x5604>  // b.none
  408e10:	ldr	x0, [sp, #24]
  408e14:	cmp	x0, #0x0
  408e18:	b.eq	408e2c <ferror@plt+0x565c>  // b.none
  408e1c:	ldr	x0, [sp, #24]
  408e20:	ldrsb	w0, [x0]
  408e24:	cmp	w0, #0x0
  408e28:	b.ne	408e34 <ferror@plt+0x5664>  // b.any
  408e2c:	mov	x0, #0x0                   	// #0
  408e30:	b	408e94 <ferror@plt+0x56c4>
  408e34:	ldr	x0, [sp]
  408e38:	mov	x1, #0x1                   	// #1
  408e3c:	str	x1, [x0]
  408e40:	ldr	x0, [sp, #24]
  408e44:	add	x0, x0, #0x1
  408e48:	str	x0, [sp, #16]
  408e4c:	b	408e70 <ferror@plt+0x56a0>
  408e50:	ldr	x0, [sp]
  408e54:	ldr	x0, [x0]
  408e58:	add	x1, x0, #0x1
  408e5c:	ldr	x0, [sp]
  408e60:	str	x1, [x0]
  408e64:	ldr	x0, [sp, #16]
  408e68:	add	x0, x0, #0x1
  408e6c:	str	x0, [sp, #16]
  408e70:	ldr	x0, [sp, #16]
  408e74:	ldrsb	w0, [x0]
  408e78:	cmp	w0, #0x0
  408e7c:	b.eq	408e90 <ferror@plt+0x56c0>  // b.none
  408e80:	ldr	x0, [sp, #16]
  408e84:	ldrsb	w0, [x0]
  408e88:	cmp	w0, #0x2f
  408e8c:	b.ne	408e50 <ferror@plt+0x5680>  // b.any
  408e90:	ldr	x0, [sp, #24]
  408e94:	add	sp, sp, #0x20
  408e98:	ret
  408e9c:	stp	x29, x30, [sp, #-64]!
  408ea0:	mov	x29, sp
  408ea4:	str	x0, [sp, #24]
  408ea8:	str	x1, [sp, #16]
  408eac:	b	408fac <ferror@plt+0x57dc>
  408eb0:	add	x0, sp, #0x28
  408eb4:	mov	x1, x0
  408eb8:	ldr	x0, [sp, #24]
  408ebc:	bl	408db4 <ferror@plt+0x55e4>
  408ec0:	str	x0, [sp, #56]
  408ec4:	add	x0, sp, #0x20
  408ec8:	mov	x1, x0
  408ecc:	ldr	x0, [sp, #16]
  408ed0:	bl	408db4 <ferror@plt+0x55e4>
  408ed4:	str	x0, [sp, #48]
  408ed8:	ldr	x1, [sp, #40]
  408edc:	ldr	x0, [sp, #32]
  408ee0:	add	x0, x1, x0
  408ee4:	cmp	x0, #0x0
  408ee8:	b.ne	408ef4 <ferror@plt+0x5724>  // b.any
  408eec:	mov	w0, #0x1                   	// #1
  408ef0:	b	408fc8 <ferror@plt+0x57f8>
  408ef4:	ldr	x1, [sp, #40]
  408ef8:	ldr	x0, [sp, #32]
  408efc:	add	x0, x1, x0
  408f00:	cmp	x0, #0x1
  408f04:	b.ne	408f48 <ferror@plt+0x5778>  // b.any
  408f08:	ldr	x0, [sp, #56]
  408f0c:	cmp	x0, #0x0
  408f10:	b.eq	408f24 <ferror@plt+0x5754>  // b.none
  408f14:	ldr	x0, [sp, #56]
  408f18:	ldrsb	w0, [x0]
  408f1c:	cmp	w0, #0x2f
  408f20:	b.eq	408f40 <ferror@plt+0x5770>  // b.none
  408f24:	ldr	x0, [sp, #48]
  408f28:	cmp	x0, #0x0
  408f2c:	b.eq	408f48 <ferror@plt+0x5778>  // b.none
  408f30:	ldr	x0, [sp, #48]
  408f34:	ldrsb	w0, [x0]
  408f38:	cmp	w0, #0x2f
  408f3c:	b.ne	408f48 <ferror@plt+0x5778>  // b.any
  408f40:	mov	w0, #0x1                   	// #1
  408f44:	b	408fc8 <ferror@plt+0x57f8>
  408f48:	ldr	x0, [sp, #56]
  408f4c:	cmp	x0, #0x0
  408f50:	b.eq	408fc4 <ferror@plt+0x57f4>  // b.none
  408f54:	ldr	x0, [sp, #48]
  408f58:	cmp	x0, #0x0
  408f5c:	b.eq	408fc4 <ferror@plt+0x57f4>  // b.none
  408f60:	ldr	x1, [sp, #40]
  408f64:	ldr	x0, [sp, #32]
  408f68:	cmp	x1, x0
  408f6c:	b.ne	408fc4 <ferror@plt+0x57f4>  // b.any
  408f70:	ldr	x0, [sp, #40]
  408f74:	mov	x2, x0
  408f78:	ldr	x1, [sp, #48]
  408f7c:	ldr	x0, [sp, #56]
  408f80:	bl	403230 <strncmp@plt>
  408f84:	cmp	w0, #0x0
  408f88:	b.ne	408fc4 <ferror@plt+0x57f4>  // b.any
  408f8c:	ldr	x0, [sp, #40]
  408f90:	ldr	x1, [sp, #56]
  408f94:	add	x0, x1, x0
  408f98:	str	x0, [sp, #24]
  408f9c:	ldr	x0, [sp, #32]
  408fa0:	ldr	x1, [sp, #48]
  408fa4:	add	x0, x1, x0
  408fa8:	str	x0, [sp, #16]
  408fac:	ldr	x0, [sp, #24]
  408fb0:	cmp	x0, #0x0
  408fb4:	b.eq	408fc4 <ferror@plt+0x57f4>  // b.none
  408fb8:	ldr	x0, [sp, #16]
  408fbc:	cmp	x0, #0x0
  408fc0:	b.ne	408eb0 <ferror@plt+0x56e0>  // b.any
  408fc4:	mov	w0, #0x0                   	// #0
  408fc8:	ldp	x29, x30, [sp], #64
  408fcc:	ret
  408fd0:	stp	x29, x30, [sp, #-64]!
  408fd4:	mov	x29, sp
  408fd8:	str	x0, [sp, #40]
  408fdc:	str	x1, [sp, #32]
  408fe0:	str	x2, [sp, #24]
  408fe4:	ldr	x0, [sp, #40]
  408fe8:	cmp	x0, #0x0
  408fec:	b.ne	40900c <ferror@plt+0x583c>  // b.any
  408ff0:	ldr	x0, [sp, #32]
  408ff4:	cmp	x0, #0x0
  408ff8:	b.ne	40900c <ferror@plt+0x583c>  // b.any
  408ffc:	adrp	x0, 40b000 <ferror@plt+0x7830>
  409000:	add	x0, x0, #0x258
  409004:	bl	4032f0 <strdup@plt>
  409008:	b	409130 <ferror@plt+0x5960>
  40900c:	ldr	x0, [sp, #40]
  409010:	cmp	x0, #0x0
  409014:	b.ne	409028 <ferror@plt+0x5858>  // b.any
  409018:	ldr	x1, [sp, #24]
  40901c:	ldr	x0, [sp, #32]
  409020:	bl	403540 <strndup@plt>
  409024:	b	409130 <ferror@plt+0x5960>
  409028:	ldr	x0, [sp, #32]
  40902c:	cmp	x0, #0x0
  409030:	b.ne	409040 <ferror@plt+0x5870>  // b.any
  409034:	ldr	x0, [sp, #40]
  409038:	bl	4032f0 <strdup@plt>
  40903c:	b	409130 <ferror@plt+0x5960>
  409040:	ldr	x0, [sp, #40]
  409044:	cmp	x0, #0x0
  409048:	b.ne	40906c <ferror@plt+0x589c>  // b.any
  40904c:	adrp	x0, 40b000 <ferror@plt+0x7830>
  409050:	add	x3, x0, #0x2b8
  409054:	mov	w2, #0x383                 	// #899
  409058:	adrp	x0, 40b000 <ferror@plt+0x7830>
  40905c:	add	x1, x0, #0x260
  409060:	adrp	x0, 40b000 <ferror@plt+0x7830>
  409064:	add	x0, x0, #0x270
  409068:	bl	4036f0 <__assert_fail@plt>
  40906c:	ldr	x0, [sp, #32]
  409070:	cmp	x0, #0x0
  409074:	b.ne	409098 <ferror@plt+0x58c8>  // b.any
  409078:	adrp	x0, 40b000 <ferror@plt+0x7830>
  40907c:	add	x3, x0, #0x2b8
  409080:	mov	w2, #0x384                 	// #900
  409084:	adrp	x0, 40b000 <ferror@plt+0x7830>
  409088:	add	x1, x0, #0x260
  40908c:	adrp	x0, 40b000 <ferror@plt+0x7830>
  409090:	add	x0, x0, #0x278
  409094:	bl	4036f0 <__assert_fail@plt>
  409098:	ldr	x0, [sp, #40]
  40909c:	bl	402fb0 <strlen@plt>
  4090a0:	str	x0, [sp, #56]
  4090a4:	ldr	x0, [sp, #56]
  4090a8:	mvn	x0, x0
  4090ac:	ldr	x1, [sp, #24]
  4090b0:	cmp	x1, x0
  4090b4:	b.ls	4090c0 <ferror@plt+0x58f0>  // b.plast
  4090b8:	mov	x0, #0x0                   	// #0
  4090bc:	b	409130 <ferror@plt+0x5960>
  4090c0:	ldr	x1, [sp, #56]
  4090c4:	ldr	x0, [sp, #24]
  4090c8:	add	x0, x1, x0
  4090cc:	add	x0, x0, #0x1
  4090d0:	bl	4031d0 <malloc@plt>
  4090d4:	str	x0, [sp, #48]
  4090d8:	ldr	x0, [sp, #48]
  4090dc:	cmp	x0, #0x0
  4090e0:	b.ne	4090ec <ferror@plt+0x591c>  // b.any
  4090e4:	mov	x0, #0x0                   	// #0
  4090e8:	b	409130 <ferror@plt+0x5960>
  4090ec:	ldr	x2, [sp, #56]
  4090f0:	ldr	x1, [sp, #40]
  4090f4:	ldr	x0, [sp, #48]
  4090f8:	bl	402f20 <memcpy@plt>
  4090fc:	ldr	x1, [sp, #48]
  409100:	ldr	x0, [sp, #56]
  409104:	add	x0, x1, x0
  409108:	ldr	x2, [sp, #24]
  40910c:	ldr	x1, [sp, #32]
  409110:	bl	402f20 <memcpy@plt>
  409114:	ldr	x1, [sp, #56]
  409118:	ldr	x0, [sp, #24]
  40911c:	add	x0, x1, x0
  409120:	ldr	x1, [sp, #48]
  409124:	add	x0, x1, x0
  409128:	strb	wzr, [x0]
  40912c:	ldr	x0, [sp, #48]
  409130:	ldp	x29, x30, [sp], #64
  409134:	ret
  409138:	stp	x29, x30, [sp, #-32]!
  40913c:	mov	x29, sp
  409140:	str	x0, [sp, #24]
  409144:	str	x1, [sp, #16]
  409148:	ldr	x0, [sp, #16]
  40914c:	cmp	x0, #0x0
  409150:	b.eq	409160 <ferror@plt+0x5990>  // b.none
  409154:	ldr	x0, [sp, #16]
  409158:	bl	402fb0 <strlen@plt>
  40915c:	b	409164 <ferror@plt+0x5994>
  409160:	mov	x0, #0x0                   	// #0
  409164:	mov	x2, x0
  409168:	ldr	x1, [sp, #16]
  40916c:	ldr	x0, [sp, #24]
  409170:	bl	408fd0 <ferror@plt+0x5800>
  409174:	ldp	x29, x30, [sp], #32
  409178:	ret
  40917c:	stp	x29, x30, [sp, #-304]!
  409180:	mov	x29, sp
  409184:	str	x0, [sp, #56]
  409188:	str	x1, [sp, #48]
  40918c:	str	x2, [sp, #256]
  409190:	str	x3, [sp, #264]
  409194:	str	x4, [sp, #272]
  409198:	str	x5, [sp, #280]
  40919c:	str	x6, [sp, #288]
  4091a0:	str	x7, [sp, #296]
  4091a4:	str	q0, [sp, #128]
  4091a8:	str	q1, [sp, #144]
  4091ac:	str	q2, [sp, #160]
  4091b0:	str	q3, [sp, #176]
  4091b4:	str	q4, [sp, #192]
  4091b8:	str	q5, [sp, #208]
  4091bc:	str	q6, [sp, #224]
  4091c0:	str	q7, [sp, #240]
  4091c4:	add	x0, sp, #0x130
  4091c8:	str	x0, [sp, #80]
  4091cc:	add	x0, sp, #0x130
  4091d0:	str	x0, [sp, #88]
  4091d4:	add	x0, sp, #0x100
  4091d8:	str	x0, [sp, #96]
  4091dc:	mov	w0, #0xffffffd0            	// #-48
  4091e0:	str	w0, [sp, #104]
  4091e4:	mov	w0, #0xffffff80            	// #-128
  4091e8:	str	w0, [sp, #108]
  4091ec:	add	x2, sp, #0x10
  4091f0:	add	x3, sp, #0x50
  4091f4:	ldp	x0, x1, [x3]
  4091f8:	stp	x0, x1, [x2]
  4091fc:	ldp	x0, x1, [x3, #16]
  409200:	stp	x0, x1, [x2, #16]
  409204:	add	x1, sp, #0x10
  409208:	add	x0, sp, #0x48
  40920c:	mov	x2, x1
  409210:	ldr	x1, [sp, #48]
  409214:	bl	403530 <vasprintf@plt>
  409218:	str	w0, [sp, #124]
  40921c:	ldr	w0, [sp, #124]
  409220:	cmp	w0, #0x0
  409224:	b.ge	409230 <ferror@plt+0x5a60>  // b.tcont
  409228:	mov	x0, #0x0                   	// #0
  40922c:	b	409258 <ferror@plt+0x5a88>
  409230:	ldr	x0, [sp, #72]
  409234:	ldrsw	x1, [sp, #124]
  409238:	mov	x2, x1
  40923c:	mov	x1, x0
  409240:	ldr	x0, [sp, #56]
  409244:	bl	408fd0 <ferror@plt+0x5800>
  409248:	str	x0, [sp, #112]
  40924c:	ldr	x0, [sp, #72]
  409250:	bl	4034d0 <free@plt>
  409254:	ldr	x0, [sp, #112]
  409258:	ldp	x29, x30, [sp], #304
  40925c:	ret
  409260:	stp	x29, x30, [sp, #-48]!
  409264:	mov	x29, sp
  409268:	str	x0, [sp, #24]
  40926c:	str	x1, [sp, #16]
  409270:	str	wzr, [sp, #44]
  409274:	str	wzr, [sp, #40]
  409278:	b	4092e4 <ferror@plt+0x5b14>
  40927c:	ldr	w0, [sp, #44]
  409280:	cmp	w0, #0x0
  409284:	b.eq	409290 <ferror@plt+0x5ac0>  // b.none
  409288:	str	wzr, [sp, #44]
  40928c:	b	4092d8 <ferror@plt+0x5b08>
  409290:	ldrsw	x0, [sp, #40]
  409294:	ldr	x1, [sp, #24]
  409298:	add	x0, x1, x0
  40929c:	ldrsb	w0, [x0]
  4092a0:	cmp	w0, #0x5c
  4092a4:	b.ne	4092b4 <ferror@plt+0x5ae4>  // b.any
  4092a8:	mov	w0, #0x1                   	// #1
  4092ac:	str	w0, [sp, #44]
  4092b0:	b	4092d8 <ferror@plt+0x5b08>
  4092b4:	ldrsw	x0, [sp, #40]
  4092b8:	ldr	x1, [sp, #24]
  4092bc:	add	x0, x1, x0
  4092c0:	ldrsb	w0, [x0]
  4092c4:	mov	w1, w0
  4092c8:	ldr	x0, [sp, #16]
  4092cc:	bl	403570 <strchr@plt>
  4092d0:	cmp	x0, #0x0
  4092d4:	b.ne	409300 <ferror@plt+0x5b30>  // b.any
  4092d8:	ldr	w0, [sp, #40]
  4092dc:	add	w0, w0, #0x1
  4092e0:	str	w0, [sp, #40]
  4092e4:	ldrsw	x0, [sp, #40]
  4092e8:	ldr	x1, [sp, #24]
  4092ec:	add	x0, x1, x0
  4092f0:	ldrsb	w0, [x0]
  4092f4:	cmp	w0, #0x0
  4092f8:	b.ne	40927c <ferror@plt+0x5aac>  // b.any
  4092fc:	b	409304 <ferror@plt+0x5b34>
  409300:	nop
  409304:	ldr	w1, [sp, #40]
  409308:	ldr	w0, [sp, #44]
  40930c:	sub	w0, w1, w0
  409310:	sxtw	x0, w0
  409314:	ldp	x29, x30, [sp], #48
  409318:	ret
  40931c:	stp	x29, x30, [sp, #-64]!
  409320:	mov	x29, sp
  409324:	str	x0, [sp, #40]
  409328:	str	x1, [sp, #32]
  40932c:	str	x2, [sp, #24]
  409330:	str	w3, [sp, #20]
  409334:	ldr	x0, [sp, #40]
  409338:	ldr	x0, [x0]
  40933c:	str	x0, [sp, #56]
  409340:	ldr	x0, [sp, #56]
  409344:	ldrsb	w0, [x0]
  409348:	cmp	w0, #0x0
  40934c:	b.ne	40938c <ferror@plt+0x5bbc>  // b.any
  409350:	ldr	x0, [sp, #40]
  409354:	ldr	x0, [x0]
  409358:	ldrsb	w0, [x0]
  40935c:	cmp	w0, #0x0
  409360:	b.eq	409384 <ferror@plt+0x5bb4>  // b.none
  409364:	adrp	x0, 40b000 <ferror@plt+0x7830>
  409368:	add	x3, x0, #0x2c8
  40936c:	mov	w2, #0x3c6                 	// #966
  409370:	adrp	x0, 40b000 <ferror@plt+0x7830>
  409374:	add	x1, x0, #0x260
  409378:	adrp	x0, 40b000 <ferror@plt+0x7830>
  40937c:	add	x0, x0, #0x280
  409380:	bl	4036f0 <__assert_fail@plt>
  409384:	mov	x0, #0x0                   	// #0
  409388:	b	4095bc <ferror@plt+0x5dec>
  40938c:	ldr	x1, [sp, #24]
  409390:	ldr	x0, [sp, #56]
  409394:	bl	403560 <strspn@plt>
  409398:	mov	x1, x0
  40939c:	ldr	x0, [sp, #56]
  4093a0:	add	x0, x0, x1
  4093a4:	str	x0, [sp, #56]
  4093a8:	ldr	x0, [sp, #56]
  4093ac:	ldrsb	w0, [x0]
  4093b0:	cmp	w0, #0x0
  4093b4:	b.ne	4093cc <ferror@plt+0x5bfc>  // b.any
  4093b8:	ldr	x0, [sp, #40]
  4093bc:	ldr	x1, [sp, #56]
  4093c0:	str	x1, [x0]
  4093c4:	mov	x0, #0x0                   	// #0
  4093c8:	b	4095bc <ferror@plt+0x5dec>
  4093cc:	ldr	w0, [sp, #20]
  4093d0:	cmp	w0, #0x0
  4093d4:	b.eq	4094f0 <ferror@plt+0x5d20>  // b.none
  4093d8:	ldr	x0, [sp, #56]
  4093dc:	ldrsb	w0, [x0]
  4093e0:	mov	w1, w0
  4093e4:	adrp	x0, 40b000 <ferror@plt+0x7830>
  4093e8:	add	x0, x0, #0x290
  4093ec:	bl	403570 <strchr@plt>
  4093f0:	cmp	x0, #0x0
  4093f4:	b.eq	4094f0 <ferror@plt+0x5d20>  // b.none
  4093f8:	ldr	x0, [sp, #56]
  4093fc:	ldrsb	w0, [x0]
  409400:	strb	w0, [sp, #48]
  409404:	strb	wzr, [sp, #49]
  409408:	ldr	x0, [sp, #56]
  40940c:	add	x0, x0, #0x1
  409410:	add	x1, sp, #0x30
  409414:	bl	409260 <ferror@plt+0x5a90>
  409418:	mov	x1, x0
  40941c:	ldr	x0, [sp, #32]
  409420:	str	x1, [x0]
  409424:	ldr	x0, [sp, #32]
  409428:	ldr	x0, [x0]
  40942c:	add	x0, x0, #0x1
  409430:	ldr	x1, [sp, #56]
  409434:	add	x0, x1, x0
  409438:	ldrsb	w0, [x0]
  40943c:	cmp	w0, #0x0
  409440:	b.eq	4094b4 <ferror@plt+0x5ce4>  // b.none
  409444:	ldr	x0, [sp, #32]
  409448:	ldr	x0, [x0]
  40944c:	add	x0, x0, #0x1
  409450:	ldr	x1, [sp, #56]
  409454:	add	x0, x1, x0
  409458:	ldrsb	w1, [x0]
  40945c:	ldrsb	w0, [sp, #48]
  409460:	cmp	w1, w0
  409464:	b.ne	4094b4 <ferror@plt+0x5ce4>  // b.any
  409468:	ldr	x0, [sp, #32]
  40946c:	ldr	x0, [x0]
  409470:	add	x0, x0, #0x2
  409474:	ldr	x1, [sp, #56]
  409478:	add	x0, x1, x0
  40947c:	ldrsb	w0, [x0]
  409480:	cmp	w0, #0x0
  409484:	b.eq	4094c8 <ferror@plt+0x5cf8>  // b.none
  409488:	ldr	x0, [sp, #32]
  40948c:	ldr	x0, [x0]
  409490:	add	x0, x0, #0x2
  409494:	ldr	x1, [sp, #56]
  409498:	add	x0, x1, x0
  40949c:	ldrsb	w0, [x0]
  4094a0:	mov	w1, w0
  4094a4:	ldr	x0, [sp, #24]
  4094a8:	bl	403570 <strchr@plt>
  4094ac:	cmp	x0, #0x0
  4094b0:	b.ne	4094c8 <ferror@plt+0x5cf8>  // b.any
  4094b4:	ldr	x0, [sp, #40]
  4094b8:	ldr	x1, [sp, #56]
  4094bc:	str	x1, [x0]
  4094c0:	mov	x0, #0x0                   	// #0
  4094c4:	b	4095bc <ferror@plt+0x5dec>
  4094c8:	ldr	x0, [sp, #56]
  4094cc:	add	x1, x0, #0x1
  4094d0:	str	x1, [sp, #56]
  4094d4:	ldr	x1, [sp, #32]
  4094d8:	ldr	x1, [x1]
  4094dc:	add	x1, x1, #0x2
  4094e0:	add	x1, x0, x1
  4094e4:	ldr	x0, [sp, #40]
  4094e8:	str	x1, [x0]
  4094ec:	b	4095b8 <ferror@plt+0x5de8>
  4094f0:	ldr	w0, [sp, #20]
  4094f4:	cmp	w0, #0x0
  4094f8:	b.eq	409588 <ferror@plt+0x5db8>  // b.none
  4094fc:	ldr	x1, [sp, #24]
  409500:	ldr	x0, [sp, #56]
  409504:	bl	409260 <ferror@plt+0x5a90>
  409508:	mov	x1, x0
  40950c:	ldr	x0, [sp, #32]
  409510:	str	x1, [x0]
  409514:	ldr	x0, [sp, #32]
  409518:	ldr	x0, [x0]
  40951c:	ldr	x1, [sp, #56]
  409520:	add	x0, x1, x0
  409524:	ldrsb	w0, [x0]
  409528:	cmp	w0, #0x0
  40952c:	b.eq	40956c <ferror@plt+0x5d9c>  // b.none
  409530:	ldr	x0, [sp, #32]
  409534:	ldr	x0, [x0]
  409538:	ldr	x1, [sp, #56]
  40953c:	add	x0, x1, x0
  409540:	ldrsb	w0, [x0]
  409544:	mov	w1, w0
  409548:	ldr	x0, [sp, #24]
  40954c:	bl	403570 <strchr@plt>
  409550:	cmp	x0, #0x0
  409554:	b.ne	40956c <ferror@plt+0x5d9c>  // b.any
  409558:	ldr	x0, [sp, #40]
  40955c:	ldr	x1, [sp, #56]
  409560:	str	x1, [x0]
  409564:	mov	x0, #0x0                   	// #0
  409568:	b	4095bc <ferror@plt+0x5dec>
  40956c:	ldr	x0, [sp, #32]
  409570:	ldr	x0, [x0]
  409574:	ldr	x1, [sp, #56]
  409578:	add	x1, x1, x0
  40957c:	ldr	x0, [sp, #40]
  409580:	str	x1, [x0]
  409584:	b	4095b8 <ferror@plt+0x5de8>
  409588:	ldr	x1, [sp, #24]
  40958c:	ldr	x0, [sp, #56]
  409590:	bl	4036c0 <strcspn@plt>
  409594:	mov	x1, x0
  409598:	ldr	x0, [sp, #32]
  40959c:	str	x1, [x0]
  4095a0:	ldr	x0, [sp, #32]
  4095a4:	ldr	x0, [x0]
  4095a8:	ldr	x1, [sp, #56]
  4095ac:	add	x1, x1, x0
  4095b0:	ldr	x0, [sp, #40]
  4095b4:	str	x1, [x0]
  4095b8:	ldr	x0, [sp, #56]
  4095bc:	ldp	x29, x30, [sp], #64
  4095c0:	ret
  4095c4:	stp	x29, x30, [sp, #-48]!
  4095c8:	mov	x29, sp
  4095cc:	str	x0, [sp, #24]
  4095d0:	ldr	x0, [sp, #24]
  4095d4:	bl	403270 <fgetc@plt>
  4095d8:	str	w0, [sp, #44]
  4095dc:	ldr	w0, [sp, #44]
  4095e0:	cmn	w0, #0x1
  4095e4:	b.ne	4095f0 <ferror@plt+0x5e20>  // b.any
  4095e8:	mov	w0, #0x1                   	// #1
  4095ec:	b	409600 <ferror@plt+0x5e30>
  4095f0:	ldr	w0, [sp, #44]
  4095f4:	cmp	w0, #0xa
  4095f8:	b.ne	4095d0 <ferror@plt+0x5e00>  // b.any
  4095fc:	mov	w0, #0x0                   	// #0
  409600:	ldp	x29, x30, [sp], #48
  409604:	ret
  409608:	stp	x29, x30, [sp, #-64]!
  40960c:	mov	x29, sp
  409610:	stp	x19, x20, [sp, #16]
  409614:	adrp	x20, 41c000 <ferror@plt+0x18830>
  409618:	add	x20, x20, #0xd30
  40961c:	stp	x21, x22, [sp, #32]
  409620:	adrp	x21, 41c000 <ferror@plt+0x18830>
  409624:	add	x21, x21, #0xd28
  409628:	sub	x20, x20, x21
  40962c:	mov	w22, w0
  409630:	stp	x23, x24, [sp, #48]
  409634:	mov	x23, x1
  409638:	mov	x24, x2
  40963c:	bl	402ed0 <mnt_table_set_parser_errcb@plt-0x40>
  409640:	cmp	xzr, x20, asr #3
  409644:	b.eq	409670 <ferror@plt+0x5ea0>  // b.none
  409648:	asr	x20, x20, #3
  40964c:	mov	x19, #0x0                   	// #0
  409650:	ldr	x3, [x21, x19, lsl #3]
  409654:	mov	x2, x24
  409658:	add	x19, x19, #0x1
  40965c:	mov	x1, x23
  409660:	mov	w0, w22
  409664:	blr	x3
  409668:	cmp	x20, x19
  40966c:	b.ne	409650 <ferror@plt+0x5e80>  // b.any
  409670:	ldp	x19, x20, [sp, #16]
  409674:	ldp	x21, x22, [sp, #32]
  409678:	ldp	x23, x24, [sp, #48]
  40967c:	ldp	x29, x30, [sp], #64
  409680:	ret
  409684:	nop
  409688:	ret
  40968c:	nop
  409690:	adrp	x2, 41d000 <ferror@plt+0x19830>
  409694:	mov	x1, #0x0                   	// #0
  409698:	ldr	x2, [x2, #1136]
  40969c:	b	4030f0 <__cxa_atexit@plt>
  4096a0:	mov	x2, x1
  4096a4:	mov	x1, x0
  4096a8:	mov	w0, #0x0                   	// #0
  4096ac:	b	403720 <__xstat@plt>

Disassembly of section .fini:

00000000004096b0 <.fini>:
  4096b0:	stp	x29, x30, [sp, #-16]!
  4096b4:	mov	x29, sp
  4096b8:	ldp	x29, x30, [sp], #16
  4096bc:	ret
