# configuration file for uwfdtool 
# General configuration
# Modules:
# VME01: 1(PMT), 2, 5-13, 35
# VME02: 36, 16-25
# VME03: 14, 26-34
# VME04: 37-47
# Trigger & Inhibit:
# 1 - Main source - internal to everything
# 26, 36, 37 - local sources - FP to itself and BP
# All the rest: BP to itself and FP

Log:
{
	File = "";	// Log file name, stdout if empty
	Mask = 0x1F;	// Log mask: 1 - Fatal, 2 - Error, 4 - Warning, 8 - Info, 16 - Debug
};

#	configuration for data collection
Sink:
{
	Port = 41782;				// Data port 0xA336
	MyName = "dserver.danss.local";		// The server host name
	SlaveList = "vme01.danss.local vme02.danss.local vme03.danss.local vme04.danss.local";	// Crate host names list
	SlaveCMD = "cd bin;./uwfdtool";		// Command to start slave
	TriggerMaster = "0:1";			// Trigger master module and crate (index in slave list)
	LogFile = "dsink.log";			// dsink log file name
	LogTermCMD = "xterm -geometry 240x50+1500+0 -title DSINK_Log -e tail -f %s";	// start log view in a separate window. Argument - log file name
	DataDir = "/mnt/data/2016";		// directory to write data
	InitScript = "p * main.bin;w 500;i * general.conf";	// initialize modules
	StartScript = "y * * %s:%d";		// put vme into acquire mode. Agruments: server, port
	StopScript = "q";			// stop acquire mode
	InhibitScript = "m %d %d";		// arguments: module number and set/clear 
};

# Active modules
ModuleList = [1,  2,  5,  6,  7,  8,  9,  10, 11, 12,
              13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 
              24, 25, 26, 27, 28, 29, 30, 31, 32, 33,
              34, 35, 36, 37, 38, 39, 40, 41, 42, 43,
              44, 45, 46, 47];

#default module configuration
Def:
{
	MasterClockMux = 0;	// master clock multiplexer setting 
	MasterTrigMux = 7;	// master trigger multiplexer setting 
	MasterInhMux = 7;	// master inhibit multiplexer setting
	MasterClockDiv = 0;	// Mater clock divider (0 - 1, 1 - 2, 2 - 4, 3 - 8)
	MasterClockErc = 0;	// Mater clock edge control (0 - fast, 1 - medium, 2 - slow)
	SlaveClockFile = "Si5338-125MHz.h";	// Si5338 .h configuration file
	DAC = 0x3FFF;		// DAC setting 
	TrigOrTime = 10;	// Number of clocks to OR trigger sources
	TrigBlkTime = 75;	// Number of clocks to block trigger production
	TrigUserWord = 0;	// 15-bit user word to be put to trigger block
	FifoBegin = 0;		// Main FIFO start address in 8k blocks
	FifoEnd = 0xF000;	// Main FIFO end address in 8k blocks
	IODelay = 26;		// ADC data delay setting, must be error free +-5 delay taps
	ZeroSupThreshold = 8;	// Threshold for zero suppression in master trigger
	SelfTrigThreshold = 8;	// Threshold for self trigger
	SelfTriggerPrescale = 50000;	// Self trigger prescale
	WinLen = 50;		// Waveform window length
	TrigWinBegin = 100;	// Master trigger window begin delay
	SelfWinBegin = 25;	// Self trigger window begin delay
	SumWinBegin = 45;	// Trigger sum window begin delay
	ZSWinBegin = 0;		// Zero suppression window begin (from TrigWinBegin)		
	ZSWinEnd = 50;		// Zero suppression window end (from TrigWinBegin)
	SumDelay = 23;		// Delay of this X sum to be summed with other 3 X's
	MainTrigMask = [0x8000, 0x8000, 0x8000, 0x8000];	// Mask channels from master trigger
	SelfTrigMask = [0x8000, 0x8000, 0x8000, 0x8000];	// Mask channels from self trigger
	TrigSumMask =  [0xFFFF, 0xFFF0, 0xFFFF, 0xFFFF];	// Mask channels from trigger production sum
	InvertMask = [0, 0, 0, 0];	// Mask channels for invertion
	TrigHistMask = 0;
	MasterTrigThreshold = 50;	// Threshold for master trigger production
	TrigCoef = [1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000];
};

# Main source (PMT)
Dev001:
{
	MasterTrigMux = 3;	// master trigger multiplexer setting 
	MasterInhMux = 3;	// master inhibit multiplexer setting
	TrigGenMask = 1;	// Mask of slave xilinxes participating in trigger generation
	ZeroSupThreshold = 20;	// Threshold for zero suppression in master trigger
	SelfTrigThreshold = 100;// Threshold for self trigger
	SelfTriggerPrescale = 50000;	// Self trigger prescale
	WinLen = 100;		// Waveform window length
	TrigWinBegin = 100;	// Master trigger window begin delay
	SelfWinBegin = 45;	// Self trigger window begin delay
	SumWinBegin = 65;	// Trigger sum window begin delay
	ZSWinBegin = 20;	// Zero suppression window begin (from TrigWinBegin)		
	ZSWinEnd = 70;		// Zero suppression window end (from TrigWinBegin)
	MainTrigMask = [0x0000, 0x0000, 0x0000, 0x0000];	// Mask channels from master trigger
	SelfTrigMask = [0x0000, 0x0000, 0x0000, 0x0000];	// Mask channels from self trigger
	TrigSumMask =  [0x0000, 0x0000, 0x0000, 0x0000];	// Mask channels from trigger production sum
	TrigHistMask = 1;
	MasterTrigThreshold = 200;	// Threshold for master trigger production
};

# Local sources
Dev026:
{
	IODelay = 32;		// ADC data delay setting, must be error free +-5 delay taps
	MasterTrigMux = 5;	// master trigger multiplexer setting 
	MasterInhMux = 5;	// master inhibit multiplexer setting
};

Dev036:
{
	MasterTrigMux = 5;	// master trigger multiplexer setting 
	MasterInhMux = 5;	// master inhibit multiplexer setting
};

Dev037:
{
	MasterTrigMux = 5;	// master trigger multiplexer setting 
	MasterInhMux = 5;	// master inhibit multiplexer setting
};



Dev027:
{
	IODelay = 30;		// ADC data delay setting, must be error free +-5 delay taps
};

Dev042:
{
	IODelay = 28;		// ADC data delay setting, must be error free +-5 delay taps
};
