INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling conv_sysarr_dbbuf.cpp_pre.cpp.tb.cpp
   Compiling apatb_Conv_sysarr.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test Start
Kernel coreConv compelete !!!
Test Case 1 Complete
Kernel coreConv compelete !!!
Test Case 2 Complete
Kernel coreConv compelete !!!
Test Case 3 Complete
Kernel coreConv compelete !!!
Test Case 4 Complete
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_Conv_sysarr_top glbl -prj Conv_sysarr.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s Conv_sysarr -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_mux_42_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mux_42_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_fifo_w9_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w9_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w9_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_weight_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_weight_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_parent_loop_proc18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_parent_loop_proc18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_ama_addmuladd_9ns_9s_9s_9ns_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_ama_addmuladd_9ns_9s_9s_9ns_9_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module Conv_sysarr_ama_addmuladd_9ns_9s_9s_9ns_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_fifo_w7_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w7_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w7_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_parent_loop_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_parent_loop_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_bias_l2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_bias_l2_0_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_bias_l2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_output_l2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_output_l2_0_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_output_l2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_mac_muladd_8s_8s_32ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mac_muladd_8s_8s_32ns_32_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mac_muladd_8s_8s_32ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_udiv_32s_32ns_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_udiv_32s_32ns_32_36_seq_1_div_u
INFO: [VRFC 10-311] analyzing module Conv_sysarr_udiv_32s_32ns_32_36_seq_1_div
INFO: [VRFC 10-311] analyzing module Conv_sysarr_udiv_32s_32ns_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_runWeight2Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_runWeight2Reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module Conv_sysarr_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_runDataL2toL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_runDataL2toL1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_mul_8s_8s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mul_8s_8s_16_1_1_Multiplier_3
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mul_8s_8s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_param_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_param_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w8_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w8_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_bias_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_bias_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_mac_muladd_8s_8s_32ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mac_muladd_8s_8s_32ns_32_2_1_DSP48_3
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mac_muladd_8s_8s_32ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_parent_loop_proc20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_parent_loop_proc20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_fifo_w9_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w9_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w9_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_mac_muladd_9s_9s_9ns_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mac_muladd_9s_9s_9ns_9_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mac_muladd_9s_9s_9ns_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w32_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w32_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_data_l1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_data_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_data_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_parent_loop_proc19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_parent_loop_proc19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_mux_42_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mux_42_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mul_32ns_32ns_64_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_parent_loop_proc16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_parent_loop_proc16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_entry25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_entry25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_in_loop_LOOP_S_OUTER_output_l1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mul_32s_32s_32_1_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dataflow_parent_loop_proc17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_dataflow_parent_loop_proc17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_runSysArr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_runSysArr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_mul_9s_9s_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mul_9s_9s_9_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mul_9s_9s_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Conv_sysarr_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_runOutputL1toL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_runOutputL1toL2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_runSysArr_output_l1_local_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_runSysArr_output_l1_local_3_ram
INFO: [VRFC 10-311] analyzing module Conv_sysarr_runSysArr_output_l1_local_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/AESL_autofifo_conv_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_conv_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_fifo_w9_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w9_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module Conv_sysarr_fifo_w9_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_mul_30ns_32ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mul_30ns_32ns_62_1_1_Multiplier_4
INFO: [VRFC 10-311] analyzing module Conv_sysarr_mul_30ns_32ns_62_1_1
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Conv_sysarr_bias_l2_0_ram
Compiling module xil_defaultlib.Conv_sysarr_bias_l2_0(DataWidth=...
Compiling module xil_defaultlib.Conv_sysarr_output_l2_0_ram
Compiling module xil_defaultlib.Conv_sysarr_output_l2_0(DataWidt...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_in_loop_LOO...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_in_loop_LOO...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_in_loop_LOO...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_in_loop_LOO...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_in_loop_LOO...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_in_loop_LOO...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_in_loop_LOO...
Compiling module xil_defaultlib.Conv_sysarr_mul_9s_9s_9_1_1_Mult...
Compiling module xil_defaultlib.Conv_sysarr_mul_9s_9s_9_1_1(ID=1...
Compiling module xil_defaultlib.Conv_sysarr_mux_42_8_1_1(ID=1,di...
Compiling module xil_defaultlib.Conv_sysarr_mux_42_1_1_1(ID=1,di...
Compiling module xil_defaultlib.Conv_sysarr_ama_addmuladd_9ns_9n...
Compiling module xil_defaultlib.Conv_sysarr_ama_addmuladd_9ns_9n...
Compiling module xil_defaultlib.Conv_sysarr_runWeight2Reg
Compiling module xil_defaultlib.Conv_sysarr_mul_32ns_32ns_64_1_1...
Compiling module xil_defaultlib.Conv_sysarr_mul_32ns_32ns_64_1_1...
Compiling module xil_defaultlib.Conv_sysarr_mac_muladd_9s_9s_9ns...
Compiling module xil_defaultlib.Conv_sysarr_mac_muladd_9s_9s_9ns...
Compiling module xil_defaultlib.Conv_sysarr_ama_addmuladd_9ns_9s...
Compiling module xil_defaultlib.Conv_sysarr_ama_addmuladd_9ns_9s...
Compiling module xil_defaultlib.Conv_sysarr_runDataL2toL1
Compiling module xil_defaultlib.Conv_sysarr_runSysArr_output_l1_...
Compiling module xil_defaultlib.Conv_sysarr_runSysArr_output_l1_...
Compiling module xil_defaultlib.Conv_sysarr_mul_32s_32s_32_1_1_M...
Compiling module xil_defaultlib.Conv_sysarr_mul_32s_32s_32_1_1(I...
Compiling module xil_defaultlib.Conv_sysarr_mul_8s_8s_16_1_1_Mul...
Compiling module xil_defaultlib.Conv_sysarr_mul_8s_8s_16_1_1(ID=...
Compiling module xil_defaultlib.Conv_sysarr_mac_muladd_8s_8s_32n...
Compiling module xil_defaultlib.Conv_sysarr_mac_muladd_8s_8s_32n...
Compiling module xil_defaultlib.Conv_sysarr_mac_muladd_8s_8s_32n...
Compiling module xil_defaultlib.Conv_sysarr_mac_muladd_8s_8s_32n...
Compiling module xil_defaultlib.Conv_sysarr_runSysArr
Compiling module xil_defaultlib.Conv_sysarr_runOutputL1toL2
Compiling module xil_defaultlib.Conv_sysarr_fifo_w9_d2_S_shiftRe...
Compiling module xil_defaultlib.Conv_sysarr_fifo_w9_d2_S
Compiling module xil_defaultlib.Conv_sysarr_fifo_w7_d2_S_shiftRe...
Compiling module xil_defaultlib.Conv_sysarr_fifo_w7_d2_S
Compiling module xil_defaultlib.Conv_sysarr_fifo_w32_d2_S_shiftR...
Compiling module xil_defaultlib.Conv_sysarr_fifo_w32_d2_S
Compiling module xil_defaultlib.Conv_sysarr_fifo_w32_d3_S_shiftR...
Compiling module xil_defaultlib.Conv_sysarr_fifo_w32_d3_S
Compiling module xil_defaultlib.Conv_sysarr_fifo_w9_d4_S_shiftRe...
Compiling module xil_defaultlib.Conv_sysarr_fifo_w9_d4_S
Compiling module xil_defaultlib.Conv_sysarr_fifo_w9_d3_S_shiftRe...
Compiling module xil_defaultlib.Conv_sysarr_fifo_w9_d3_S
Compiling module xil_defaultlib.Conv_sysarr_fifo_w8_d2_S_shiftRe...
Compiling module xil_defaultlib.Conv_sysarr_fifo_w8_d2_S
Compiling module xil_defaultlib.Conv_sysarr_dataflow_in_loop_LOO...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_parent_loop...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_parent_loop...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_parent_loop...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_parent_loop...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_parent_loop...
Compiling module xil_defaultlib.Conv_sysarr_dataflow_parent_loop...
Compiling module xil_defaultlib.Conv_sysarr_udiv_32s_32ns_32_36_...
Compiling module xil_defaultlib.Conv_sysarr_udiv_32s_32ns_32_36_...
Compiling module xil_defaultlib.Conv_sysarr_udiv_32s_32ns_32_36_...
Compiling module xil_defaultlib.Conv_sysarr_mul_30ns_32ns_62_1_1...
Compiling module xil_defaultlib.Conv_sysarr_mul_30ns_32ns_62_1_1...
Compiling module xil_defaultlib.Conv_sysarr
Compiling module xil_defaultlib.AESL_autofifo_param_in_V
Compiling module xil_defaultlib.AESL_autofifo_bias_in_V
Compiling module xil_defaultlib.AESL_autofifo_weight_in_V
Compiling module xil_defaultlib.AESL_autofifo_data_in_V
Compiling module xil_defaultlib.AESL_autofifo_conv_out_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_Conv_sysarr_top
Compiling module work.glbl
Built simulation snapshot Conv_sysarr

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/xsim.dir/Conv_sysarr/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/xsim.dir/Conv_sysarr/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jan 22 00:49:47 2022. For additional details about this file, please refer to the WebTalk help file at /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jan 22 00:49:47 2022...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Conv_sysarr/xsim_script.tcl
# xsim {Conv_sysarr} -autoloadwcfg -tclbatch {Conv_sysarr.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source Conv_sysarr.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set conv_out_group [add_wave_group conv_out(fifo) -into $coutputgroup]
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/conv_out_V_write -into $conv_out_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/conv_out_V_full_n -into $conv_out_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/conv_out_V_din -into $conv_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set data_in_group [add_wave_group data_in(fifo) -into $cinputgroup]
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/data_in_V_read -into $data_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/data_in_V_empty_n -into $data_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/data_in_V_dout -into $data_in_group -radix hex
## set weight_in_group [add_wave_group weight_in(fifo) -into $cinputgroup]
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/weight_in_V_read -into $weight_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/weight_in_V_empty_n -into $weight_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/weight_in_V_dout -into $weight_in_group -radix hex
## set bias_in_group [add_wave_group bias_in(fifo) -into $cinputgroup]
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/bias_in_V_read -into $bias_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/bias_in_V_empty_n -into $bias_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/bias_in_V_dout -into $bias_in_group -radix hex
## set param_in_group [add_wave_group param_in(fifo) -into $cinputgroup]
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/param_in_V_read -into $param_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/param_in_V_empty_n -into $param_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/param_in_V_dout -into $param_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_start -into $blocksiggroup
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_done -into $blocksiggroup
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_idle -into $blocksiggroup
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_Conv_sysarr_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_Conv_sysarr_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_Conv_sysarr_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_Conv_sysarr_top/LENGTH_param_in_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_Conv_sysarr_top/LENGTH_bias_in_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_Conv_sysarr_top/LENGTH_weight_in_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_Conv_sysarr_top/LENGTH_data_in_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_Conv_sysarr_top/LENGTH_conv_out_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_conv_out_group [add_wave_group conv_out(fifo) -into $tbcoutputgroup]
## add_wave /apatb_Conv_sysarr_top/conv_out_V_write -into $tb_conv_out_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/conv_out_V_full_n -into $tb_conv_out_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/conv_out_V_din -into $tb_conv_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_data_in_group [add_wave_group data_in(fifo) -into $tbcinputgroup]
## add_wave /apatb_Conv_sysarr_top/data_in_V_read -into $tb_data_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/data_in_V_empty_n -into $tb_data_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/data_in_V_dout -into $tb_data_in_group -radix hex
## set tb_weight_in_group [add_wave_group weight_in(fifo) -into $tbcinputgroup]
## add_wave /apatb_Conv_sysarr_top/weight_in_V_read -into $tb_weight_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/weight_in_V_empty_n -into $tb_weight_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/weight_in_V_dout -into $tb_weight_in_group -radix hex
## set tb_bias_in_group [add_wave_group bias_in(fifo) -into $tbcinputgroup]
## add_wave /apatb_Conv_sysarr_top/bias_in_V_read -into $tb_bias_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/bias_in_V_empty_n -into $tb_bias_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/bias_in_V_dout -into $tb_bias_in_group -radix hex
## set tb_param_in_group [add_wave_group param_in(fifo) -into $tbcinputgroup]
## add_wave /apatb_Conv_sysarr_top/param_in_V_read -into $tb_param_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/param_in_V_empty_n -into $tb_param_in_group -color #ffff00 -radix hex
## add_wave /apatb_Conv_sysarr_top/param_in_V_dout -into $tb_param_in_group -radix hex
## save_wave_config Conv_sysarr.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [n/a] @ "1125000"
// RTL Simulation : 1 / 4 [n/a] @ "28725000"
// RTL Simulation : 2 / 4 [n/a] @ "56315000"
// RTL Simulation : 3 / 4 [n/a] @ "83905000"
// RTL Simulation : 4 / 4 [n/a] @ "111495000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 111535 ns : File "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr.autotb.v" Line 437
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jan 22 00:49:54 2022...
Test Start
Test Case 1 Complete
Test Case 2 Complete
Test Case 3 Complete
Test Case 4 Complete
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
