# NASSCOM-VSD-SoC-design
This repository documents my learning, assignments, and hands-on projects from the NASSCOMâ€“VSD SoC Design Program, covering the complete RTL-to-GDSII flow. It includes Verilog RTL, synthesis, timing analysis, physical design, floorplan,placement ,routing and DRC/LVS using open-source EDA tools.
