INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/reports/link
	Log files: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/vadd.hw.run1.xclbin.link_summary, at Fri Mar 25 00:39:18 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Mar 25 00:39:18 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/reports/link/v++_link_vadd.hw.run1_guidance.html', at Fri Mar 25 00:39:19 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u50_gen3x16_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [00:39:23] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/vadd.hw.xo -keep --config /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int --temp_dir /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Mar 25 00:39:24 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/vadd.hw.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [00:39:25] build_xd_ip_db started: /opt/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/hw.hpfm -clkid 0 -ip /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [00:39:29] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.117 ; gain = 0.000 ; free physical = 38636 ; free virtual = 251759
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [00:39:29] cfgen started: /opt/Xilinx/Vitis/2021.2/bin/cfgen  -nk vadd:12:vadd_1.vadd_2.vadd_3.vadd_4.vadd_5.vadd_6.vadd_7.vadd_8.vadd_9.vadd_10.vadd_11.vadd_12 -slr vadd_1:SLR0 -slr vadd_2:SLR0 -slr vadd_3:SLR0 -slr vadd_4:SLR0 -slr vadd_5:SLR0 -slr vadd_6:SLR0 -slr vadd_7:SLR1 -slr vadd_8:SLR1 -slr vadd_9:SLR1 -slr vadd_10:SLR1 -slr vadd_11:SLR1 -slr vadd_12:SLR1 -sp vadd_1.m_axi_gmem:HBM[0] -sp vadd_2.m_axi_gmem:HBM[1] -sp vadd_3.m_axi_gmem:HBM[2] -sp vadd_4.m_axi_gmem:HBM[3] -sp vadd_5.m_axi_gmem:HBM[4] -sp vadd_6.m_axi_gmem:HBM[5] -sp vadd_7.m_axi_gmem:HBM[6] -sp vadd_8.m_axi_gmem:HBM[7] -sp vadd_9.m_axi_gmem:HBM[8] -sp vadd_10.m_axi_gmem:HBM[9] -sp vadd_11.m_axi_gmem:HBM[10] -sp vadd_12.m_axi_gmem:HBM[11] -dmclkid 0 -r /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 12  {vadd_1 vadd_2 vadd_3 vadd_4 vadd_5 vadd_6 vadd_7 vadd_8 vadd_9 vadd_10 vadd_11 vadd_12}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: m_axi_gmem, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: vadd_2, k_port: m_axi_gmem, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: vadd_3, k_port: m_axi_gmem, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: vadd_4, k_port: m_axi_gmem, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: vadd_5, k_port: m_axi_gmem, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: vadd_6, k_port: m_axi_gmem, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: vadd_7, k_port: m_axi_gmem, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: vadd_8, k_port: m_axi_gmem, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: vadd_9, k_port: m_axi_gmem, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: vadd_10, k_port: m_axi_gmem, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: vadd_11, k_port: m_axi_gmem, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: vadd_12, k_port: m_axi_gmem, sptag: HBM[11]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: vadd_1, SLR: SLR0
INFO: [CFGEN 83-0]   instance: vadd_10, SLR: SLR1
INFO: [CFGEN 83-0]   instance: vadd_11, SLR: SLR1
INFO: [CFGEN 83-0]   instance: vadd_12, SLR: SLR1
INFO: [CFGEN 83-0]   instance: vadd_2, SLR: SLR0
INFO: [CFGEN 83-0]   instance: vadd_3, SLR: SLR0
INFO: [CFGEN 83-0]   instance: vadd_4, SLR: SLR0
INFO: [CFGEN 83-0]   instance: vadd_5, SLR: SLR0
INFO: [CFGEN 83-0]   instance: vadd_6, SLR: SLR0
INFO: [CFGEN 83-0]   instance: vadd_7, SLR: SLR1
INFO: [CFGEN 83-0]   instance: vadd_8, SLR: SLR1
INFO: [CFGEN 83-0]   instance: vadd_9, SLR: SLR1
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.in1 to HBM[0] for directive vadd_1.m_axi_gmem:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.in2 to HBM[0] for directive vadd_1.m_axi_gmem:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out to HBM[0] for directive vadd_1.m_axi_gmem:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_2.in1 to HBM[1] for directive vadd_2.m_axi_gmem:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_2.in2 to HBM[1] for directive vadd_2.m_axi_gmem:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_2.out to HBM[1] for directive vadd_2.m_axi_gmem:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_3.in1 to HBM[2] for directive vadd_3.m_axi_gmem:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_3.in2 to HBM[2] for directive vadd_3.m_axi_gmem:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_3.out to HBM[2] for directive vadd_3.m_axi_gmem:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_4.in1 to HBM[3] for directive vadd_4.m_axi_gmem:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_4.in2 to HBM[3] for directive vadd_4.m_axi_gmem:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_4.out to HBM[3] for directive vadd_4.m_axi_gmem:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_5.in1 to HBM[4] for directive vadd_5.m_axi_gmem:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_5.in2 to HBM[4] for directive vadd_5.m_axi_gmem:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_5.out to HBM[4] for directive vadd_5.m_axi_gmem:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_6.in1 to HBM[5] for directive vadd_6.m_axi_gmem:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_6.in2 to HBM[5] for directive vadd_6.m_axi_gmem:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_6.out to HBM[5] for directive vadd_6.m_axi_gmem:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_7.in1 to HBM[6] for directive vadd_7.m_axi_gmem:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_7.in2 to HBM[6] for directive vadd_7.m_axi_gmem:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_7.out to HBM[6] for directive vadd_7.m_axi_gmem:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_8.in1 to HBM[7] for directive vadd_8.m_axi_gmem:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_8.in2 to HBM[7] for directive vadd_8.m_axi_gmem:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_8.out to HBM[7] for directive vadd_8.m_axi_gmem:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_9.in1 to HBM[8] for directive vadd_9.m_axi_gmem:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_9.in2 to HBM[8] for directive vadd_9.m_axi_gmem:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_9.out to HBM[8] for directive vadd_9.m_axi_gmem:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_10.in1 to HBM[9] for directive vadd_10.m_axi_gmem:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_10.in2 to HBM[9] for directive vadd_10.m_axi_gmem:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_10.out to HBM[9] for directive vadd_10.m_axi_gmem:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_11.in1 to HBM[10] for directive vadd_11.m_axi_gmem:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_11.in2 to HBM[10] for directive vadd_11.m_axi_gmem:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_11.out to HBM[10] for directive vadd_11.m_axi_gmem:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_12.in1 to HBM[11] for directive vadd_12.m_axi_gmem:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_12.in2 to HBM[11] for directive vadd_12.m_axi_gmem:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_12.out to HBM[11] for directive vadd_12.m_axi_gmem:HBM[11]
INFO: [SYSTEM_LINK 82-37] [00:39:32] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.117 ; gain = 0.000 ; free physical = 38633 ; free virtual = 251757
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [00:39:32] cf2bd started: /opt/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/_sysl/.xsd --temp_dir /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link --output_dir /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [00:39:37] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2148.117 ; gain = 0.000 ; free physical = 38628 ; free virtual = 251756
INFO: [v++ 60-1441] [00:39:37] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2135.906 ; gain = 0.000 ; free physical = 38667 ; free virtual = 251795
INFO: [v++ 60-1443] [00:39:37] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/sdsl.dat -rtd /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/cf2sw.rtd -nofilter /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/cf2sw_full.rtd -xclbin /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/xclbin_orig.xml -o /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/run_link
INFO: [v++ 60-1441] [00:39:42] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2135.906 ; gain = 0.000 ; free physical = 38512 ; free virtual = 251641
INFO: [v++ 60-1443] [00:39:42] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/run_link
INFO: [v++ 60-1441] [00:39:43] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2135.906 ; gain = 0.000 ; free physical = 38503 ; free virtual = 251632
INFO: [v++ 60-1443] [00:39:43] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 --remote_ip_cache /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/.ipcache -s --output_dir /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int --log_dir /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/logs/link --report_dir /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/reports/link --config /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/vplConfig.ini -k /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link --no-info --iprepo /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/run_link/vpl.pb /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/vivado/vpl/.local/hw_platform
[00:40:13] Run vpl: Step create_project: Started
Creating Vivado project.
[00:40:19] Run vpl: Step create_project: Completed
[00:40:19] Run vpl: Step create_bd: Started
[00:41:30] Run vpl: Step create_bd: Completed
[00:41:30] Run vpl: Step update_bd: Started
[00:41:31] Run vpl: Step update_bd: Completed
[00:41:31] Run vpl: Step generate_target: Started
[00:42:48] Run vpl: Step generate_target: RUNNING...
[00:43:45] Run vpl: Step generate_target: Completed
[00:43:45] Run vpl: Step config_hw_runs: Started
[00:43:53] Run vpl: Step config_hw_runs: Completed
[00:43:53] Run vpl: Step synth: Started
[00:44:26] Block-level synthesis in progress, 0 of 17 jobs complete, 4 jobs running.
[00:44:57] Block-level synthesis in progress, 0 of 17 jobs complete, 4 jobs running.
[00:45:28] Block-level synthesis in progress, 2 of 17 jobs complete, 2 jobs running.
[00:45:59] Block-level synthesis in progress, 3 of 17 jobs complete, 1 job running.
[00:46:30] Block-level synthesis in progress, 4 of 17 jobs complete, 1 job running.
[00:47:01] Block-level synthesis in progress, 4 of 17 jobs complete, 1 job running.
[00:47:32] Block-level synthesis in progress, 4 of 17 jobs complete, 1 job running.
[00:48:04] Block-level synthesis in progress, 5 of 17 jobs complete, 1 job running.
[00:48:35] Block-level synthesis in progress, 5 of 17 jobs complete, 1 job running.
[00:49:06] Block-level synthesis in progress, 5 of 17 jobs complete, 1 job running.
[00:49:19] Run vpl: Step synth: Completed
[00:49:19] Run vpl: Step impl: Started
[00:57:38] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 17m 53s 

[00:57:38] Starting logic optimization..
[00:58:40] Phase 1 Retarget
[00:59:11] Phase 2 Constant propagation
[00:59:11] Phase 3 Sweep
[00:59:42] Phase 4 BUFG optimization
[01:00:14] Phase 5 Shift Register Optimization
[01:00:14] Phase 6 Post Processing Netlist
[01:02:18] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 40s 

[01:02:18] Starting logic placement..
[01:03:21] Phase 1 Placer Initialization
[01:03:21] Phase 1.1 Placer Initialization Netlist Sorting
[01:06:27] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[01:06:58] Phase 1.3 Build Placer Netlist Model
[01:09:03] Phase 1.4 Constrain Clocks/Macros
[01:09:03] Phase 2 Global Placement
[01:09:03] Phase 2.1 Floorplanning
[01:09:34] Phase 2.1.1 Partition Driven Placement
[01:09:34] Phase 2.1.1.1 PBP: Partition Driven Placement
[01:11:08] Phase 2.1.1.2 PBP: Clock Region Placement
[01:11:39] Phase 2.1.1.3 PBP: Discrete Incremental
[01:11:39] Phase 2.1.1.4 PBP: Compute Congestion
[01:11:39] Phase 2.1.1.5 PBP: Macro Placement
[01:12:10] Phase 2.1.1.6 PBP: UpdateTiming
[01:12:10] Phase 2.1.1.7 PBP: Add part constraints
[01:12:10] Phase 2.2 Physical Synthesis After Floorplan
[01:13:13] Phase 2.3 Update Timing before SLR Path Opt
[01:13:13] Phase 2.4 Post-Processing in Floorplanning
[01:13:13] Phase 2.5 Global Placement Core
[01:23:39] Phase 2.5.1 Physical Synthesis In Placer
[01:27:49] Phase 3 Detail Placement
[01:27:49] Phase 3.1 Commit Multi Column Macros
[01:27:49] Phase 3.2 Commit Most Macros & LUTRAMs
[01:29:23] Phase 3.3 Small Shape DP
[01:29:23] Phase 3.3.1 Small Shape Clustering
[01:29:54] Phase 3.3.2 Flow Legalize Slice Clusters
[01:29:54] Phase 3.3.3 Slice Area Swap
[01:31:28] Phase 3.4 Place Remaining
[01:31:28] Phase 3.5 Re-assign LUT pins
[01:32:00] Phase 3.6 Pipeline Register Optimization
[01:32:00] Phase 3.7 Fast Optimization
[01:33:02] Phase 4 Post Placement Optimization and Clean-Up
[01:33:02] Phase 4.1 Post Commit Optimization
[01:34:36] Phase 4.1.1 Post Placement Optimization
[01:34:36] Phase 4.1.1.1 BUFG Insertion
[01:34:36] Phase 1 Physical Synthesis Initialization
[01:35:07] Phase 4.1.1.2 BUFG Replication
[01:35:07] Phase 4.1.1.3 Post Placement Timing Optimization
[01:42:56] Phase 4.1.1.4 Replication
[01:44:30] Phase 4.2 Post Placement Cleanup
[01:44:30] Phase 4.3 Placer Reporting
[01:44:30] Phase 4.3.1 Print Estimated Congestion
[01:45:01] Phase 4.4 Final Placement Cleanup
[01:48:09] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 45m 50s 

[01:48:09] Starting logic routing..
[01:49:11] Phase 1 Build RT Design
[01:51:17] Phase 2 Router Initialization
[01:51:17] Phase 2.1 Fix Topology Constraints
[01:52:53] Phase 2.2 Pre Route Cleanup
[01:52:53] Phase 2.3 Global Clock Net Routing
[01:53:25] Phase 2.4 Update Timing
[01:56:04] Phase 2.5 Update Timing for Bus Skew
[01:56:04] Phase 2.5.1 Update Timing
[01:57:08] Phase 3 Initial Routing
[01:57:08] Phase 3.1 Global Routing
[01:58:12] Phase 4 Rip-up And Reroute
[01:58:12] Phase 4.1 Global Iteration 0
[02:05:40] Phase 4.2 Global Iteration 1
[02:09:23] Phase 4.3 Global Iteration 2
[02:12:35] Phase 4.4 Global Iteration 3
[02:17:54] Phase 4.5 Global Iteration 4
[02:19:30] Phase 5 Delay and Skew Optimization
[02:19:30] Phase 5.1 Delay CleanUp
[02:19:30] Phase 5.1.1 Update Timing
[02:20:34] Phase 5.1.2 Update Timing
[02:21:06] Phase 5.2 Clock Skew Optimization
[02:21:38] Phase 6 Post Hold Fix
[02:21:38] Phase 6.1 Hold Fix Iter
[02:21:38] Phase 6.1.1 Update Timing
[02:23:14] Phase 7 Leaf Clock Prog Delay Opt
[02:24:50] Phase 7.1 Hold Fix Iter
[02:24:50] Phase 7.1.1 Update Timing
[02:25:53] Phase 7.2 Additional Hold Fix
[02:28:01] Phase 8 Route finalize
[02:28:01] Phase 9 Verifying routed nets
[02:28:33] Phase 10 Depositing Routes
[02:29:05] Phase 11 Resolve XTalk
[02:29:05] Phase 12 Post Router Timing
[02:30:09] Phase 13 Physical Synthesis in Router
[02:30:09] Phase 13.1 Physical Synthesis Initialization
[02:31:45] Phase 13.2 Critical Path Optimization
[02:32:17] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 44m 08s 

[02:32:17] Starting bitstream generation..
[02:44:05] Creating bitmap...
[02:49:56] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[02:49:56] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 17m 39s 
[02:50:48] Run vpl: Step impl: Completed
[02:50:50] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [02:50:51] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:25 ; elapsed = 02:11:09 . Memory (MB): peak = 2135.906 ; gain = 0.000 ; free physical = 36995 ; free virtual = 251911
INFO: [v++ 60-1443] [02:50:51] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/address_map.xml -sdsl /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/sdsl.dat -xclbin /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/xclbin_orig.xml -rtd /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/vadd.hw.run1.rtd -o /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/vadd.hw.run1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [02:50:56] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2135.906 ; gain = 0.000 ; free physical = 36993 ; free virtual = 251909
INFO: [v++ 60-1443] [02:50:56] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/vadd.hw.run1.rtd --append-section :JSON:/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/vadd.hw.run1_xml.rtd --add-section BUILD_METADATA:JSON:/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/vadd.hw.run1_build.rtd --add-section EMBEDDED_METADATA:RAW:/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/vadd.hw.run1.xml --add-section SYSTEM_METADATA:RAW:/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/vadd.hw.run1.xclbin
INFO: [v++ 60-1454] Run Directory: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-09 05:06:49
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 47493260 bytes
Format : RAW
File   : '/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/vadd.hw.run1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3371 bytes
Format : JSON
File   : '/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/vadd.hw.run1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 9156 bytes
Format : RAW
File   : '/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/vadd.hw.run1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 35089 bytes
Format : RAW
File   : '/users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (47578673 bytes) to the output file: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/vadd.hw.run1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:50:57] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2135.906 ; gain = 0.000 ; free physical = 36948 ; free virtual = 251910
INFO: [v++ 60-1443] [02:50:57] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/vadd.hw.run1.xclbin.info --input /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/vadd.hw.run1.xclbin
INFO: [v++ 60-1454] Run Directory: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/run_link
INFO: [v++ 60-1441] [02:50:57] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2135.906 ; gain = 0.000 ; free physical = 36944 ; free virtual = 251906
INFO: [v++ 60-1443] [02:50:57] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/link/run_link
INFO: [v++ 60-1441] [02:50:57] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2135.906 ; gain = 0.000 ; free physical = 36944 ; free virtual = 251906
INFO: [v++ 60-2331] SLR0 was specfied for compute unit vadd_1, and verified as such in implementation.
INFO: [v++ 60-2331] SLR1 was specfied for compute unit vadd_10, and verified as such in implementation.
INFO: [v++ 60-2331] SLR1 was specfied for compute unit vadd_11, and verified as such in implementation.
INFO: [v++ 60-2331] SLR1 was specfied for compute unit vadd_12, and verified as such in implementation.
INFO: [v++ 60-2331] SLR0 was specfied for compute unit vadd_2, and verified as such in implementation.
INFO: [v++ 60-2331] SLR0 was specfied for compute unit vadd_3, and verified as such in implementation.
INFO: [v++ 60-2331] SLR0 was specfied for compute unit vadd_4, and verified as such in implementation.
INFO: [v++ 60-2331] SLR0 was specfied for compute unit vadd_5, and verified as such in implementation.
INFO: [v++ 60-2331] SLR0 was specfied for compute unit vadd_6, and verified as such in implementation.
INFO: [v++ 60-2331] SLR1 was specfied for compute unit vadd_7, and verified as such in implementation.
INFO: [v++ 60-2331] SLR1 was specfied for compute unit vadd_8, and verified as such in implementation.
INFO: [v++ 60-2331] SLR1 was specfied for compute unit vadd_9, and verified as such in implementation.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/reports/link/system_estimate_vadd.hw.run1.xtxt
INFO: [v++ 60-586] Created /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/vadd.hw.run1.ltx
INFO: [v++ 60-586] Created vadd.hw.run1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/reports/link/v++_link_vadd.hw.run1_guidance.html
	Timing Report: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/logs/link/vivado.log
	Steps Log File: /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /users/course/2022S/HLS17000000/g110061571/LAB_A/reference-files/vadd.hw.run1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 11m 57s
INFO: [v++ 60-1653] Closing dispatch client.
