;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-60
	MOV @-7, <-20
	DJN -1, @-20
	SUB 100, -100
	SPL 0, <-2
	ADD 270, 1
	SPL -100, -600
	DJN -1, @-20
	SUB -7, <-420
	SPL -100, -600
	JMP <121, 103
	JMP <121, 103
	JMN -1, @-20
	SUB @121, 103
	SLT 0, @2
	SUB @121, 103
	SUB @127, 126
	SUB @127, 126
	SUB 100, -100
	SUB 100, -100
	SUB -7, <-620
	JMP <121, 103
	SUB @127, 100
	ADD @121, 108
	ADD @121, 108
	ADD @121, 108
	SUB @121, 106
	ADD @121, 108
	CMP -100, -600
	ADD @20, @10
	JMN -1, @-20
	CMP 0, <-420
	CMP 0, <-420
	JMP <127, 100
	SUB @127, 100
	CMP @127, 100
	SLT 210, 60
	SUB @120, 0
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB @127, 100
	SUB -100, -600
	CMP @127, 100
	ADD -1, <-23
	CMP -7, <-420
	SUB -100, -600
	SUB -100, -600
