<root><simulation><result_generated_time />2023-05-12 22:42:04<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />231211008<total_data_size_element />{'W': 1179648, 'I': 65536, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 3528.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/94</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [441, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('FY', 3)], [('FX', 3)]], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('FX', 3), ('OX', 7)]], [], []]<O />[[[('FY', 3)], [('FX', 3)]], [[('OY', 7)], [('OX', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 8), ('OX', 2)], [('C', 256), ('OY', 2), ('K', 16)], []]<I />[[('K', 4), ('K', 8), ('OX', 2)], [('C', 256), ('OY', 2), ('K', 16)], []]<O />[[('K', 4), ('K', 8), ('OX', 2), ('C', 256)], [('OY', 2), ('K', 16)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 2, 2, 1], 'I': [5.44, 36.0, 18.0, 1.0], 'O': [9.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [256, 9437184, 9437184], 'I': [16, 524288, 524288], 'O': [512, 802816, 802816], 'O_partial': [512, 0, 0], 'O_final': [0, 802816, 802816]}<actual_mem_utilization_individual />{'W': [0.5, 0.28, 0.0], 'I': [0.03, 0.02, 0.0], 'O': [1.0, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.32, 0.0], 'I': [0.03, 0.32, 0.0], 'O': [1.0, 0.32, 0.0]}<effective_mem_size_bit />{'W': [256, 589824, 9437184], 'I': [16, 524288, 524288], 'O': [512, 401408, 802816], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 802816]}<total_unit_count />{'W': [441, 9, 1, 1], 'I': [441, 441, 1, 1], 'O': [441, 49, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [81, 81, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [5.444444444444445, 5.444444444444445, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4718592, 2359296], [2359296, 1179648], [1179648, 0]]<I />[[7225344, 6422528], [1179648, 65536], [65536, 0]]<O />[[(25589760, 25690112), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(25589760, 25690112), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[589824, 294912], [36864, 18432], [4608, 0]]<I />[[903168, 802816], [18432, 1024], [256, 0]]<O />[[(3198720, 3211264), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([3198720, 3211264], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />231211008<idle />305659904</mac_count></basic_info><energy><total_energy />520728350.4<mem_energy_breakdown><W />[305.7, 5593.5, 6137.2]<I />[596.2, 2035.6, 341.0]<O />[2249.8, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />505427263.5<idle_MAC />15282995.2<total />520710258.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4153<utilization_without_data_loading />0.4307<utilization_spatial />0.4307<utilization_temporal_with_data_loading />0.9642<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />543747<latency_cycle_without_data_loading />524288<ideal_computing_cycle />524288<data_loading><load_cycle_total />19459<load_cycle_individual />{'W': [5, 18432, 0], 'I': [3, 1024, 0]}<load_cycle_combined />{'W': 18432, 'I': 1024}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-524287], [-491460, -491460], [-524288, -524288]], 'I': [[-524287], [-524224, -499651], [-524288, -524288]], 'O': [[-524288], [-1792, -480], [-522720, -523896]]}<mem_stall_cycle_shared />{'W': [[-524287], [-491460, 0], [0, 0]], 'I': [[-524287], [-524224, 0], [0, 0]], 'O': [[-524288], [-1792, -480], [-522720, -523896]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 9437184, 9437184], 'I': [16, 524288, 524288], 'O': [512, 802816, 802816], 'O_partial': [512, 0, 0], 'O_final': [0, 802816, 802816]}<data_size_each_level_total />{'W': [2304, 9437184, 9437184], 'I': [1296, 524288, 524288], 'O': [25088, 802816, 802816]}<loop_cycles_each_level />{'W': [64, 524288, 524288], 'I': [64, 524288, 524288], 'O': [16384, 524288, 524288]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [1, 16, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [36.0, 18.0], [18.0, 18.0]], 'I': [[8.0, 0.2], [20.2, 1.0], [1.0, 1.0]], 'O': [[8.0, 0.0], [1.5, 1.5], [1.5, 1.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 18.0], [18.0, 18.0]], 'I': [[8.0, 0.2], [20.2, 16.0], [16.0, 1.0]], 'O': [[8.0, 8.0], [392.0, 1.5], [1.5, 1.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [36.0, 18.0], [18.0, 0]], 'I': [[8.0, 0.2], [20.2, 1.0], [1.0, 0]], 'O': [[8.0, 8.0], [392.0, 1.5], [1.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [57.8, 411.0], [19.0, 1.5]], 'I': [[8.0, 0.2], [57.8, 411.0], [19.0, 1.5]], 'O': [[8.0, 8.0], [57.8, 411.0], [19.0, 1.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 524288], [64, 64, 8192], [524288, 524288, 1]], 'I': [[1, 1, 524288], [64, 64, 8192], [524288, 524288, 1]], 'O': [[1, 1, 524288], [64, 16384, 32], [524288, 524288, 1]]}<trans_time_real />{'W': [[0, 1, 524288], [[4, 64, 8192], [4, 64, 8192]], [[18432, 524288, 1], [4608, 524288, 1]]], 'I': [[0, 1, 524288], [[0, 64, 8192], [3, 64, 8192]], [[1024, 524288, 1], [256, 524288, 1]]], 'O': [[0, 1, 524288], [[8, 16384, 32], [49, 16384, 32]], [[1568, 524288, 1], [392, 524288, 1]]]}<single_stall_cycle />{'W': [[-1], [-60, -60], [-505856, -519680]], 'I': [[-1], [-64, -61], [-523264, -524032]], 'O': [[-1], [-56, -15], [-522720, -523896]]}<single_stall_count />{'W': [524287, 8191, 0], 'I': [524287, 8191, 0], 'O': [524288, 32, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}, 1: {'W': [32764, 0], 'I': [24573, 0], 'O': [1568, 1568]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-524288, -524288], [-522720, -524288]], 1: [[-466951, -524288], [-522720, -522720]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />1</simulation></root>