# CV32E40P Excelæ–‡æ¡£å®ä¾‹è§£æ

æœ¬æ–‡æ¡£æä¾›CV32E40Pé¡¹ç›®ä¸­å…³é”®ExceléªŒè¯è®¡åˆ’æ–‡æ¡£çš„å…·ä½“å†…å®¹åˆ†æï¼Œä½œä¸ºå­¦ä¹ å’Œå¤ç”¨çš„å®é™…å‚è€ƒã€‚

## ğŸ“Š æ–‡æ¡£åˆ†æè¯´æ˜

**é‡è¦è¯´æ˜ï¼š** ç”±äºExcelæ–‡æ¡£çš„äºŒè¿›åˆ¶æ ¼å¼æ— æ³•ç›´æ¥æŸ¥çœ‹å…·ä½“å†…å®¹ï¼Œæœ¬åˆ†æåŸºäºï¼š
1. æ–‡æ¡£å¤§å°å’Œå¤æ‚åº¦æ¨æ–­
2. CORE-Vé¡¹ç›®çš„æ ‡å‡†æ¨¡æ¿ç»“æ„
3. VerificationPlanning101.mdçš„å®˜æ–¹æŒ‡å¯¼
4. ç›¸å…³åŠŸèƒ½è§„èŒƒçš„éªŒè¯éœ€æ±‚

## ğŸ”§ CV32E40P_OBI_VerifPlan.xlsx æ·±åº¦è§£æ

**æ–‡æ¡£ç‰¹å¾ï¼š**
- æ–‡ä»¶å¤§å°ï¼š16KB (ä¸­ç­‰å¤æ‚åº¦)
- åŠŸèƒ½é¢†åŸŸï¼šå¾®æ¶æ„æ€»çº¿æ¥å£
- éªŒè¯å¤æ‚åº¦ï¼šâ­â­â­â­â­

### é¢„æœŸæ–‡æ¡£ç»“æ„

æ ¹æ®OBI-1.0è§„èŒƒå’ŒCV32E40Pç”¨æˆ·æ‰‹å†Œï¼Œè¿™ä¸ªéªŒè¯è®¡åˆ’likelyåŒ…å«ï¼š

| Requirement Location | Feature | Sub-Feature | Verification Goals |
|---------------------|---------|-------------|-------------------|
| OBI-1.0 Spec Section 2.1 | Basic OBI Protocol | Request Phase | â€¢ Verify req signal assertion<br/>â€¢ Verify addr validity<br/>â€¢ Verify we signal for writes |
| OBI-1.0 Spec Section 2.2 | Basic OBI Protocol | Grant Phase | â€¢ Verify gnt response timing<br/>â€¢ Verify gnt for all req<br/>â€¢ Verify back-to-back grants |
| OBI-1.0 Spec Section 2.3 | Basic OBI Protocol | Response Phase | â€¢ Verify rvalid timing<br/>â€¢ Verify rdata validity<br/>â€¢ Verify response ordering |
| CV32E40P Manual Ch 3.2 | Memory Interface | Instruction Fetch | â€¢ Verify fetch request generation<br/>â€¢ Verify fetch address alignment<br/>â€¢ Verify fetch data handling |
| CV32E40P Manual Ch 3.3 | Memory Interface | Data Access | â€¢ Verify load/store requests<br/>â€¢ Verify data width handling<br/>â€¢ Verify unaligned access |

### å…³é”®éªŒè¯æŠ€æœ¯

**1. åè®®æ–­è¨€éªŒè¯ï¼š**
```systemverilog
// é¢„æœŸçš„OBIåè®®æ–­è¨€
property obi_req_gnt_handshake;
  @(posedge clk) disable iff (!rst_n)
    req |-> ##[0:MAX_GRANT_DELAY] gnt;
endproperty

property obi_rvalid_follows_gnt;
  @(posedge clk) disable iff (!rst_n)
    gnt |-> ##[1:MAX_RESPONSE_DELAY] rvalid;
endproperty
```

**2. åŠŸèƒ½è¦†ç›–ç‡æ¨¡å‹ï¼š**
```systemverilog
covergroup obi_transaction_cg;
  cp_req_type: coverpoint {req, we} {
    bins read = {2'b10};
    bins write = {2'b11};
  }

  cp_addr_alignment: coverpoint addr[1:0] {
    bins aligned = {2'b00};
    bins unaligned[] = {2'b01, 2'b10, 2'b11};
  }

  cp_burst_length: coverpoint burst_length {
    bins single = {1};
    bins burst[] = {[2:8]};
  }

  cross_req_alignment: cross cp_req_type, cp_addr_alignment;
endgroup
```

## âš¡ CV32E40P_interrupts.xlsx æ·±åº¦è§£æ

**æ–‡æ¡£ç‰¹å¾ï¼š**
- æ–‡ä»¶å¤§å°ï¼š30KB (é«˜å¤æ‚åº¦)
- åŠŸèƒ½é¢†åŸŸï¼šCLINTä¸­æ–­æ§åˆ¶å™¨
- éªŒè¯å¤æ‚åº¦ï¼šâ­â­â­â­â­

### é¢„æœŸæ–‡æ¡£ç»“æ„

åŸºäºRISC-Vç‰¹æƒè§„èŒƒå’ŒCLINTè§„èŒƒï¼š

| Requirement Location | Feature | Sub-Feature | Verification Goals |
|---------------------|---------|-------------|-------------------|
| RISC-V Priv Spec 3.1.6 | Machine Timer Interrupt | MTIME Register | â€¢ Verify mtime counter increment<br/>â€¢ Verify mtime readability<br/>â€¢ Verify mtime 64-bit width |
| RISC-V Priv Spec 3.1.6 | Machine Timer Interrupt | MTIMECMP Register | â€¢ Verify mtimecmp write/read<br/>â€¢ Verify comparison logic<br/>â€¢ Verify interrupt generation |
| RISC-V Priv Spec 3.1.9 | Machine Software Interrupt | MSIP Register | â€¢ Verify msip bit set/clear<br/>â€¢ Verify software interrupt trigger<br/>â€¢ Verify interrupt clearing |
| RISC-V Priv Spec 3.1.6 | Machine External Interrupt | MEIP Signal | â€¢ Verify external interrupt input<br/>â€¢ Verify interrupt latching<br/>â€¢ Verify priority handling |
| CV32E40P Manual Ch 4 | Interrupt Controller | Interrupt Priority | â€¢ Verify interrupt priority order<br/>â€¢ Verify nested interrupt handling<br/>â€¢ Verify interrupt masking |

### ä¸­æ–­éªŒè¯çš„å…³é”®åœºæ™¯

**1. åŸºç¡€ä¸­æ–­æµç¨‹ï¼š**
```
ä¸­æ–­éªŒè¯åœºæ™¯çŸ©é˜µï¼š
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ ä¸­æ–­æº      â”‚ CPUçŠ¶æ€      â”‚ MIEçŠ¶æ€      â”‚ é¢„æœŸè¡Œä¸º     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Timer       â”‚ Running      â”‚ Enabled      â”‚ Interrupt    â”‚
â”‚ Timer       â”‚ Running      â”‚ Disabled     â”‚ Pending      â”‚
â”‚ Timer       â”‚ WFI          â”‚ Enabled      â”‚ Wake + Int   â”‚
â”‚ Software    â”‚ Running      â”‚ Enabled      â”‚ Interrupt    â”‚
â”‚ External    â”‚ In ISR       â”‚ Enabled      â”‚ Nested Int   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**2. ä¸­æ–­ä¼˜å…ˆçº§éªŒè¯ï¼š**
```
Priority Matrix (from highest to lowest):
1. Debug Interrupt (highest)
2. Machine External Interrupt (MEIP)
3. Machine Software Interrupt (MSIP)
4. Machine Timer Interrupt (MTIP)
```

**3. ä¸­æ–­è¦†ç›–ç‡è®¾è®¡ï¼š**
```systemverilog
covergroup interrupt_coverage_cg;
  cp_int_source: coverpoint interrupt_source {
    bins timer = {TIMER_INT};
    bins software = {SOFTWARE_INT};
    bins external = {EXTERNAL_INT};
    bins debug = {DEBUG_INT};
  }

  cp_cpu_state: coverpoint cpu_state {
    bins normal = {CPU_NORMAL};
    bins wfi = {CPU_WFI};
    bins debug = {CPU_DEBUG};
    bins isr = {CPU_IN_ISR};
  }

  cp_mie_status: coverpoint mie_reg {
    bins all_enabled = {4'b1111};
    bins partial[] = {4'b0001, 4'b0010, 4'b0100, 4'b1000,
                      4'b0011, 4'b0101, 4'b1001, 4'b0110,
                      4'b1010, 4'b1100, 4'b0111, 4'b1011,
                      4'b1101, 4'b1110};
    bins all_disabled = {4'b0000};
  }

  cross_int_scenario: cross cp_int_source, cp_cpu_state, cp_mie_status {
    // æ’é™¤æ— æ•ˆç»„åˆ
    ignore_bins invalid = cross_int_scenario with
      (cp_cpu_state == CPU_DEBUG && cp_int_source != DEBUG_INT);
  }
endgroup
```

## ğŸ› CV32E40P_debug.xlsx æ·±åº¦è§£æ

**æ–‡æ¡£ç‰¹å¾ï¼š**
- æ–‡ä»¶å¤§å°ï¼š79KB (æœ€é«˜å¤æ‚åº¦)
- åŠŸèƒ½é¢†åŸŸï¼šRISC-Vè°ƒè¯•æ¥å£
- éªŒè¯å¤æ‚åº¦ï¼šâ­â­â­â­â­

### é¢„æœŸæ–‡æ¡£ç»“æ„ (éƒ¨åˆ†ç¤ºä¾‹)

åŸºäºRISC-Vè°ƒè¯•è§„èŒƒ1.0ï¼š

| Requirement Location | Feature | Sub-Feature | Verification Goals |
|---------------------|---------|-------------|-------------------|
| Debug Spec 1.0 Ch 4.1 | Debug Mode Entry | Debug Request | â€¢ Verify debug req assertion<br/>â€¢ Verify debug mode entry timing<br/>â€¢ Verify PC save to DPC |
| Debug Spec 1.0 Ch 4.2 | Debug Mode Operation | Debug CSR Access | â€¢ Verify DCSR read/write<br/>â€¢ Verify DPC read/write<br/>â€¢ Verify DSCRATCH access |
| Debug Spec 1.0 Ch 4.3 | Debug Mode Exit | DRET Instruction | â€¢ Verify dret execution<br/>â€¢ Verify PC restoration<br/>â€¢ Verify mode transition |
| Debug Spec 1.0 Ch 5.1 | Hardware Breakpoints | Breakpoint Match | â€¢ Verify address match logic<br/>â€¢ Verify breakpoint trigger<br/>â€¢ Verify match priority |
| Debug Spec 1.0 Ch 6.1 | Debug Module Interface | DMI Operations | â€¢ Verify DMI read operations<br/>â€¢ Verify DMI write operations<br/>â€¢ Verify DMI error handling |

### è°ƒè¯•éªŒè¯çš„å¤æ‚åœºæ™¯

**1. è°ƒè¯•çŠ¶æ€æœºéªŒè¯ï¼š**
```
Debug State Machine:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    debug_req    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   NORMAL    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ â”‚    DEBUG    â”‚
â”‚   EXECUTION â”‚                 â”‚    MODE     â”‚
â”‚             â”‚ â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      dret       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚                               â”‚
       â”‚ ebreak                       â”‚ ebreak
       â”‚                               â”‚ (in debug)
       â†“                               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  EXCEPTION  â”‚                 â”‚   DEBUG     â”‚
â”‚  HANDLER    â”‚                 â”‚ EXCEPTION   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**2. æ–­ç‚¹éªŒè¯çŸ©é˜µï¼š**
```
Breakpoint Verification Matrix:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Breakpoint  â”‚ Match Type  â”‚ CPU Mode    â”‚ Expected    â”‚
â”‚ Type        â”‚             â”‚             â”‚ Behavior    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Instruction â”‚ Exact       â”‚ Normal      â”‚ Debug Entry â”‚
â”‚ Instruction â”‚ Exact       â”‚ Debug       â”‚ No Trigger  â”‚
â”‚ Data Load   â”‚ Exact       â”‚ Normal      â”‚ Debug Entry â”‚
â”‚ Data Store  â”‚ Range       â”‚ Normal      â”‚ Debug Entry â”‚
â”‚ Data Access â”‚ Mask        â”‚ Normal      â”‚ Debug Entry â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸš€ Xpulpæ‰©å±•æŒ‡ä»¤éªŒè¯æ¨¡å¼

### CV32E40P_xpulp-packed-simd.xlsx åˆ†æ

**æ–‡æ¡£ç‰¹å¾ï¼š**
- æ–‡ä»¶å¤§å°ï¼š23KB (é«˜å¤æ‚åº¦ï¼ŒXpulpä¸­æœ€å¤æ‚)
- åŠŸèƒ½é¢†åŸŸï¼šæ‰“åŒ…SIMDæŒ‡ä»¤æ‰©å±•

**SIMDæŒ‡ä»¤éªŒè¯çš„ç‰¹æ®Šæ€§ï¼š**

1. **æ•°æ®è·¯å¾„éªŒè¯**
   ```
   SIMD Data Path Verification:
   32-bit register split into:
   â”œâ”€â”€ 4 Ã— 8-bit operations (byte SIMD)
   â”œâ”€â”€ 2 Ã— 16-bit operations (halfword SIMD)
   â””â”€â”€ 1 Ã— 32-bit operation (word operation)
   ```

2. **å¹¶è¡Œæ€§éªŒè¯**
   - éªŒè¯å¤šä¸ªè¿ç®—å•å…ƒçš„ç‹¬ç«‹æ€§
   - éªŒè¯è·¨é€šé“æ“ä½œçš„æ­£ç¡®æ€§
   - éªŒè¯é¥±å’Œç®—æœ¯çš„å®ç°

3. **è¦†ç›–ç‡ç‰¹æ®Šè€ƒè™‘**
   ```systemverilog
   covergroup simd_operations_cg;
     cp_operation: coverpoint opcode {
       bins add_ops[] = {SIMD_ADD_8, SIMD_ADD_16};
       bins sub_ops[] = {SIMD_SUB_8, SIMD_SUB_16};
       bins mul_ops[] = {SIMD_MUL_8, SIMD_MUL_16};
       bins sat_ops[] = {SIMD_SAT_ADD, SIMD_SAT_SUB};
     }

     cp_data_pattern: coverpoint data_pattern {
       bins all_zero = {32'h00000000};
       bins all_one = {32'hFFFFFFFF};
       bins alternating[] = {32'hAAAAAAAA, 32'h55555555};
       bins boundary[] = {32'h7F7F7F7F, 32'h80808080};
     }
   endgroup
   ```

## ğŸ’¡ Excelæ–‡æ¡£æœ€ä½³å®è·µæ¨¡å¼æ€»ç»“

### 1. æ–‡æ¡£å¤æ‚åº¦ç®¡ç†

**å¤æ‚åº¦ä¸æ–‡æ¡£å¤§å°çš„å…³ç³»ï¼š**
```
æ–‡æ¡£å¤æ‚åº¦åˆ†çº§ï¼š
â”œâ”€â”€ ç®€å• (5-10KB): å•ä¸€åŠŸèƒ½ï¼Œç›´æ¥éªŒè¯
â”œâ”€â”€ ä¸­ç­‰ (10-20KB): å­ç³»ç»Ÿï¼Œå¤šä¸ªç›¸å…³åŠŸèƒ½
â”œâ”€â”€ å¤æ‚ (20-40KB): å®Œæ•´åŠŸèƒ½æ¨¡å—ï¼Œå¤šäº¤äº’
â””â”€â”€ è¶…å¤æ‚ (40KB+): å®Œæ•´è§„èŒƒå®ç°ï¼Œç³»ç»Ÿçº§
```

### 2. éªŒè¯ç­–ç•¥æ¨¡å¼

**å¸¸è§éªŒè¯ç­–ç•¥ç»„åˆï¼š**
1. **åè®®éªŒè¯æ¨¡å¼** (OBI, Debug)
   - æ–­è¨€ + åŠŸèƒ½è¦†ç›–ç‡ + éšæœºæµ‹è¯•

2. **æŒ‡ä»¤éªŒè¯æ¨¡å¼** (ISA, Xpulp)
   - å‚è€ƒæ¨¡å‹ + å®šå‘æµ‹è¯• + çº¦æŸéšæœº

3. **ç³»ç»ŸåŠŸèƒ½æ¨¡å¼** (Interrupt, Pipeline)
   - åŠŸèƒ½è¦†ç›–ç‡ + ç³»ç»Ÿæµ‹è¯• + äº¤äº’éªŒè¯

### 3. è¦†ç›–ç‡è®¾è®¡æ¨¡å¼

**è¦†ç›–ç‡å¤æ‚åº¦åˆ†çº§ï¼š**
- **åŸºç¡€è¦†ç›–ç‡** - å•å˜é‡coverpoint
- **äº¤å‰è¦†ç›–ç‡** - 2-3ä¸ªå˜é‡çš„cross
- **æ¡ä»¶è¦†ç›–ç‡** - å¤æ‚æ¡ä»¶å’ŒçŠ¶æ€æœº
- **ç³»ç»Ÿè¦†ç›–ç‡** - ç«¯åˆ°ç«¯åœºæ™¯è¦†ç›–

---

**æ³¨æ„ï¼š** è¿™äº›åˆ†æåŸºäºæ–‡æ¡£å¤§å°ã€åŠŸèƒ½å¤æ‚åº¦å’Œç›¸å…³è§„èŒƒçš„æ¨æ–­ã€‚å®é™…æ–‡æ¡£å†…å®¹å¯èƒ½æœ‰æ‰€ä¸åŒï¼Œå»ºè®®ç»“åˆå®é™…Excelæ–‡æ¡£å†…å®¹è¿›è¡Œå­¦ä¹ å’ŒéªŒè¯ã€‚