(cid:19)
(cid:20)(cid:22)(cid:19)(cid:19)
(cid:22)(cid:22)(cid:19)(cid:19)
(cid:24)(cid:22)(cid:19)(cid:19)
(cid:47)(cid:68)(cid:87)(cid:72)(cid:81)(cid:70)(cid:92)(cid:3)(cid:11)(cid:88)(cid:86)(cid:72)(cid:70)(cid:12)
(cid:26)(cid:22)(cid:19)(cid:19)
(cid:28)(cid:22)(cid:19)(cid:19)
AES-CBC + HMAC-SHA1 (ENC, 1280B, ChunkSize: 2048, #bin: 32)
AES-CBC + HMAC-SHA1 (ENC, 1280B, ChunkSize: 4096, #bin: 64)
AES-CBC + HMAC-SHA1 (ENC, 1280B, ChunkSize: 8192, #bin: 128)
(cid:11)(cid:68)(cid:12) (cid:47)(cid:68)(cid:87)(cid:72)(cid:81)(cid:70)(cid:92)(cid:3)(cid:71)(cid:76)(cid:86)(cid:87)(cid:85)(cid:76)(cid:69)(cid:88)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:73)(cid:82)(cid:85)(cid:3)(cid:71)(cid:76)(cid:73)(cid:73)(cid:72)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3)(cid:70)(cid:75)(cid:88)(cid:81)(cid:78)(cid:3)(cid:86)(cid:76)(cid:93)(cid:72)(cid:86)
(cid:41)
(cid:39)
(cid:38)
(cid:20)
(cid:19)(cid:17)(cid:27)
(cid:19)(cid:17)(cid:25)
(cid:19)(cid:17)(cid:23)
(cid:19)(cid:17)(cid:21)
(cid:19)
(cid:28)(cid:19)(cid:19)
(cid:21)(cid:28)(cid:19)(cid:19)
(cid:23)(cid:28)(cid:19)(cid:19)
(cid:47)(cid:68)(cid:87)(cid:72)(cid:81)(cid:70)(cid:92)(cid:3)(cid:11)(cid:88)(cid:86)(cid:72)(cid:70)(cid:12)
(cid:25)(cid:28)(cid:19)(cid:19)
(cid:27)(cid:28)(cid:19)(cid:19)
AES-CBC + HMAC-SHA1 (ENC, 64B, ChunkSize: 4096, #bin: 64)
AES-CBC + HMAC-SHA1 (ENC, 1280B, ChunkSize: 4096, #bin: 64)
AES-CBC + HMAC-SHA1 (ENC, Random, ChunkSize: 4096, #bin: 64)
AES-CBC + HMAC-SHA1 (ENC, IMIX, ChunkSize: 4096, #bin: 64)
(cid:11)(cid:69)(cid:12) (cid:47)(cid:68)(cid:87)(cid:72)(cid:81)(cid:70)(cid:92)(cid:3)(cid:71)(cid:76)(cid:86)(cid:87)(cid:85)(cid:76)(cid:69)(cid:88)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:73)(cid:82)(cid:85)(cid:3)(cid:71)(cid:76)(cid:73)(cid:73)(cid:72)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3)(cid:83)(cid:68)(cid:70)(cid:78)(cid:72)(cid:87)(cid:3)(cid:86)(cid:76)(cid:93)(cid:72)(cid:86)
Figure 14: Latency distribution.
Packet I/O models. PIPSEA provides two types of the
packet I/O model:
single-threaded packet I/O and dual-
threaded packet I/O. Figure 13 shows the comparison be-
tween them. The granularity of the packet length range, the
1263chunk size, and the number of bins used are 256, 4096, and
64, respectively.
In all cases, the throughput of the dual-threaded packet
I/O is comparable to or better than that of the single-
threaded packet I/O. For the most time consuming AES-
CBC+HMAC-SHA1, single-threaded packet I/O is compa-
rable to the dual-threaded packet I/O because the packet
I/O overhead is relatively small compared to the IPsec pro-
cessing time. On the other hand, for the least time con-
suming HMAC-SHA1, the throughput of the single-threaded
packet I/O is much smaller than that of the dual-threaded
packet I/O.
Latencies. Figure 14 shows the latency distribution of
PIPSEA for AES-CBC+HMAC-SHA1(ENC). The input is
1280-byte packets. To measure the latency, we have of-
fered the maximum incoming traﬃc rate that is same as
the measured maximum throughput by following the rules
in RFC 2544 [5]. In addition, the numbers in Figure 14 are
conservatively measured. The latency includes the end-to-
end latency of PIPSEA and the overhead of the software
packet generator, such as packet I/O overhead and the per-
packet timestamping overhead. To be more accurate, we
need to obtain the end-to-end latency of PIPSEA excluding
the packet generator overhead.
The latency distribution of PIPSEA spreads from hun-
dreds of usec to thousands of usec due to the kernel execution
time on the GPU. Figure 14 (a) shows that the latency in-
creases as the chunk size is increases. The smaller the chunk
size, the narrower the distribution because the smaller the
number of packets, the shorter the kernel processing time
on the GPU. The latencies for Random and IMIX shows a
similar distribution to Figure 14 (b).
NBA [22] reports that their average latency of AES-
CTR+HMAC-SHA1 for packets of 1024B is around 3.8ms
when the incoming rate is 3 Gbps. Note that NBA uses two
high-end dGPUs. The average latency of PIPSEA for AES-
CBC+HMAC-SHA1 is 2.79 ms for packets of 1024B when
the incoming rate is 10.36 Gbps.
Figure 15 (a) shows that the performance of AES-
CBC+HMAC-SHA1 using AES-NI is much worse than that
of using the GPU because the GPU is much faster than the
CPU cores to perform HMAC-SHA1. Because AES-NI is
specialized for AES algorithms, it does not work well with
HMAC-SHA1.
The Intel QuickAssist technology (QAT) is a hardware-
assisted acceleration technology to boost performance of
cryptography, compression and pattern matching appli-
cations. Using a sample QAT application provided by
DPDK on an Intel embedded processor Atom C2758 with
8 cores, we compare its AES-CBC+HMAC-SHA1 perfor-
mance with PIPSEA. Figure 15 (b) shows that PIPSEA
outperforms Atom C2758 in all diﬀerent packet sizes. The
AES-CBC+HMAC-SHA1 throughput of Atom C2758 is up
to 7.95 Gbps for packets of 1280B.
(cid:26)(cid:19)
(cid:25)(cid:19)
(cid:24)(cid:19)
(cid:23)(cid:19)
(cid:22)(cid:19)
(cid:21)(cid:19)
(cid:20)(cid:19)
(cid:19)
(cid:12)
(cid:86)
(cid:83)
(cid:69)
(cid:42)
(cid:11)
(cid:3)
(cid:87)
(cid:88)
(cid:83)
(cid:75)
(cid:74)
(cid:88)
(cid:82)
(cid:85)
(cid:75)
(cid:55)
(cid:25)(cid:23)
APU
(cid:20)(cid:21)(cid:27)(cid:19)
1(cid:3)x(cid:3)FirePro
(cid:53)(cid:68)(cid:81)(cid:71)(cid:82)(cid:80)
(cid:51)(cid:68)(cid:70)(cid:78)(cid:72)(cid:87)(cid:3)(cid:54)(cid:76)(cid:93)(cid:72)(cid:3)(cid:11)(cid:37)(cid:92)(cid:87)(cid:72)(cid:86)(cid:12)
2(cid:3)x(cid:3)FirePro
1(cid:3)x(cid:3)Nano
(cid:44)(cid:48)(cid:44)(cid:59)
2(cid:3)x(cid:3)Nano
Figure 16: Throughputs of APU and dGPUs for the
random mix of the six crypto algorithms.
(cid:83)
(cid:88)
(cid:71)
(cid:72)
(cid:72)
(cid:83)
(cid:54)
(cid:21)(cid:17)(cid:24)
(cid:21)
(cid:20)(cid:17)(cid:24)
(cid:20)
(cid:19)(cid:17)(cid:24)
(cid:19)
(cid:25)(cid:23)
APU
(cid:20)(cid:21)(cid:27)(cid:19)
(cid:51)(cid:68)(cid:70)(cid:78)(cid:72)(cid:87)(cid:3)(cid:54)(cid:76)(cid:93)(cid:72)(cid:3)(cid:11)(cid:37)(cid:92)(cid:87)(cid:72)(cid:86)(cid:12)
(cid:85)(cid:68)(cid:81)(cid:71)(cid:82)(cid:80)
FirePro
(cid:44)(cid:48)(cid:44)(cid:59)
Nano
(cid:21)(cid:24)
(cid:21)(cid:19)
(cid:20)(cid:24)
(cid:20)(cid:19)
(cid:24)
(cid:19)
(cid:12)
(cid:86)
(cid:83)
(cid:69)
(cid:42)
(cid:11)
(cid:3)
(cid:87)
(cid:88)
(cid:83)
(cid:75)
(cid:74)
(cid:88)
(cid:82)
(cid:85)
(cid:75)
(cid:55)
(cid:25)(cid:23)
(cid:21)(cid:24)(cid:25)
(cid:51)(cid:68)(cid:70)(cid:78)(cid:72)(cid:87)(cid:3)(cid:54)(cid:76)(cid:93)(cid:72)(cid:3)(cid:11)(cid:37)(cid:92)(cid:87)(cid:72)(cid:86)(cid:12)
(cid:24)(cid:20)(cid:21)
(cid:20)(cid:19)(cid:21)(cid:23)
(cid:20)(cid:21)(cid:27)(cid:19)
AES(cid:882)CBC+HMAC(cid:882)SHA1(cid:3)enc(cid:3)(AES(cid:882)NI,(cid:3)4(cid:3)cores)
AES(cid:882)CBC+HMAC(cid:882)SHA1(cid:3)enc(cid:3)(GPU)
AES(cid:882)CBC(cid:3)enc(cid:3)(AES(cid:882)NI,(cid:3)4(cid:3)cores)
AES(cid:882)CBC(cid:3)enc(cid:3)(GPU)
(cid:20)(cid:23)
(cid:20)(cid:21)
(cid:20)(cid:19)
(cid:27)
(cid:25)
(cid:23)
(cid:21)
(cid:19)
(cid:12)
(cid:86)
(cid:83)
(cid:69)
(cid:42)
(cid:11)
(cid:3)
(cid:87)
(cid:88)
(cid:83)
(cid:75)
(cid:74)
(cid:88)
(cid:82)
(cid:85)
(cid:75)
(cid:55)
(cid:25)(cid:23)
(cid:21)(cid:24)(cid:25)
(cid:24)(cid:20)(cid:21)
(cid:20)(cid:19)(cid:21)(cid:23)
(cid:51)(cid:68)(cid:70)(cid:78)(cid:72)(cid:87)(cid:3)(cid:54)(cid:76)(cid:93)(cid:72)(cid:3)(cid:11)(cid:37)(cid:92)(cid:87)(cid:72)(cid:86)(cid:12)
AES(cid:882)CBC+HMAC(cid:882)SHA1(cid:3)(Intel(cid:3)Atom(cid:3)C2758,(cid:3)8(cid:3)cores)
AES(cid:882)CBC+HMAC(cid:882)SHA1(cid:3)(PIPSEA)
Figure 17: Speedups of the packet scheduling algo-
rithm for the random mix of the six crypto algo-
rithms on the APU and the dGPUs.
4.4 Discrete GPUs
(cid:20)(cid:21)(cid:27)(cid:19)
Figure 16 shows the throughputs of the APU and two
dGPUs for the random mix of the six crypto algorithms.
2xFirePro and 2xNano stand for the cases when dual dGPUs
are used to run PIPSEA. Since the computing power of each
dGPU is much larger than that of the APU, the throughputs
of the dGPUs are much higher than that of the APU. For
example, the throughput for the packets of 1280B with dual
AMD Radeon R9 Nano GPUs is 64.73 Gbps. However, the
cost eﬀectiveness of the dGPUs is much lower than the APU
(Table 2).
Figure 17 shows the eﬀectiveness of the packet schedul-
ing algorithm for the APU and the dGPUs. The speedup
is obtained over the case when the scheduling algorithm de-
scribed in Section 3.3 is not used. In this case, we just group
the packets in their incoming order and oﬄoad them to the
GPU. For example, the algorithm improves the through-
put by 2.13 times for IMIX on the AMD Radeon R9 Nano
(cid:11)(cid:68)(cid:12) (cid:55)(cid:75)(cid:85)(cid:82)(cid:88)(cid:74)(cid:75)(cid:83)(cid:88)(cid:87)(cid:3)(cid:82)(cid:73)(cid:3)(cid:36)(cid:40)(cid:54)(cid:16)(cid:49)(cid:44)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:42)(cid:51)(cid:56)
(cid:11)(cid:69)(cid:12) (cid:55)(cid:75)(cid:85)(cid:82)(cid:88)(cid:74)(cid:75)(cid:83)(cid:88)(cid:87)(cid:3)(cid:82)(cid:73)(cid:3)(cid:52)(cid:36)(cid:55)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:51)(cid:44)(cid:51)(cid:54)(cid:40)(cid:36)
Figure 15: Throughputs of AES-NI and Intel Quick-
Assist.
4.3 AES-NI and QuickAssist Technology
AES-NI (Advanced Encryption Standard-New Instruc-
tion) is a set of instructions to improve the performance
of cryptography. Each CPU core in PIPSEA supports AES-
NI. We implement AES-CBC and AES-CBC+HMAC-SHA1
using AES-NI, and compare the encryption performance of
the two crypto algorithms using the four CPU cores with
AES-NI and using only the GPU in the APU.
1264Category
PIPSEA
w/ APU
PIPSEA
w/ dGPU
Intel Atom
w/ QAT
Intel QAT
Chipset
Multicore CPU
w/ AES-NI
Multicore CPU
HW Model
E5-2620v3 +
AMD APU
RX-421BD AMD FirePro AMD Radeon
E5-2620v3 +
Intel Atom
Intel
C2758
DH8950 PCH
Intel i7-5820K
Intel i7-5820K
Intel Xeon
Intel Xeon
Type
Price
Standalone
$100.00
IPsec
Performance
Measurement CBC+SHA1
Throughput
11.1 Gbps
S9100
Standalone
$2,944.00
IPsec
R9 Nano
Standalone
$1,544.00
IPsec
$258.00
IPsec
CBC+SHA1
CBC+SHA1
CBC+SHA1
36.5 Gbps
42 Gbps
7.9 Gbps
Mbps/$
Power
110.90
35W
12.40
320W
27.20
270W
30.62
20W
Note:
Standalone
Accelerator
Standalone
$268.00
Unknown
43 Gbps
160.45
20W
$439.00
In-memory
CBC+SHA1
12.3 Gbps
28.02
140W
Standalone
$439.00