// Seed: 1045916982
module module_0 ();
  always_comb @(1 or 1) begin
    id_1 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always id_3 <= 1;
  module_0();
endmodule
module module_2 (
    output tri1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    output uwire id_4,
    input supply1 id_5,
    input uwire id_6
    , id_26,
    output uwire id_7,
    input wand id_8,
    output tri1 id_9,
    input tri1 id_10,
    output wor id_11,
    input wor id_12,
    output uwire id_13,
    output tri0 id_14,
    input supply0 id_15,
    output logic id_16,
    input tri id_17,
    input wand id_18,
    input supply1 id_19,
    input wand id_20,
    input wire id_21,
    output uwire id_22,
    input tri1 id_23,
    input supply0 id_24
);
  always_ff @(*) begin
    if (1) id_16 <= 1;
  end
  module_0();
  assign id_7 = id_2;
endmodule
