0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x001c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x002d: mov_imm:
	regs[5] = 0x27e333a3, opcode= 0x0b
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x003d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0042: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0045: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x004c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x005d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0060: mov_imm:
	regs[5] = 0x8c9a8d01, opcode= 0x0b
0x0066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0069: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x006c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0072: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0078: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x007c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0081: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0088: jmp_imm:
	pc += 0x1, opcode= 0x07
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x07
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x009f: mov_imm:
	regs[5] = 0xd9546c24, opcode= 0x0b
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x00a8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x00b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00ba: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x00be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x00cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x00d2: mov_imm:
	regs[5] = 0xb73661f9, opcode= 0x0b
0x00d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x00db: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x00de: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x00f3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x00f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x00f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x00fc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x00ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0102: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0105: mov_imm:
	regs[5] = 0x58e5b2e6, opcode= 0x0b
0x010b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x010e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0129: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x012d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0135: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0138: mov_imm:
	regs[5] = 0x399d3ba3, opcode= 0x0b
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0147: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0150: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0156: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x015c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x015f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0163: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x016b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x016e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0171: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0174: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0177: mov_imm:
	regs[5] = 0x99a96760, opcode= 0x0b
0x017d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0180: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0189: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x018f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0193: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x019b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x019e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x01a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01aa: mov_imm:
	regs[5] = 0x1468feb7, opcode= 0x0b
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x01c8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x01cb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x01d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x01db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01e0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x01e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01ec: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x01f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01f5: mov_imm:
	regs[5] = 0x9af1b5de, opcode= 0x0b
0x01fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0204: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0208: jmp_imm:
	pc += 0x1, opcode= 0x07
0x020d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0210: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0219: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x021c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0220: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0225: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x022b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x022f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0234: mov_imm:
	regs[5] = 0xbaca76a8, opcode= 0x0b
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0240: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0243: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0246: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0252: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0258: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x025b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x025e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0261: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0264: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0268: jmp_imm:
	pc += 0x1, opcode= 0x07
0x026d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0270: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0274: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0279: mov_imm:
	regs[5] = 0x6f60e5dd, opcode= 0x0b
0x027f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0282: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0286: jmp_imm:
	pc += 0x1, opcode= 0x07
0x028b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x028e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0295: jmp_imm:
	pc += 0x1, opcode= 0x07
0x029a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x029e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02a3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x02a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x02a9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x02ac: mov_imm:
	regs[5] = 0x1194eea1, opcode= 0x0b
0x02b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x02bb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x02bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02c4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x02ca: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x02d0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x02d3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x02d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x02da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x02e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02e8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x02eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x02ee: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x02f1: mov_imm:
	regs[5] = 0x97a6741e, opcode= 0x0b
0x02f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x02fa: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0303: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0306: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0309: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x030c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x030f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0312: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x07
0x031b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x031e: mov_imm:
	regs[5] = 0x2b6d0d3, opcode= 0x0b
0x0324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0327: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0330: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0336: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x033d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0342: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0345: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x034b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x034e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0354: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0357: mov_imm:
	regs[5] = 0x92237e99, opcode= 0x0b
0x035d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0360: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0363: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0366: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0369: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x036c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x036f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0372: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0375: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0379: jmp_imm:
	pc += 0x1, opcode= 0x07
0x037e: mov_imm:
	regs[5] = 0x44bfbcef, opcode= 0x0b
0x0385: jmp_imm:
	pc += 0x1, opcode= 0x07
0x038a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x038d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0390: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0396: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x039c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x039f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x03a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03a8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x03ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x03ae: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x03b1: mov_imm:
	regs[5] = 0x6b47832d, opcode= 0x0b
0x03b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x03ba: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x03bd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x03c0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x03c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03c9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x03cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x03d5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x03d8: mov_imm:
	regs[5] = 0xc35a7218, opcode= 0x0b
0x03de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x03e1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x03e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x03ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x03f0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x03f3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x03f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x03f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x03fc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x03ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0402: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0405: mov_imm:
	regs[5] = 0x4365e86, opcode= 0x0b
0x040b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x040e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0417: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x041b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0420: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0423: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0426: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0429: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x042c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x042f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0438: mov_imm:
	regs[5] = 0x3bedf250, opcode= 0x0b
0x043f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0447: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x044a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0450: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0456: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0459: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x045c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x045f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0462: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0465: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0468: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x046b: mov_imm:
	regs[5] = 0x21cd558a, opcode= 0x0b
0x0471: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0474: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0477: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x047a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x047d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0480: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0484: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0489: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x048c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0490: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0495: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0498: mov_imm:
	regs[5] = 0x959cc43c, opcode= 0x0b
0x049e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x04a1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x04a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x04b0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x04b6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x04b9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x04c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04c8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x04cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04d4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x04d7: mov_imm:
	regs[5] = 0xaa9d5914, opcode= 0x0b
0x04dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x04e0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x04e3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x04e6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x04ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x04f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x04f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04fb: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x04fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x07
0x050a: mov_imm:
	regs[5] = 0x4275e9bc, opcode= 0x0b
0x0510: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0513: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x07
0x051c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0522: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x07
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0532: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0537: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x053a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x07
0x054c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x054f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0552: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0555: mov_imm:
	regs[5] = 0xafda73ca, opcode= 0x0b
0x055b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x055e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0561: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0564: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0567: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x056a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x056e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0573: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0576: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0579: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0582: mov_imm:
	regs[5] = 0x93d62177, opcode= 0x0b
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x07
0x058e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0591: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0594: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x059a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x05a0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x05a3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x05a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05ac: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x05af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x05b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05b8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x05bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05c1: mov_imm:
	regs[5] = 0xaa64e7c6, opcode= 0x0b
0x05c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x05ca: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x05ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05d3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x05d6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x05d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x05dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x05df: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x05e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x05e5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x05e8: mov_imm:
	regs[5] = 0x768dd16d, opcode= 0x0b
0x05ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x05f1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0600: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x07
0x060c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x060f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0615: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0619: jmp_imm:
	pc += 0x1, opcode= 0x07
0x061e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0624: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0627: mov_imm:
	regs[5] = 0x55081822, opcode= 0x0b
0x062d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0630: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0634: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0639: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x063c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0640: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0645: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0648: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x064b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x064e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0651: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0654: mov_imm:
	regs[5] = 0x4702d0a1, opcode= 0x0b
0x065b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0660: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0663: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0666: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x066c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0672: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0675: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0678: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x067b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0684: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0687: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x068a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0693: mov_imm:
	regs[5] = 0xf2ea1e97, opcode= 0x0b
0x0699: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x069c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x069f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x06a2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x06a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x06a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x06ab: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x06ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06b7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x06ba: mov_imm:
	regs[5] = 0x8365e53a, opcode= 0x0b
0x06c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x06c3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x06c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x06cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x06d2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x06d5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x06d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x06db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x06df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06e4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x06e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x06ea: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x06ed: mov_imm:
	regs[5] = 0xf204668c, opcode= 0x0b
0x06f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x06f6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x06f9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x06fc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x06ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0702: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0705: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x07
0x070e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0711: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0714: mov_imm:
	regs[5] = 0x3c494e33, opcode= 0x0b
0x071a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x071d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0720: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0726: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x072d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0732: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x07
0x073b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0744: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0747: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x074a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x074d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0756: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0759: mov_imm:
	regs[5] = 0xfae07d58, opcode= 0x0b
0x075f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0762: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0766: jmp_imm:
	pc += 0x1, opcode= 0x07
0x076b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0774: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0777: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0780: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0783: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x07
0x078c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x078f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0792: mov_imm:
	regs[5] = 0xe9292f49, opcode= 0x0b
0x0798: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x079b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x079f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07a4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x07aa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07b6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x07b9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x07bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x07c8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x07cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x07ce: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x07d1: mov_imm:
	regs[5] = 0x3628a841, opcode= 0x0b
0x07d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x07da: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x07dd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x07e0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x07e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x07e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x07e9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x07f5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x07f8: mov_imm:
	regs[5] = 0xf17d45d8, opcode= 0x0b
0x07fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0802: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0807: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x080a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0810: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0816: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0819: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x081c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x081f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0822: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0825: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0828: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x082c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0831: mov_imm:
	regs[5] = 0xe53d7890, opcode= 0x0b
0x0837: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x083b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0840: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0843: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0846: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x084a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x084f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0852: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0855: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x07
0x085e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0861: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0864: mov_imm:
	regs[5] = 0xe2a7c9e3, opcode= 0x0b
0x086a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0873: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x087c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0882: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0885: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0888: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x088c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0891: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0894: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0897: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08a0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x08a3: mov_imm:
	regs[5] = 0x141c91a3, opcode= 0x0b
0x08a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x08ac: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x08af: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x08b2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x08b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x08c1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x08c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x08c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08cd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x08d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08d6: mov_imm:
	regs[5] = 0x99c616f7, opcode= 0x0b
0x08dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x08e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x08f7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x08fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x08fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0903: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x090c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x090f: mov_imm:
	regs[5] = 0x791d6ba0, opcode= 0x0b
0x0915: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0918: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x091b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x091f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0924: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0928: jmp_imm:
	pc += 0x1, opcode= 0x07
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0936: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0939: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x093c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0940: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0945: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0948: mov_imm:
	regs[5] = 0x9a67a0ba, opcode= 0x0b
0x094e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0951: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0954: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0966: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0969: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x096c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x096f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0972: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0975: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0978: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x097b: mov_imm:
	regs[5] = 0xbf9848e2, opcode= 0x0b
0x0981: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0984: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0987: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x098a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x098d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0990: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0993: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0997: jmp_imm:
	pc += 0x1, opcode= 0x07
0x099c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x09a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09a5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x09a8: mov_imm:
	regs[5] = 0xbe16792f, opcode= 0x0b
0x09ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x09b1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x09b4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x09ba: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x09c0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x09c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09c9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x09d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x09d8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x09db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x09de: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x09e1: mov_imm:
	regs[5] = 0x769ee501, opcode= 0x0b
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x09f0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x09f3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x09f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09fc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a0b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a11: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0a14: mov_imm:
	regs[5] = 0x7f542480, opcode= 0x0b
0x0a1b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0a23: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0a26: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0a2c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0a32: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0a36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a3b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0a3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a4a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a56: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0a59: mov_imm:
	regs[5] = 0x8171ab86, opcode= 0x0b
0x0a5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0a62: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0a65: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0a68: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0a6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0a6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0a71: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a77: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0a7a: mov_imm:
	regs[5] = 0xd3929fd5, opcode= 0x0b
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0a8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a8f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0a92: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0a98: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0a9e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0aa1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0aa4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0aa7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0aaa: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0aad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ab0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0ab3: mov_imm:
	regs[5] = 0x48779cf3, opcode= 0x0b
0x0ab9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0abc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0abf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0ac2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0ac6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0acb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ace: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ad7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ada: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ae3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0ae6: mov_imm:
	regs[5] = 0x37b370fc, opcode= 0x0b
0x0aec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0aef: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0af2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0af8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0afe: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0b01: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b10: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b1c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0b1f: mov_imm:
	regs[5] = 0x80dfa36f, opcode= 0x0b
0x0b25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b28: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0b2b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0b2e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0b31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b37: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b3d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0b40: mov_imm:
	regs[5] = 0x1284fb2c, opcode= 0x0b
0x0b46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b49: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b52: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0b58: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0b5e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0b61: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0b64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b70: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b76: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b7f: mov_imm:
	regs[5] = 0xe7e1bb77, opcode= 0x0b
0x0b85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b88: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0b8b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0b8e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0b91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0b94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0b97: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b9e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ba3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0ba6: mov_imm:
	regs[5] = 0xc8c36bcc, opcode= 0x0b
0x0bac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bb5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0bb8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0bbe: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0bc4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0bc7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0bca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0bcd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0bd0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0bd4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0bdc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0bdf: mov_imm:
	regs[5] = 0xdded09ee, opcode= 0x0b
0x0be5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0be8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0bec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bf1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0bf4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0bf7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0bfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0bfd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0c03: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0c06: mov_imm:
	regs[5] = 0x10471a09, opcode= 0x0b
0x0c0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c0f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0c12: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0c18: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0c1e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0c21: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0c24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c2a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0c30: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0c33: mov_imm:
	regs[5] = 0x732cbb21, opcode= 0x0b
0x0c3a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c42: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0c45: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0c48: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0c4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c57: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0c63: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0c67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c6c: mov_imm:
	regs[5] = 0xbd0182b9, opcode= 0x0b
0x0c72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c75: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0c78: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0c7e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c8a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0c8d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0c99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0c9c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ca0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ca5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ca8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0cab: mov_imm:
	regs[5] = 0xd01a94a3, opcode= 0x0b
0x0cb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0cb4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0cb7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0cba: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0cbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0cc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0cc3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0cc7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ccc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0cd0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cd5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0cd8: mov_imm:
	regs[5] = 0xf51e31e3, opcode= 0x0b
0x0cde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0ce1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0ce5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cea: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0cf0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0cf6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0cfa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cff: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0d02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d09: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d0e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d14: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0d17: mov_imm:
	regs[5] = 0xdcc0bbd9, opcode= 0x0b
0x0d1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d26: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0d29: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0d2c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0d2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d3b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d41: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0d44: mov_imm:
	regs[5] = 0xef2d9cfc, opcode= 0x0b
0x0d4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d4d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d56: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d62: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0d68: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0d6b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0d6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0d7a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d8c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0d8f: mov_imm:
	regs[5] = 0x1ff7d94b, opcode= 0x0b
0x0d95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d98: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0d9b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0d9e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0da2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0da7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0daa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0dad: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0dba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dbf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0dc2: mov_imm:
	regs[5] = 0xd627ed8, opcode= 0x0b
0x0dc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0dcc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dd1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0dd4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0dda: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0de6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0de9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0dec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0df0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0df5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0df8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e04: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0e07: mov_imm:
	regs[5] = 0xe18d8f6c, opcode= 0x0b
0x0e0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e10: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0e13: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0e16: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0e19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e1f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e25: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e2e: mov_imm:
	regs[5] = 0x10089f96, opcode= 0x0b
0x0e34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e38: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e3d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e46: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0e4c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0e52: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0e55: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0e58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e5e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e64: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0e67: mov_imm:
	regs[5] = 0x11cebb07, opcode= 0x0b
0x0e6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e70: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0e73: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0e76: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0e82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0e85: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e91: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0e94: mov_imm:
	regs[5] = 0x4eff9b4f, opcode= 0x0b
0x0e9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e9d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0ea0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0ea7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eac: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0eb2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0eb5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0eb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ec1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ec4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ec8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ecd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ed0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0ed3: mov_imm:
	regs[5] = 0x3b7a2a43, opcode= 0x0b
0x0ed9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0edc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0edf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ee8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0eeb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0eee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ef1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ef4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ef7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0efa: mov_imm:
	regs[5] = 0xfb2e9c7f, opcode= 0x0b
0x0f00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f03: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0f06: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0f0c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0f12: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0f15: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0f18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f1c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f24: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f2a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0f2d: mov_imm:
	regs[5] = 0x7f13c9f7, opcode= 0x0b
0x0f33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f36: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0f39: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0f3c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0f3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f45: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f4b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0f4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f54: mov_imm:
	regs[5] = 0x351afd63, opcode= 0x0b
0x0f5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f5d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0f60: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0f66: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0f6c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0f6f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0f72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0f76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0f7e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f8a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0f8d: mov_imm:
	regs[5] = 0x19cd5566, opcode= 0x0b
0x0f93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f9c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0f9f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fa8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0fab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0fae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0fb1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0fb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fc3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0fc6: mov_imm:
	regs[5] = 0x44676a11, opcode= 0x0b
0x0fcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0fcf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0fd2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x0fd8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x0fde: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0fe1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x0fee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ff3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ffc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0fff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1002: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1005: mov_imm:
	regs[5] = 0x4b7d3132, opcode= 0x0b
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1011: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1014: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1017: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1020: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1029: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x102c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x102f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1032: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1036: jmp_imm:
	pc += 0x1, opcode= 0x07
0x103b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x103e: mov_imm:
	regs[5] = 0xa9bdf109, opcode= 0x0b
0x1044: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1047: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x104b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1050: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1056: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x105c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x105f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1062: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1065: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1068: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x106b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x106e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1071: mov_imm:
	regs[5] = 0x94a134e4, opcode= 0x0b
0x1077: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x107a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x107d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1080: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1083: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1086: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1089: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x108c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x108f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1092: mov_imm:
	regs[5] = 0xf9de61ac, opcode= 0x0b
0x1098: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x109b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x109f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10a4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x10aa: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10b6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x10b9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x10bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x10bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10c2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x10ce: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x10d1: mov_imm:
	regs[5] = 0x30569ddc, opcode= 0x0b
0x10d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x10da: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x10dd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x10e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10e6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x10e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x10ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x10ef: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x10f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x10f5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x10f8: mov_imm:
	regs[5] = 0x8c629f13, opcode= 0x0b
0x10fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1101: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x07
0x110a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1110: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1116: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x111a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x111f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1122: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1125: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1129: jmp_imm:
	pc += 0x1, opcode= 0x07
0x112e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1132: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1137: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x113a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1143: mov_imm:
	regs[5] = 0x41c7a1d5, opcode= 0x0b
0x1149: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x114c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x114f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1152: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1156: jmp_imm:
	pc += 0x1, opcode= 0x07
0x115b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x115e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1161: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1164: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1167: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1170: mov_imm:
	regs[5] = 0x87d4197b, opcode= 0x0b
0x1176: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1179: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x117d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1182: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1188: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1194: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1198: jmp_imm:
	pc += 0x1, opcode= 0x07
0x119d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x11a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x11a6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x11aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x11b2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x11b5: mov_imm:
	regs[5] = 0xfddb6633, opcode= 0x0b
0x11bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x11be: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11c7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x11ca: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x11cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x11d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x11d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11d9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x11e5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x11e8: mov_imm:
	regs[5] = 0xf4dba527, opcode= 0x0b
0x11ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x11f7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x11fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1200: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1206: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x120a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x120f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1212: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1215: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x07
0x121e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1222: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1227: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1230: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1233: mov_imm:
	regs[5] = 0xf330c89a, opcode= 0x0b
0x1239: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x123c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x123f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1242: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1245: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1248: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1251: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x07
0x125a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x125d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1261: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1266: mov_imm:
	regs[5] = 0xdd147ea4, opcode= 0x0b
0x126c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x126f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1278: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x127e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1284: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x07
0x128d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1290: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1293: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1297: jmp_imm:
	pc += 0x1, opcode= 0x07
0x129c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x129f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x12a2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x12a5: mov_imm:
	regs[5] = 0xb989f31c, opcode= 0x0b
0x12ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12b4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x12b7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x12ba: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x12bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x12c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x12c3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x12c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x12c9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12d2: mov_imm:
	regs[5] = 0x6f8de418, opcode= 0x0b
0x12d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12e7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12f0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12fc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1302: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1305: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1308: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1311: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1314: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1317: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x131a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x131e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1323: mov_imm:
	regs[5] = 0xa3fe7472, opcode= 0x0b
0x1329: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x132c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1330: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1335: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1338: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x133b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x133e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1342: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1347: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x134a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x134d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1351: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1356: mov_imm:
	regs[5] = 0xf14d906e, opcode= 0x0b
0x135c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x135f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1362: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1368: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1374: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1378: jmp_imm:
	pc += 0x1, opcode= 0x07
0x137d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1380: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1383: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1387: jmp_imm:
	pc += 0x1, opcode= 0x07
0x138c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x138f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1398: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x139b: mov_imm:
	regs[5] = 0xdb6c80cf, opcode= 0x0b
0x13a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x13aa: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x13ad: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x13b0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x13b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x13b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13b9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x13bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x13bf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x13c2: mov_imm:
	regs[5] = 0x6dab40b, opcode= 0x0b
0x13c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x13cb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x13ce: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x13d4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x13da: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x13dd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x13e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x13e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x13e6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x13e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x13ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13f2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x13f5: mov_imm:
	regs[5] = 0xe918e55e, opcode= 0x0b
0x13fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x13fe: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1402: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1407: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x140a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1413: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1416: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x141f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1428: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x142b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x142e: mov_imm:
	regs[5] = 0x7bc82501, opcode= 0x0b
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x07
0x143a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x143d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1446: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x144c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1452: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x07
0x145b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x145e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1461: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1464: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1467: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x146a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x146d: mov_imm:
	regs[5] = 0x99377cbb, opcode= 0x0b
0x1473: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1476: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1479: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x147c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1485: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1488: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x148b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x148e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1491: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1494: mov_imm:
	regs[5] = 0xc0ccae6f, opcode= 0x0b
0x149a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x149d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x14a0: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x14a6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x14ac: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x14af: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x14b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x14b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x14b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14be: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x14c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14ca: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x14cd: mov_imm:
	regs[5] = 0xc4878238, opcode= 0x0b
0x14d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x14d6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x14d9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x14dc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x14df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x14eb: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x14ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x14f1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x14f4: mov_imm:
	regs[5] = 0xe8b59b2f, opcode= 0x0b
0x14fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x14fd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1500: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x07
0x150c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1512: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1515: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1519: jmp_imm:
	pc += 0x1, opcode= 0x07
0x151e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1521: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1524: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1528: jmp_imm:
	pc += 0x1, opcode= 0x07
0x152d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1530: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1533: mov_imm:
	regs[5] = 0xf0c0488b, opcode= 0x0b
0x1539: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x153c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x153f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1542: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1545: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1548: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x154b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x154e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1551: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1554: mov_imm:
	regs[5] = 0x13634f19, opcode= 0x0b
0x155a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x155d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1560: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x07
0x156c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1572: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1576: jmp_imm:
	pc += 0x1, opcode= 0x07
0x157b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x157e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1581: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1584: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1588: jmp_imm:
	pc += 0x1, opcode= 0x07
0x158d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1591: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1596: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1599: mov_imm:
	regs[5] = 0x538170fa, opcode= 0x0b
0x15a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x15a8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x15ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15b1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x15b4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x15b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x15bd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x15ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15cf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x15d2: mov_imm:
	regs[5] = 0xa414143c, opcode= 0x0b
0x15d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x15db: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x15de: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x15e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x15ea: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x15ed: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x15f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x15fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1602: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1605: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1608: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x160b: mov_imm:
	regs[5] = 0xc428a2c2, opcode= 0x0b
0x1611: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x07
0x161a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x161d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1626: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1629: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x162c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x162f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1632: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1635: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1638: mov_imm:
	regs[5] = 0x3b808177, opcode= 0x0b
0x163e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1642: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1647: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1650: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1656: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x165c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x165f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1662: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1665: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1668: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x166b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x166e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1671: mov_imm:
	regs[5] = 0x2b97d21f, opcode= 0x0b
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x07
0x167d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1680: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1683: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x07
0x168c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1695: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1698: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x169b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x169e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x16a1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16aa: mov_imm:
	regs[5] = 0x625019fc, opcode= 0x0b
0x16b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x16b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16b9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x16bc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x16c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16c8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x16ce: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x16d1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x16d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x16d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16e0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x16e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x16e6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x16ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16ef: mov_imm:
	regs[5] = 0xc207a449, opcode= 0x0b
0x16f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x16f8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x16fb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x16ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1704: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1707: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x170a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x170d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1710: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1713: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1716: mov_imm:
	regs[5] = 0x7eb1b864, opcode= 0x0b
0x171c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1725: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1728: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x172e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1734: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1737: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x173a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x173d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1740: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1743: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1746: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1749: mov_imm:
	regs[5] = 0x6a512d5e, opcode= 0x0b
0x174f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1752: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1755: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1758: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1761: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1764: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1767: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x176a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x176d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1770: mov_imm:
	regs[5] = 0x2a6f7eeb, opcode= 0x0b
0x1776: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1779: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x177c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1782: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1788: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x178b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x178e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1791: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1794: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1797: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x179b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17a0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x17a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17a9: mov_imm:
	regs[5] = 0xe65f2fba, opcode= 0x0b
0x17af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x17b2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x17b5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17be: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x17c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x17c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x17c7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x17ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x17cd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17d6: mov_imm:
	regs[5] = 0x82bdb2b5, opcode= 0x0b
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x17e5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x17e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x17ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17fa: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x17fd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1800: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1803: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1806: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x180a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x180f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1812: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1815: mov_imm:
	regs[5] = 0x3d2fded2, opcode= 0x0b
0x181b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x181e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1821: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1824: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1828: jmp_imm:
	pc += 0x1, opcode= 0x07
0x182d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1830: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1833: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1836: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1839: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x183c: mov_imm:
	regs[5] = 0x3ba3fa5b, opcode= 0x0b
0x1842: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1845: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1848: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x184e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x07
0x185a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x185d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1861: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1866: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1869: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x186c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x186f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1872: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1875: mov_imm:
	regs[5] = 0x3145f8fb, opcode= 0x0b
0x187b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x187e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1882: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1887: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1890: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1894: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1899: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x189c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x18a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18a5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x18a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18b1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x18b4: mov_imm:
	regs[5] = 0x7f6da388, opcode= 0x0b
0x18ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x18bd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x18cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x18d2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x18d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18db: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x18e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x18f0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x18f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x18f6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x18f9: mov_imm:
	regs[5] = 0x1091d383, opcode= 0x0b
0x1900: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1905: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1908: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x190b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x190e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1911: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1914: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1918: jmp_imm:
	pc += 0x1, opcode= 0x07
0x191d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1920: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1923: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1926: mov_imm:
	regs[5] = 0xc889d6f4, opcode= 0x0b
0x192c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x192f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1938: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x193e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1944: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x07
0x194d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1950: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1953: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1956: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1959: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x195d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1962: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x07
0x196b: mov_imm:
	regs[5] = 0xa67fb799, opcode= 0x0b
0x1971: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1975: jmp_imm:
	pc += 0x1, opcode= 0x07
0x197a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x197d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1981: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1986: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1989: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x198c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x198f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1992: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x07
0x199b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x199e: mov_imm:
	regs[5] = 0xdc0cfdcb, opcode= 0x0b
0x19a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x19a7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x19aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19c2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19cb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x19ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x19d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x19d4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19e6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x19ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19ef: mov_imm:
	regs[5] = 0x27e2f46c, opcode= 0x0b
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x19fe: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1a01: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a0a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1a0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a13: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a20: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a25: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1a28: mov_imm:
	regs[5] = 0x6b514fdf, opcode= 0x0b
0x1a2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a32: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a37: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a40: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a4c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1a52: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1a55: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1a58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a5e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a62: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a6a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1a6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a73: mov_imm:
	regs[5] = 0x49f82ab0, opcode= 0x0b
0x1a79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a7c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1a7f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1a82: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1a85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1a88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1a8b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a91: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a9a: mov_imm:
	regs[5] = 0x64c984cb, opcode= 0x0b
0x1aa0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1aa3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aac: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1ab2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1ab8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1abb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1abe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ac1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ac4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ac7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ad0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1ad4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ad9: mov_imm:
	regs[5] = 0xeccea7b9, opcode= 0x0b
0x1adf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1ae2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1ae5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1ae8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1aec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1af1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1af4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1af7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1afa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1afe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b03: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1b06: mov_imm:
	regs[5] = 0x7bf509c8, opcode= 0x0b
0x1b0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b0f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1b12: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1b18: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1b1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b24: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1b28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b2d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1b30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b3c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b4e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1b51: mov_imm:
	regs[5] = 0x87ab1bd6, opcode= 0x0b
0x1b58: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b66: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b6f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b78: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1b7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1b7f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1b88: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b8d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b99: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1b9c: mov_imm:
	regs[5] = 0x2fa4d954, opcode= 0x0b
0x1ba2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1ba5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1ba8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1bae: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1bb4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1bb8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bbd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1bc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1bc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1bc6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1bc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1bcc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1bcf: mov_imm:
	regs[5] = 0x4094a8d1, opcode= 0x0b
0x1bd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bde: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1be1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1be4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1be7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1bea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1bed: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bf6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1bf9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1bfc: mov_imm:
	regs[5] = 0x4b6df696, opcode= 0x0b
0x1c02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c06: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c0b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1c0e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1c14: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1c1a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1c1d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1c20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c24: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c32: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1c35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c3e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1c41: mov_imm:
	regs[5] = 0xf8d614ca, opcode= 0x0b
0x1c47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c50: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1c53: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c5c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1c5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1c62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1c65: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c71: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1c74: mov_imm:
	regs[5] = 0xcd9f3aea, opcode= 0x0b
0x1c7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c7d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1c80: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c8c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1c92: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1c95: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ca1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ca4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ca7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1caa: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1cad: mov_imm:
	regs[5] = 0x5cb285a2, opcode= 0x0b
0x1cb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1cb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cbc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1cbf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cc8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1ccb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ccf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1cd7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1cda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ce3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ce6: mov_imm:
	regs[5] = 0xbe744b27, opcode= 0x0b
0x1ced: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cf2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1cf6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cfb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1cff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d04: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1d0a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1d10: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1d13: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1d16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d1c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d22: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d2b: mov_imm:
	regs[5] = 0xacd1aedd, opcode= 0x0b
0x1d31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1d34: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1d37: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1d3a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d4f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d56: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d5b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1d5e: mov_imm:
	regs[5] = 0x55f01fd, opcode= 0x0b
0x1d64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1d68: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d6d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1d70: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1d76: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1d7c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1d7f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d9a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1da0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1da3: mov_imm:
	regs[5] = 0x79fb0221, opcode= 0x0b
0x1daa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1daf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1db8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1dbb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1dbe: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1dc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1dc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dcd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1dd9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ddc: mov_imm:
	regs[5] = 0x9784c4bb, opcode= 0x0b
0x1de2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1de5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1de8: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1dee: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1df5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dfa: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1dfd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e12: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e18: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1e1c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e21: mov_imm:
	regs[5] = 0xf7b01316, opcode= 0x0b
0x1e28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e30: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1e33: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e3c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e4b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e51: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1e54: mov_imm:
	regs[5] = 0x905e4aff, opcode= 0x0b
0x1e5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e5d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1e60: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e6c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1e72: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1e76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e7b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1e84: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e88: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e90: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1e93: mov_imm:
	regs[5] = 0x1f8bfd79, opcode= 0x0b
0x1e99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ea2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1ea5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eae: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1eb2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1eba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ebd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ec1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ec6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1ec9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ecc: mov_imm:
	regs[5] = 0x4b909fa, opcode= 0x0b
0x1ed2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1ed5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ede: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1ee4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1eea: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1eed: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1ef0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1ef3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1ef6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ef9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1efc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1eff: mov_imm:
	regs[5] = 0xae788536, opcode= 0x0b
0x1f05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f0e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1f11: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1f14: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f29: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1f2f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1f32: mov_imm:
	regs[5] = 0xdcba90ca, opcode= 0x0b
0x1f38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f3b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1f3e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1f44: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f50: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1f54: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f59: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1f5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f6e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f72: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1f7a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1f7d: mov_imm:
	regs[5] = 0x6716e145, opcode= 0x0b
0x1f83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f86: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f8f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1f92: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1f95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1f98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fa1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1fa4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1fa7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fb0: mov_imm:
	regs[5] = 0x5e50716c, opcode= 0x0b
0x1fb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1fbf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1fc2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fce: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x1fd4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1fd7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1fda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x1fde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fe3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fec: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1fef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1ff2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1ff6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ffb: mov_imm:
	regs[5] = 0x67998de5, opcode= 0x0b
0x2001: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2004: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2007: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x200a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x200d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2010: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2013: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2016: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2019: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x201c: mov_imm:
	regs[5] = 0x2ff77119, opcode= 0x0b
0x2022: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2025: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2028: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x202e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2035: jmp_imm:
	pc += 0x1, opcode= 0x07
0x203a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x203d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2040: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2043: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2046: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x204a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x204f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2052: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x07
0x205b: mov_imm:
	regs[5] = 0x739fbb67, opcode= 0x0b
0x2061: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2064: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2067: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x206a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x206e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2073: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x07
0x207c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x207f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2082: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2085: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2088: mov_imm:
	regs[5] = 0x41b4f68c, opcode= 0x0b
0x208e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2091: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2094: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x209b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20a0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x20a6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x20a9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x20ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x20b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20b8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x20bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x20be: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x20c1: mov_imm:
	regs[5] = 0x38897517, opcode= 0x0b
0x20c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x20ca: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x20cd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x20d0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x20d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x20d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x20df: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x20e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20eb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x20ee: mov_imm:
	regs[5] = 0xce0649c4, opcode= 0x0b
0x20f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x20f7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x20fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2100: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2106: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2109: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x210c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x210f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2112: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2116: jmp_imm:
	pc += 0x1, opcode= 0x07
0x211b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x211e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2121: mov_imm:
	regs[5] = 0x8de9a1bd, opcode= 0x0b
0x2128: jmp_imm:
	pc += 0x1, opcode= 0x07
0x212d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2136: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2139: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x213c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2140: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2145: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2148: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x214c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2151: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2154: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2157: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x215a: mov_imm:
	regs[5] = 0xf7067de0, opcode= 0x0b
0x2160: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2163: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2166: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x216c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2172: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2175: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2178: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2181: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x07
0x218a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x218d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2190: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2193: mov_imm:
	regs[5] = 0xa5acb8cf, opcode= 0x0b
0x2199: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x219c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x219f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x21a2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x21a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x21ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21b1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x21b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x21bd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x21c0: mov_imm:
	regs[5] = 0x3218baa3, opcode= 0x0b
0x21c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x21c9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x21cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x21d2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x21d8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x21dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21e1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x21e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x21ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x21f0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x21f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x21f6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x21f9: mov_imm:
	regs[5] = 0x104d4152, opcode= 0x0b
0x21ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2202: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2205: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2208: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x220b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2214: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2217: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x221a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x221d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2220: mov_imm:
	regs[5] = 0xd90ff3c0, opcode= 0x0b
0x2226: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2229: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x222c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2232: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2238: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x223b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2244: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x07
0x224d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2250: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2254: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2259: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x225c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2260: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2265: mov_imm:
	regs[5] = 0x792f7db4, opcode= 0x0b
0x226b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x226e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2271: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2274: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2277: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x227a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x227d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2280: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2283: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2286: mov_imm:
	regs[5] = 0x3e5ac6c6, opcode= 0x0b
0x228c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x228f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2292: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2298: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22a4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x22a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22ad: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x22b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x22b6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x22b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x22bc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x22c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22c5: mov_imm:
	regs[5] = 0xe283892c, opcode= 0x0b
0x22cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x22ce: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x22d1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x22d4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x22d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x22da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x22de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22e3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x22ef: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22f8: mov_imm:
	regs[5] = 0x3360a903, opcode= 0x0b
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2304: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x07
0x230d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2311: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2316: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x231c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2322: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2326: jmp_imm:
	pc += 0x1, opcode= 0x07
0x232b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x232f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2334: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2337: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x233a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x233d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2340: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2343: mov_imm:
	regs[5] = 0xa2b20d51, opcode= 0x0b
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x234f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2353: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2358: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x235c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2361: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2364: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2367: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x236a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x236d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2376: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2379: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x237c: mov_imm:
	regs[5] = 0xdda99f75, opcode= 0x0b
0x2382: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2385: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2388: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2394: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x239a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x239d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x23a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x23a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x23a6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x23a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x23ac: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x23af: mov_imm:
	regs[5] = 0x44a3586c, opcode= 0x0b
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x23be: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x23c1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23ca: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x23cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x23d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x23d3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x23d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x23d9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23e2: mov_imm:
	regs[5] = 0x405074fe, opcode= 0x0b
0x23e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x23eb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23f4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2400: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2406: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2409: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x240d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2412: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2415: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2418: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x241b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x241e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2421: mov_imm:
	regs[5] = 0xc45e7441, opcode= 0x0b
0x2427: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x242a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x242d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2430: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2433: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x07
0x243c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x243f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2442: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2445: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2448: mov_imm:
	regs[5] = 0x3dbb2c4f, opcode= 0x0b
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2454: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2457: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x245a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2460: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2466: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2469: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x246c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2470: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2475: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x07
0x247e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2481: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2484: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2488: jmp_imm:
	pc += 0x1, opcode= 0x07
0x248d: mov_imm:
	regs[5] = 0x8f940772, opcode= 0x0b
0x2494: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2499: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x249c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x249f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x24a2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x24a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x24ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24b7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x24ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x24bd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x24c0: mov_imm:
	regs[5] = 0x2a257062, opcode= 0x0b
0x24c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x24c9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x24cc: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x24de: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x24e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24e7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x24ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x24ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x24f0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x24f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x24f6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x24f9: mov_imm:
	regs[5] = 0xec905b5f, opcode= 0x0b
0x24ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2502: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2505: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2508: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x250c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2511: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2514: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2518: jmp_imm:
	pc += 0x1, opcode= 0x07
0x251d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2520: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2523: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2526: mov_imm:
	regs[5] = 0x11b946f4, opcode= 0x0b
0x252c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x252f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2532: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x07
0x253e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2544: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2547: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x254a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x254d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2550: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2553: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2557: jmp_imm:
	pc += 0x1, opcode= 0x07
0x255c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x255f: mov_imm:
	regs[5] = 0x5c244828, opcode= 0x0b
0x2565: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2568: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x256b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x256e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2571: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2574: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2577: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x257a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x257d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2580: mov_imm:
	regs[5] = 0x482faecd, opcode= 0x0b
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x07
0x258c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x258f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2598: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25a4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25b0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x25b3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x25b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25bc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x25bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x25c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25c8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x25cb: mov_imm:
	regs[5] = 0x7341f45c, opcode= 0x0b
0x25d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x25d4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25dd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x25e0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x25e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x25e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x25e9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x25ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x25ef: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x25f2: mov_imm:
	regs[5] = 0xea684d1f, opcode= 0x0b
0x25f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x25fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2601: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2604: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x260a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2610: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2614: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2619: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x261c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2620: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2625: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2628: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x262b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x262e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2631: mov_imm:
	regs[5] = 0xc67274cd, opcode= 0x0b
0x2637: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x263a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x263d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2640: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2643: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2646: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2649: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x264c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x264f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2652: mov_imm:
	regs[5] = 0x3b45ab81, opcode= 0x0b
0x2658: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x265b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2664: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x266a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2670: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2673: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2676: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2679: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x267c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x267f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2682: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2685: mov_imm:
	regs[5] = 0x338eea83, opcode= 0x0b
0x268b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x268e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2691: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2694: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x07
0x269d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26a3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x26a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x26a9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x26ac: mov_imm:
	regs[5] = 0xc04cb7ae, opcode= 0x0b
0x26b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x26b5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26be: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x26c4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x26ca: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x26cd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x26d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x26d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x26dc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x26e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x26e8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x26ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26f1: mov_imm:
	regs[5] = 0xd095ca54, opcode= 0x0b
0x26f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x26fa: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x26fd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2700: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2703: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2706: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2709: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x270c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x270f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2712: mov_imm:
	regs[5] = 0xaa7186ad, opcode= 0x0b
0x2718: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x271b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x271e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2724: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x272a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2733: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2736: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2739: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x273c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2745: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2748: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x274c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2751: mov_imm:
	regs[5] = 0xfd9b1d27, opcode= 0x0b
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x07
0x275d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2761: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2766: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2769: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x276d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2772: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2775: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2778: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x277c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2781: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2784: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2787: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x278a: mov_imm:
	regs[5] = 0xb259fb85, opcode= 0x0b
0x2790: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2793: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2796: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27a2: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x27a8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x27ab: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x27ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ba: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x27bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x27c0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x27c3: mov_imm:
	regs[5] = 0x18cc2217, opcode= 0x0b
0x27c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x27cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27d2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x27d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27db: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x27de: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x27e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x27e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x27e7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x27ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x27ed: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x27f0: mov_imm:
	regs[5] = 0x28121623, opcode= 0x0b
0x27f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x27f9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x27fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2802: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2808: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x280e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2811: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2814: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2817: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x281a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x281d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2820: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2823: mov_imm:
	regs[5] = 0xb9455d1d, opcode= 0x0b
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x282f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2838: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x283b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x283e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2841: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2844: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2848: jmp_imm:
	pc += 0x1, opcode= 0x07
0x284d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2850: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2859: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x285c: mov_imm:
	regs[5] = 0xfbd79c89, opcode= 0x0b
0x2862: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2865: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2868: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x286e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2874: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x07
0x287d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2880: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2889: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x288c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2895: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2898: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x289c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28a1: mov_imm:
	regs[5] = 0xab3cf80, opcode= 0x0b
0x28a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x28ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28b0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x28b3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x28b6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x28b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x28bf: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x28c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x28c5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x28c8: mov_imm:
	regs[5] = 0xee515bb2, opcode= 0x0b
0x28ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x28d1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28da: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28e6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x28ec: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x28ef: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x28f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x28f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x28f8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x28fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x28fe: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2901: mov_imm:
	regs[5] = 0xe4181973, opcode= 0x0b
0x2907: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x290a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x290e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2913: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2916: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2919: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x291c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2920: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2925: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2928: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x292b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x292f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2934: mov_imm:
	regs[5] = 0x97ad1782, opcode= 0x0b
0x293b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2940: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2943: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2946: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x294c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2952: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x07
0x295b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x295e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2961: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x07
0x296a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x296d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2970: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2973: mov_imm:
	regs[5] = 0xadb68bc4, opcode= 0x0b
0x2979: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x297c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x297f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2982: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x07
0x298b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x298e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2992: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2997: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x29a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29a9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29b2: mov_imm:
	regs[5] = 0x7f7d3548, opcode= 0x0b
0x29b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x29bb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x29be: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x29c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29ca: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x29d0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x29d3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x29d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x29df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x29e2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x29ee: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x29f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29f7: mov_imm:
	regs[5] = 0x5a715629, opcode= 0x0b
0x29fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a00: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2a03: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2a06: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2a0a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a15: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a1b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a24: mov_imm:
	regs[5] = 0x25f88dc6, opcode= 0x0b
0x2a2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a2d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a36: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2a3c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2a42: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2a45: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2a48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a54: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a58: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a66: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2a69: mov_imm:
	regs[5] = 0x7dfb6c04, opcode= 0x0b
0x2a6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a78: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2a7b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a84: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2a87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2a8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a93: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a9f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2aa2: mov_imm:
	regs[5] = 0x67ef231a, opcode= 0x0b
0x2aa8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2aab: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2aae: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aba: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2ac0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2ac3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2ac6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ac9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2acc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2acf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2ad2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2ad5: mov_imm:
	regs[5] = 0x1c13c311, opcode= 0x0b
0x2adb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2ade: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2ae2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ae7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2aeb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2af0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2af3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2afc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2aff: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b0b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2b0e: mov_imm:
	regs[5] = 0xa9762fc9, opcode= 0x0b
0x2b15: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2b1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b23: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2b26: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b32: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2b38: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2b3b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2b3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b44: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b4a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2b4d: mov_imm:
	regs[5] = 0xb41493cc, opcode= 0x0b
0x2b53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2b56: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2b5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b5f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2b62: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2b65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2b68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2b6b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b71: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b7a: mov_imm:
	regs[5] = 0xf13948d7, opcode= 0x0b
0x2b80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b89: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2b8c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b98: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2b9e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2ba1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2ba4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ba7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2baa: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2bad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bb6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2bb9: mov_imm:
	regs[5] = 0xe550f2e, opcode= 0x0b
0x2bbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bc8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bd1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2bd4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2bd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2bda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2bdd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2be1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2be6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2be9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bf2: mov_imm:
	regs[5] = 0x5532f7d7, opcode= 0x0b
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c01: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c0a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2c10: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c1c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2c20: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c25: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2c28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c2e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c34: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2c37: mov_imm:
	regs[5] = 0x1596ae9f, opcode= 0x0b
0x2c3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c40: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2c43: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2c47: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c4c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2c4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c55: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c5b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2c5f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c64: mov_imm:
	regs[5] = 0xa8347ad5, opcode= 0x0b
0x2c6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c6d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2c70: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2c76: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c82: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2c86: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c8b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2c97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ca0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2ca3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cac: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2caf: mov_imm:
	regs[5] = 0xa552167b, opcode= 0x0b
0x2cb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2cb8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2cbc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cc1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2cc4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2cc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2cca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cd3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2cdf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ce8: mov_imm:
	regs[5] = 0x69da2c1f, opcode= 0x0b
0x2cef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cf4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2cf7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2cfa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2d00: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2d06: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2d0a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d0f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d24: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d30: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2d33: mov_imm:
	regs[5] = 0xcadcf071, opcode= 0x0b
0x2d3a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d42: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2d45: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2d48: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2d4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d51: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d57: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2d5a: mov_imm:
	regs[5] = 0xc032c660, opcode= 0x0b
0x2d60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d69: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2d6c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2d72: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2d78: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2d7b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2d7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2d81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2d84: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d88: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d91: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d96: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2d99: mov_imm:
	regs[5] = 0xc0721f4e, opcode= 0x0b
0x2d9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2da8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2dab: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2dae: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2db1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2db4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dbd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2dc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2dc3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2dc6: mov_imm:
	regs[5] = 0x4d227e03, opcode= 0x0b
0x2dcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2dcf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2dd2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2dd8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2dde: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2de2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2de7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2df0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2df4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2df9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2dfc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2dff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e02: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2e05: mov_imm:
	regs[5] = 0x3d5e0616, opcode= 0x0b
0x2e0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e0f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e14: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2e17: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2e1a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2e1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e29: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e2f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2e32: mov_imm:
	regs[5] = 0x5da27a16, opcode= 0x0b
0x2e38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e3b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2e3e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2e44: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e50: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2e53: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2e56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e62: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e66: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e6e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2e71: mov_imm:
	regs[5] = 0x7bc03777, opcode= 0x0b
0x2e77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e7a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e83: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2e86: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2e89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2e8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e95: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2e98: mov_imm:
	regs[5] = 0xe8334d5a, opcode= 0x0b
0x2e9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2ea1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2ea5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eaa: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eb6: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2ebc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ec5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2ec8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ecb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2ecf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ed4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2ed8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2edd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2ee0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2ee3: mov_imm:
	regs[5] = 0x25b04876, opcode= 0x0b
0x2ee9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2eec: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2eef: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2ef2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2ef5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ef8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2efb: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2efe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f01: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2f04: mov_imm:
	regs[5] = 0xd73ba5a4, opcode= 0x0b
0x2f0b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f13: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2f16: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2f1c: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2f22: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2f25: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2f28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f2e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2f31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f34: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2f37: mov_imm:
	regs[5] = 0xf57c31d2, opcode= 0x0b
0x2f3e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f46: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f4f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2f52: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2f55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f59: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2f61: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f73: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2f76: mov_imm:
	regs[5] = 0x5a524363, opcode= 0x0b
0x2f7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f7f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2f82: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2f88: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2f8e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2f92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f97: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2f9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2f9e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2fa6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2fa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2fac: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2faf: mov_imm:
	regs[5] = 0x24df9a32, opcode= 0x0b
0x2fb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2fb8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2fbb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2fbe: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2fc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2fc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x2fc7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2fd3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2fd6: mov_imm:
	regs[5] = 0x5a816813, opcode= 0x0b
0x2fdc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2fdf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2fe2: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x2fe8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x2fee: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ff7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2ffa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x2ffd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3000: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3009: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x300c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3015: mov_imm:
	regs[5] = 0x4e46ab9b, opcode= 0x0b
0x301c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3021: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3024: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3027: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x302a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x302d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3030: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3039: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x303c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x303f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3042: mov_imm:
	regs[5] = 0x3f176793, opcode= 0x0b
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x07
0x304e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3052: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3057: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x305a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3060: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x07
0x306c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x306f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3072: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3076: jmp_imm:
	pc += 0x1, opcode= 0x07
0x307b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x307e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3084: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3087: mov_imm:
	regs[5] = 0x57bec240, opcode= 0x0b
0x308d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3090: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3093: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3096: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3099: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x309c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x309f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x30a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x30a5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x30a8: mov_imm:
	regs[5] = 0xc6e2ae90, opcode= 0x0b
0x30ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x30b1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x30b4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x30ba: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x30c0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x30c3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30d2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x30d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x30d8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x30db: mov_imm:
	regs[5] = 0x9daf42ea, opcode= 0x0b
0x30e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x30e4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x30e7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30f0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x30f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x30f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x30f9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x30fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x30ff: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3102: mov_imm:
	regs[5] = 0xab9fdfc, opcode= 0x0b
0x3108: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x310b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x310e: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3114: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x311a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x311d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3121: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3126: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3129: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x312c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x312f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3132: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3135: mov_imm:
	regs[5] = 0x6934827e, opcode= 0x0b
0x313b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x313e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3141: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x07
0x314a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x314d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3150: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3154: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3159: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x315c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x315f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3162: mov_imm:
	regs[5] = 0x4c2a16cc, opcode= 0x0b
0x3169: jmp_imm:
	pc += 0x1, opcode= 0x07
0x316e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3171: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3174: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x317a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3180: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3189: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x318d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3192: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3195: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3198: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x319b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x319e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x31a1: mov_imm:
	regs[5] = 0x2aea5bf3, opcode= 0x0b
0x31a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x31aa: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x31ad: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x31b0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x31b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31b9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x31bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x31bf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x31c2: mov_imm:
	regs[5] = 0x4f2adacf, opcode= 0x0b
0x31c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x31cb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x31ce: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x31d4: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x31da: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x31dd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x31e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x31e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x31e6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x31e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x31ec: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x31ef: mov_imm:
	regs[5] = 0xe31487d, opcode= 0x0b
0x31f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x31fe: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3201: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3204: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x07
0x320d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3214: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3219: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x321d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3222: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3225: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3228: mov_imm:
	regs[5] = 0xfeb48f4a, opcode= 0x0b
0x322e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3231: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3234: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x323a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3240: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3244: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3249: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x324c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x324f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3253: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3258: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3261: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3264: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3268: jmp_imm:
	pc += 0x1, opcode= 0x07
0x326d: mov_imm:
	regs[5] = 0x88e0df6, opcode= 0x0b
0x3273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3276: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3279: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x327c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x327f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3282: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3285: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x328b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x328e: mov_imm:
	regs[5] = 0x5d61f801, opcode= 0x0b
0x3294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3297: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x329a: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x32a0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x32a6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x32aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32af: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x32b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32c4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x32c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x32d3: mov_imm:
	regs[5] = 0x6cb90671, opcode= 0x0b
0x32da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x32e2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x32e5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32ee: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x32f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x32fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x32fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3303: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x07
0x330c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x330f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3312: mov_imm:
	regs[5] = 0x5a7c30de, opcode= 0x0b
0x3318: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x331b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x331f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3324: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x332a: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3331: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3336: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x333f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3342: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3345: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x07
0x334e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3354: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3358: jmp_imm:
	pc += 0x1, opcode= 0x07
0x335d: mov_imm:
	regs[5] = 0xf375cd22, opcode= 0x0b
0x3364: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3369: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x336c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3370: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3375: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3378: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x337b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x337e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3381: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3387: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3390: mov_imm:
	regs[5] = 0x761405ec, opcode= 0x0b
0x3396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3399: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x339c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33a8: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x33ae: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33b7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x33ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x33be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33c6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x33c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33d2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x33d5: mov_imm:
	regs[5] = 0x1d6bec09, opcode= 0x0b
0x33db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x33de: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x33f3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x33f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x33f9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x33fc: mov_imm:
	regs[5] = 0x997f5ee5, opcode= 0x0b
0x3402: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3405: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3408: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x340e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3415: jmp_imm:
	pc += 0x1, opcode= 0x07
0x341a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x341d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3420: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3423: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3426: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3429: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3432: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3435: mov_imm:
	regs[5] = 0xd0b7f183, opcode= 0x0b
0x343b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x343e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3441: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3444: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3447: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x344a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x344d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3451: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3456: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3459: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x345c: mov_imm:
	regs[5] = 0xcb2bff15, opcode= 0x0b
0x3462: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3465: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3468: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x346e: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3474: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3477: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3480: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3483: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3486: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x348a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x348f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3492: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3495: mov_imm:
	regs[5] = 0xff9ab1e9, opcode= 0x0b
0x349b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x349f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34a4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x34a7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x34aa: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x34ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x34b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x34b3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x34b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x34b9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x34bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34c2: mov_imm:
	regs[5] = 0x1d242a53, opcode= 0x0b
0x34c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34d1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x34d4: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34e0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x34e6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x34e9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x34ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x34ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x34f2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x34f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34fe: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3502: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3507: mov_imm:
	regs[5] = 0xb9ada0fe, opcode= 0x0b
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3513: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3516: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3519: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x351c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x351f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3522: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3525: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3529: jmp_imm:
	pc += 0x1, opcode= 0x07
0x352e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3531: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x07
0x353a: mov_imm:
	regs[5] = 0x89988e8a, opcode= 0x0b
0x3540: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3543: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x07
0x354c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3552: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x07
0x355e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3567: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x356a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x356d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x3571: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3576: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x357a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x357f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3588: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x358b: mov_imm:
	regs[5] = 0xd23d61c6, opcode= 0x0b
0x3592: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3597: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x359a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x359d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x35a0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x35a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35a9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x35ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x35af: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x35b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35b8: mov_imm:
	regs[5] = 0x9dd7f0b, opcode= 0x0b
0x35bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x35c7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x35ca: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x35d0: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x35d6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x35d9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x35dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x35df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35e8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x35eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35f4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x35f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35fd: mov_imm:
	regs[5] = 0x5a3e8445, opcode= 0x0b
0x3603: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3606: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x360a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x360f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3612: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3615: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3618: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x361b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x361e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3627: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x362a: mov_imm:
	regs[5] = 0xd10c5255, opcode= 0x0b
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3636: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3639: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x363c: mov_imm:
	regs[20] = 0x4, opcode= 0x0b
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3648: mov_imm:
	regs[21] = 0x5, opcode= 0x0b
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3654: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3657: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x365b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3660: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x3664: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x366c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x366f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3673: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3678: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3681: mov_imm:
	regs[5] = 0xd3533c0e, opcode= 0x0b
0x3687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x368a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3693: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3696: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3699: shl_regs:
	regs[2] <<= regs[20], opcode= 0x05
0x369c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x09
0x36a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36a5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x36a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36b1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x36b4: mov_imm:
	regs[5] = 0x2cad3da7, opcode= 0x0b
0x36ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x36bd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x36c0: mov_imm:
	regs[30] = 0xb16a67bf, opcode= 0x0b
0x36c6: mov_imm:
	regs[31] = 0x86b4ac2f, opcode= 0x0b
0x36cc: xor_regs:
	regs[0] ^= regs[30], opcode= 0x06
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36d5: xor_regs:
	regs[1] ^= regs[31], opcode= 0x06
max register index:31
