<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>pwm.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc95144xl.chp</devFile><mfdFile>pwm.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 1- 9-2024" design="pwm" device="XC95144XL" eqnType="1" pkg="TQ100" speed="-5" status="1" statusStr="Successful" swVersion="P.20131013" time="  1:26PM" version="1.0"/><inputs id="number4_SPECSIG"/><inputs id="number6_SPECSIG"/><inputs id="number7_SPECSIG"/><inputs id="number1_SPECSIG"/><inputs id="number2_SPECSIG"/><inputs id="number3_SPECSIG"/><inputs id="number5_SPECSIG"/><inputs id="number0_SPECSIG"/><global_inputs id="clk_counter" pinnum="GCK1" use="GCK1" userloc="22"/><global_inputs id="lach" pinnum="GCK2" use="GCK2" userloc="23"/><global_inputs id="start" pinnum="GSR" use="GSR" userloc="99"/><pin id="FB1_MC2_PIN11" pinnum="11" signal="out_pwm" use="O"/><pin id="FB1_MC3_PIN12" pinnum="12"/><pin id="FB1_MC5_PIN13" pinnum="13"/><pin id="FB1_MC6_PIN14" pinnum="14" signal="number2_SPECSIG" use="I"/><pin id="FB1_MC8_PIN15" pinnum="15"/><pin id="FB1_MC9_PIN16" pinnum="16" signal="reg_pwm1_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC11_PIN17" pinnum="17" signal="reg_count7_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC12_PIN18" pinnum="18" signal="reg_count5_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC14_PIN19" pinnum="19" signal="reg_count3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC15_PIN20" pinnum="20" signal="reg_count2_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC17_PIN22" pinnum="22" signal="clk_counter" use="GCK"/><pin id="FB2_MC2_PIN99" pinnum="99" signal="start" use="GSRI_SPECSIG"/><pin id="FB2_MC5_PIN1" pinnum="1"/><pin id="FB2_MC6_PIN2" pinnum="2"/><pin id="FB2_MC8_PIN3" pinnum="3"/><pin id="FB2_MC9_PIN4" pinnum="4"/><pin id="FB2_MC11_PIN6" pinnum="6"/><pin id="FB2_MC12_PIN7" pinnum="7"/><pin id="FB2_MC14_PIN8" pinnum="8" signal="number0_SPECSIG" use="I"/><pin id="FB2_MC15_PIN9" pinnum="9" signal="number3_SPECSIG" use="I"/><pin id="FB2_MC17_PIN10" pinnum="10" signal="reg_pwm3_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC2_PIN23" pinnum="23" signal="lach" use="GCK"/><pin id="FB3_MC5_PIN24" pinnum="24"/><pin id="FB3_MC6_PIN25" pinnum="25"/><pin id="FB3_MC8_PIN27" pinnum="27"/><pin id="FB3_MC9_PIN28" pinnum="28"/><pin id="FB3_MC11_PIN29" pinnum="29"/><pin id="FB3_MC12_PIN30" pinnum="30"/><pin id="FB3_MC14_PIN32" pinnum="32" use="b_SPECSIG"/><pin id="FB3_MC15_PIN33" pinnum="33" use="b_SPECSIG"/><pin id="FB3_MC17_PIN34" pinnum="34" use="b_SPECSIG"/><pin id="FB4_MC2_PIN87" pinnum="87"/><pin id="FB4_MC5_PIN89" pinnum="89"/><pin id="FB4_MC6_PIN90" pinnum="90"/><pin id="FB4_MC8_PIN91" pinnum="91"/><pin id="FB4_MC9_PIN92" pinnum="92" signal="number1_SPECSIG" use="I"/><pin id="FB4_MC11_PIN93" pinnum="93"/><pin id="FB4_MC12_PIN94" pinnum="94"/><pin id="FB4_MC14_PIN95" pinnum="95"/><pin id="FB4_MC15_PIN96" pinnum="96"/><pin id="FB4_MC17_PIN97" pinnum="97" signal="reg_pwm7_SPECSIG" use="b_SPECSIG"/><pin id="FB5_MC2_PIN35" pinnum="35"/><pin id="FB5_MC5_PIN36" pinnum="36"/><pin id="FB5_MC6_PIN37" pinnum="37"/><pin id="FB5_MC8_PIN39" pinnum="39"/><pin id="FB5_MC9_PIN40" pinnum="40"/><pin id="FB5_MC11_PIN41" pinnum="41"/><pin id="FB5_MC12_PIN42" pinnum="42"/><pin id="FB5_MC14_PIN43" pinnum="43"/><pin id="FB5_MC15_PIN46" pinnum="46"/><pin id="FB5_MC17_PIN49" pinnum="49"/><pin id="FB6_MC2_PIN74" pinnum="74"/><pin id="FB6_MC5_PIN76" pinnum="76"/><pin id="FB6_MC6_PIN77" pinnum="77"/><pin id="FB6_MC8_PIN78" pinnum="78" signal="number5_SPECSIG" use="I"/><pin id="FB6_MC9_PIN79" pinnum="79"/><pin id="FB6_MC11_PIN80" pinnum="80" signal="number6_SPECSIG" use="I"/><pin id="FB6_MC12_PIN81" pinnum="81"/><pin id="FB6_MC14_PIN82" pinnum="82"/><pin id="FB6_MC15_PIN85" pinnum="85"/><pin id="FB6_MC17_PIN86" pinnum="86" signal="number4_SPECSIG" use="I"/><pin id="FB7_MC2_PIN50" pinnum="50"/><pin id="FB7_MC5_PIN52" pinnum="52"/><pin id="FB7_MC6_PIN53" pinnum="53"/><pin id="FB7_MC8_PIN54" pinnum="54"/><pin id="FB7_MC9_PIN55" pinnum="55"/><pin id="FB7_MC11_PIN56" pinnum="56"/><pin id="FB7_MC12_PIN58" pinnum="58"/><pin id="FB7_MC14_PIN59" pinnum="59"/><pin id="FB7_MC15_PIN60" pinnum="60"/><pin id="FB7_MC17_PIN61" pinnum="61"/><pin id="FB8_MC2_PIN63" pinnum="63"/><pin id="FB8_MC5_PIN64" pinnum="64"/><pin id="FB8_MC6_PIN65" pinnum="65"/><pin id="FB8_MC8_PIN66" pinnum="66"/><pin id="FB8_MC9_PIN67" pinnum="67"/><pin id="FB8_MC11_PIN68" pinnum="68"/><pin id="FB8_MC12_PIN70" pinnum="70"/><pin id="FB8_MC14_PIN71" pinnum="71"/><pin id="FB8_MC15_PIN72" pinnum="72"/><pin id="FB8_MC17_PIN73" pinnum="73" signal="number7_SPECSIG" use="I"/><fblock id="FB1" inputUse="12" pinUse="2"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN11" sigUse="2" signal="out_pwm"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN12"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN13"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN14"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN15"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN16" sigUse="2" signal="reg_pwm1_SPECSIG"><pterms pt1="FB1_9_1" pt2="FB1_9_2"/></macrocell><macrocell id="FB1_MC10" sigUse="2" signal="reg_pwm0_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN17" sigUse="8" signal="reg_count7_SPECSIG"><pterms pt1="FB1_11_1" pt2="FB1_11_2" pt3="FB1_11_3"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN18" sigUse="8" signal="reg_count5_SPECSIG"><pterms pt1="FB1_12_1" pt2="FB1_12_2" pt3="FB1_12_3"/></macrocell><macrocell id="FB1_MC13" sigUse="7" signal="reg_count4_SPECSIG"><pterms pt1="FB1_13_1" pt2="FB1_13_2" pt3="FB1_13_3"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN19" sigUse="6" signal="reg_count3_SPECSIG"><pterms pt1="FB1_14_1" pt2="FB1_14_2" pt3="FB1_14_3"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20" sigUse="5" signal="reg_count2_SPECSIG"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3"/></macrocell><macrocell id="FB1_MC16" sigUse="8" signal="reg_count0_SPECSIG"><pterms pt1="FB1_16_1" pt2="FB1_16_2" pt3="FB1_16_3"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN22" sigUse="8" signal="reg_count1_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3" pt4="FB1_17_4" pt5="FB1_17_5"/></macrocell><macrocell id="FB1_MC18" sigUse="8" signal="reg_count6_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3" pt4="FB1_18_4" pt5="FB1_18_5"/></macrocell><fbinput id="FB1_I1" signal="number0_SPECSIG"/><fbinput id="FB1_I2" signal="number1_SPECSIG"/><fbinput id="FB1_I3" signal="pwm_out"/><fbinput id="FB1_I4" signal="reg_count0_SPECSIG"/><fbinput id="FB1_I5" signal="reg_count1_SPECSIG"/><fbinput id="FB1_I6" signal="reg_count2_SPECSIG"/><fbinput id="FB1_I7" signal="reg_count3_SPECSIG"/><fbinput id="FB1_I8" signal="reg_count4_SPECSIG"/><fbinput id="FB1_I9" signal="reg_count5_SPECSIG"/><fbinput id="FB1_I10" signal="reg_count6_SPECSIG"/><fbinput id="FB1_I11" signal="reg_count7_SPECSIG"/><fbinput id="FB1_I12" signal="start"/><pterm id="FB1_2_1"><signal id="start"/><signal id="pwm_out"/></pterm><pterm id="FB1_9_1"><signal id="number1_SPECSIG"/></pterm><pterm id="FB1_9_2"><signal id="start" negated="ON"/></pterm><pterm id="FB1_10_1"><signal id="number0_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="start" negated="ON"/></pterm><pterm id="FB1_11_1"><signal id="reg_count6_SPECSIG" negated="ON"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_11_2"><signal id="reg_count4_SPECSIG" negated="ON"/><signal id="reg_count1_SPECSIG" negated="ON"/><signal id="reg_count2_SPECSIG" negated="ON"/><signal id="reg_count3_SPECSIG" negated="ON"/><signal id="reg_count5_SPECSIG" negated="ON"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_11_3"><signal id="reg_count4_SPECSIG"/><signal id="reg_count6_SPECSIG"/><signal id="reg_count1_SPECSIG"/><signal id="reg_count2_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_count7_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_12_1"><signal id="reg_count6_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_12_2"><signal id="reg_count4_SPECSIG"/><signal id="reg_count6_SPECSIG" negated="ON"/><signal id="reg_count1_SPECSIG"/><signal id="reg_count2_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_12_3"><signal id="reg_count4_SPECSIG"/><signal id="reg_count1_SPECSIG"/><signal id="reg_count2_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count7_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_13_1"><signal id="reg_count4_SPECSIG"/><signal id="reg_count6_SPECSIG"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_13_2"><signal id="reg_count6_SPECSIG" negated="ON"/><signal id="reg_count1_SPECSIG"/><signal id="reg_count2_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_13_3"><signal id="reg_count1_SPECSIG"/><signal id="reg_count2_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count7_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_14_1"><signal id="reg_count6_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_14_2"><signal id="reg_count6_SPECSIG" negated="ON"/><signal id="reg_count1_SPECSIG"/><signal id="reg_count2_SPECSIG"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_14_3"><signal id="reg_count1_SPECSIG"/><signal id="reg_count2_SPECSIG"/><signal id="reg_count7_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="reg_count6_SPECSIG"/><signal id="reg_count2_SPECSIG"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_15_2"><signal id="reg_count6_SPECSIG" negated="ON"/><signal id="reg_count1_SPECSIG"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_15_3"><signal id="reg_count1_SPECSIG"/><signal id="reg_count7_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_16_1"><signal id="reg_count6_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_2"><signal id="reg_count7_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_3"><signal id="reg_count4_SPECSIG" negated="ON"/><signal id="reg_count1_SPECSIG" negated="ON"/><signal id="reg_count2_SPECSIG" negated="ON"/><signal id="reg_count3_SPECSIG" negated="ON"/><signal id="reg_count5_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_1"><signal id="reg_count6_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_17_2"><signal id="reg_count7_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_17_3"><signal id="reg_count6_SPECSIG"/><signal id="reg_count1_SPECSIG"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_17_4"><signal id="reg_count4_SPECSIG" negated="ON"/><signal id="reg_count2_SPECSIG" negated="ON"/><signal id="reg_count3_SPECSIG" negated="ON"/><signal id="reg_count5_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG"/></pterm><pterm id="FB1_17_5"><signal id="reg_count6_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_18_1"><signal id="reg_count4_SPECSIG"/><signal id="reg_count6_SPECSIG"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_18_2"><signal id="reg_count6_SPECSIG"/><signal id="reg_count1_SPECSIG"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_18_3"><signal id="reg_count6_SPECSIG"/><signal id="reg_count2_SPECSIG"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_18_4"><signal id="reg_count6_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count7_SPECSIG"/></pterm><pterm id="FB1_18_5"><signal id="reg_count4_SPECSIG"/><signal id="reg_count1_SPECSIG"/><signal id="reg_count2_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_count0_SPECSIG"/></pterm><equation id="out_pwm"><d2><eq_pterm ptindx="FB1_2_1"/></d2></equation><equation id="reg_pwm1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_9_1"/></d2><clk><fastsig signal="lach"/></clk><ce><eq_pterm ptindx="FB1_9_2"/></ce><prld ptindx="GND"/></equation><equation id="reg_pwm0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_10_1"/></d2><clk><fastsig signal="lach"/></clk><ce><eq_pterm ptindx="FB1_10_2"/></ce><prld ptindx="GND"/></equation><equation id="reg_count7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_11_1"/><eq_pterm ptindx="FB1_11_2"/><eq_pterm ptindx="FB1_11_3"/></d2><clk><fastsig signal="clk_counter"/></clk><reset><fastsig signal="start"/></reset><prld ptindx="GND"/></equation><equation id="reg_count5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_12_1"/><eq_pterm ptindx="FB1_12_2"/><eq_pterm ptindx="FB1_12_3"/></d2><clk><fastsig signal="clk_counter"/></clk><reset><fastsig signal="start"/></reset><prld ptindx="GND"/></equation><equation id="reg_count4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_13_1"/><eq_pterm ptindx="FB1_13_2"/><eq_pterm ptindx="FB1_13_3"/></d2><clk><fastsig signal="clk_counter"/></clk><reset><fastsig signal="start"/></reset><prld ptindx="GND"/></equation><equation id="reg_count3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_14_1"/><eq_pterm ptindx="FB1_14_2"/><eq_pterm ptindx="FB1_14_3"/></d2><clk><fastsig signal="clk_counter"/></clk><reset><fastsig signal="start"/></reset><prld ptindx="GND"/></equation><equation id="reg_count2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_15_1"/><eq_pterm ptindx="FB1_15_2"/><eq_pterm ptindx="FB1_15_3"/></d2><clk><fastsig signal="clk_counter"/></clk><reset><fastsig signal="start"/></reset><prld ptindx="GND"/></equation><equation id="reg_count0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_16_1"/><eq_pterm ptindx="FB1_16_2"/><eq_pterm ptindx="FB1_16_3"/></d2><clk><fastsig signal="clk_counter"/></clk><reset><fastsig signal="start"/></reset><prld ptindx="GND"/></equation><equation id="reg_count1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/><eq_pterm ptindx="FB1_17_3"/><eq_pterm ptindx="FB1_17_4"/></d2><clk><fastsig signal="clk_counter"/></clk><reset><fastsig signal="start"/></reset><prld ptindx="GND"/></equation><equation id="reg_count6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/><eq_pterm ptindx="FB1_18_3"/><eq_pterm ptindx="FB1_18_4"/><eq_pterm ptindx="FB1_18_5"/><eq_pterm import="1" ptindx="FB1_17_5"/></d2><clk><fastsig signal="clk_counter"/></clk><reset><fastsig signal="start"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="13" pinUse="3"><macrocell id="FB2_MC1"><pterms pt1="FB2_1_1"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN99"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN1"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN2"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN3"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN4"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN7"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN8" sigUse="2" signal="reg_pwm6_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN9" sigUse="2" signal="reg_pwm5_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2"/></macrocell><macrocell id="FB2_MC16" sigUse="2" signal="reg_pwm4_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN10" sigUse="2" signal="reg_pwm3_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3" pt4="FB2_17_4"/></macrocell><macrocell id="FB2_MC18" sigUse="8" signal="OpTxINV11_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4" pt5="FB2_18_5"/></macrocell><fbinput id="FB2_I1" signal="number3_SPECSIG"/><fbinput id="FB2_I2" signal="number4_SPECSIG"/><fbinput id="FB2_I3" signal="number5_SPECSIG"/><fbinput id="FB2_I4" signal="number6_SPECSIG"/><fbinput id="FB2_I5" signal="reg_count0_SPECSIG"/><fbinput id="FB2_I6" signal="reg_count1_SPECSIG"/><fbinput id="FB2_I7" signal="reg_count2_SPECSIG"/><fbinput id="FB2_I8" signal="reg_count4_SPECSIG"/><fbinput id="FB2_I9" signal="reg_pwm0_SPECSIG"/><fbinput id="FB2_I10" signal="reg_pwm1_SPECSIG"/><fbinput id="FB2_I11" signal="reg_pwm2_SPECSIG"/><fbinput id="FB2_I12" signal="reg_pwm4_SPECSIG"/><fbinput id="FB2_I13" signal="start"/><pterm id="FB2_1_1"><signal id="reg_count0_SPECSIG" negated="ON"/><signal id="reg_pwm1_SPECSIG"/><signal id="reg_pwm2_SPECSIG"/><signal id="reg_pwm0_SPECSIG"/></pterm><pterm id="FB2_14_1"><signal id="number6_SPECSIG"/></pterm><pterm id="FB2_14_2"><signal id="start" negated="ON"/></pterm><pterm id="FB2_15_1"><signal id="number5_SPECSIG"/></pterm><pterm id="FB2_15_2"><signal id="start" negated="ON"/></pterm><pterm id="FB2_16_1"><signal id="number4_SPECSIG"/></pterm><pterm id="FB2_16_2"><signal id="start" negated="ON"/></pterm><pterm id="FB2_17_1"><signal id="number3_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="start" negated="ON"/></pterm><pterm id="FB2_17_3"><signal id="reg_count1_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG" negated="ON"/><signal id="reg_pwm2_SPECSIG"/><signal id="reg_pwm0_SPECSIG"/></pterm><pterm id="FB2_17_4"><signal id="reg_count2_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG" negated="ON"/><signal id="reg_pwm1_SPECSIG"/><signal id="reg_pwm0_SPECSIG"/></pterm><pterm id="FB2_18_1"><signal id="reg_count4_SPECSIG" negated="ON"/><signal id="reg_pwm4_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="reg_count2_SPECSIG" negated="ON"/><signal id="reg_pwm2_SPECSIG"/></pterm><pterm id="FB2_18_3"><signal id="reg_count1_SPECSIG" negated="ON"/><signal id="reg_count2_SPECSIG" negated="ON"/><signal id="reg_pwm1_SPECSIG"/></pterm><pterm id="FB2_18_4"><signal id="reg_count1_SPECSIG" negated="ON"/><signal id="reg_pwm1_SPECSIG"/><signal id="reg_pwm2_SPECSIG"/></pterm><pterm id="FB2_18_5"><signal id="reg_count1_SPECSIG" negated="ON"/><signal id="reg_count2_SPECSIG" negated="ON"/><signal id="reg_count0_SPECSIG" negated="ON"/><signal id="reg_pwm0_SPECSIG"/></pterm><equation id="reg_pwm6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_14_1"/></d2><clk><fastsig signal="lach"/></clk><ce><eq_pterm ptindx="FB2_14_2"/></ce><prld ptindx="GND"/></equation><equation id="reg_pwm5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_15_1"/></d2><clk><fastsig signal="lach"/></clk><ce><eq_pterm ptindx="FB2_15_2"/></ce><prld ptindx="GND"/></equation><equation id="reg_pwm4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_16_1"/></d2><clk><fastsig signal="lach"/></clk><ce><eq_pterm ptindx="FB2_16_2"/></ce><prld ptindx="GND"/></equation><equation id="reg_pwm3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk><fastsig signal="lach"/></clk><ce><eq_pterm ptindx="FB2_17_2"/></ce><prld ptindx="GND"/></equation><equation id="OpTxINV11_SPECSIG"><d2><eq_pterm ptindx="FB2_18_1"/><eq_pterm ptindx="FB2_18_2"/><eq_pterm ptindx="FB2_18_3"/><eq_pterm ptindx="FB2_18_4"/><eq_pterm ptindx="FB2_18_5"/><eq_pterm import="1" ptindx="FB2_1_1"/><eq_pterm import="1" ptindx="FB2_17_3"/><eq_pterm import="1" ptindx="FB2_17_4"/></d2></equation></fblock><fblock id="FB3" inputUse="12" pinUse="0"><macrocell id="FB3_MC1" sigUse="2" signal="OpTxOpTxFX_DC13_INV183_SPECSIG"><pterms pt1="FB3_1_1"/></macrocell><macrocell id="FB3_MC2" pin="FB3_MC2_PIN23"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN24"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN25"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN27"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN28"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN29"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN30"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN32"><pterms pt1="FB3_14_1" pt2="FB3_14_2" pt3="FB3_14_3" pt4="FB3_14_4"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN33"><pterms pt1="FB3_15_1" pt2="FB3_15_2" pt3="FB3_15_3" pt4="FB3_15_4" pt5="FB3_15_5"/></macrocell><macrocell id="FB3_MC16" sigUse="12" signal="pwm_out"><pterms pt1="FB3_16_1" pt2="FB3_16_2" pt3="FB3_16_3" pt4="FB3_16_4" pt5="FB3_16_5"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN34"><pterms pt1="FB3_17_1" pt2="FB3_17_2" pt3="FB3_17_3" pt4="FB3_17_4" pt5="FB3_17_5"/></macrocell><macrocell id="FB3_MC18"><pterms pt1="FB3_18_1" pt2="FB3_18_2" pt3="FB3_18_3" pt4="FB3_18_4" pt5="FB3_18_5"/></macrocell><fbinput id="FB3_I1" signal="OpTxOpTxFX_DC13_INV183_SPECSIG"/><fbinput id="FB3_I2" signal="OpTxINV11_SPECSIG"/><fbinput id="FB3_I3" signal="reg_count3_SPECSIG"/><fbinput id="FB3_I4" signal="reg_count4_SPECSIG"/><fbinput id="FB3_I5" signal="reg_count5_SPECSIG"/><fbinput id="FB3_I6" signal="reg_count6_SPECSIG"/><fbinput id="FB3_I7" signal="reg_count7_SPECSIG"/><fbinput id="FB3_I8" signal="reg_pwm3_SPECSIG"/><fbinput id="FB3_I9" signal="reg_pwm4_SPECSIG"/><fbinput id="FB3_I10" signal="reg_pwm5_SPECSIG"/><fbinput id="FB3_I11" signal="reg_pwm6_SPECSIG"/><fbinput id="FB3_I12" signal="reg_pwm7_SPECSIG"/><pterm id="FB3_1_1"><signal id="reg_count7_SPECSIG" negated="ON"/><signal id="reg_pwm7_SPECSIG"/></pterm><pterm id="FB3_14_1"><signal id="reg_count3_SPECSIG"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxINV11_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_2"><signal id="reg_count4_SPECSIG"/><signal id="reg_count6_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_3"><signal id="reg_count4_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_4"><signal id="reg_count6_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm4_SPECSIG" negated="ON"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_1"><signal id="reg_count4_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm4_SPECSIG" negated="ON"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_2"><signal id="reg_count6_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="OpTxINV11_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_3"><signal id="reg_count6_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="OpTxINV11_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_4"><signal id="reg_count3_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="OpTxINV11_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15_5"><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="OpTxINV11_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16_1"><signal id="reg_count7_SPECSIG"/><signal id="reg_pwm7_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16_2"><signal id="reg_count6_SPECSIG"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16_3"><signal id="reg_count6_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16_4"><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16_5"><signal id="reg_count4_SPECSIG"/><signal id="reg_count6_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm4_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_17_1"><signal id="reg_count4_SPECSIG"/><signal id="reg_count6_SPECSIG"/><signal id="reg_pwm4_SPECSIG" negated="ON"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_17_2"><signal id="reg_count4_SPECSIG"/><signal id="reg_pwm4_SPECSIG" negated="ON"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_17_3"><signal id="reg_count6_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxINV11_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_17_4"><signal id="reg_count6_SPECSIG"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxINV11_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_17_5"><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxINV11_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18_1"><signal id="reg_count4_SPECSIG"/><signal id="reg_count6_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18_2"><signal id="reg_count4_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18_3"><signal id="reg_count6_SPECSIG"/><signal id="reg_count3_SPECSIG"/><signal id="reg_pwm4_SPECSIG" negated="ON"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18_4"><signal id="reg_count3_SPECSIG"/><signal id="reg_count5_SPECSIG"/><signal id="reg_pwm4_SPECSIG" negated="ON"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18_5"><signal id="reg_count3_SPECSIG"/><signal id="reg_pwm4_SPECSIG" negated="ON"/><signal id="reg_pwm6_SPECSIG" negated="ON"/><signal id="reg_pwm3_SPECSIG" negated="ON"/><signal id="reg_pwm5_SPECSIG" negated="ON"/><signal id="OpTxOpTxFX_DC13_INV183_SPECSIG" negated="ON"/></pterm><equation id="OpTxOpTxFX_DC13_INV183_SPECSIG"><d2><eq_pterm ptindx="FB3_1_1"/></d2></equation><equation id="pwm_out" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB3_16_1"/><eq_pterm ptindx="FB3_16_2"/><eq_pterm ptindx="FB3_16_3"/><eq_pterm ptindx="FB3_16_4"/><eq_pterm ptindx="FB3_16_5"/><eq_pterm import="1" ptindx="FB3_15_1"/><eq_pterm import="1" ptindx="FB3_15_2"/><eq_pterm import="1" ptindx="FB3_15_3"/><eq_pterm import="1" ptindx="FB3_15_4"/><eq_pterm import="1" ptindx="FB3_15_5"/><eq_pterm import="1" ptindx="FB3_14_1"/><eq_pterm import="1" ptindx="FB3_14_2"/><eq_pterm import="1" ptindx="FB3_14_3"/><eq_pterm import="1" ptindx="FB3_14_4"/><eq_pterm import="1" ptindx="FB3_17_1"/><eq_pterm import="1" ptindx="FB3_17_2"/><eq_pterm import="1" ptindx="FB3_17_3"/><eq_pterm import="1" ptindx="FB3_17_4"/><eq_pterm import="1" ptindx="FB3_17_5"/><eq_pterm import="1" ptindx="FB3_18_1"/><eq_pterm import="1" ptindx="FB3_18_2"/><eq_pterm import="1" ptindx="FB3_18_3"/><eq_pterm import="1" ptindx="FB3_18_4"/><eq_pterm import="1" ptindx="FB3_18_5"/></d2><clk><fastsig signal="clk_counter"/></clk><reset><fastsig signal="start"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="3" pinUse="1"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN87"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN89"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN90"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN91"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN92"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN93"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN94"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN95"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN96"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN97" sigUse="2" signal="reg_pwm7_SPECSIG"><pterms pt1="FB4_17_1" pt2="FB4_17_2"/></macrocell><macrocell id="FB4_MC18" sigUse="2" signal="reg_pwm2_SPECSIG"><pterms pt1="FB4_18_1" pt2="FB4_18_2"/></macrocell><fbinput id="FB4_I1" signal="number2_SPECSIG"/><fbinput id="FB4_I2" signal="number7_SPECSIG"/><fbinput id="FB4_I3" signal="start"/><pterm id="FB4_17_1"><signal id="number7_SPECSIG"/></pterm><pterm id="FB4_17_2"><signal id="start" negated="ON"/></pterm><pterm id="FB4_18_1"><signal id="number2_SPECSIG"/></pterm><pterm id="FB4_18_2"><signal id="start" negated="ON"/></pterm><equation id="reg_pwm7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_17_1"/></d2><clk><fastsig signal="lach"/></clk><ce><eq_pterm ptindx="FB4_17_2"/></ce><prld ptindx="GND"/></equation><equation id="reg_pwm2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_18_1"/></d2><clk><fastsig signal="lach"/></clk><ce><eq_pterm ptindx="FB4_18_2"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB5" inputUse="0" pinUse="0"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN35"/><macrocell id="FB5_MC3"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN36"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN37"/><macrocell id="FB5_MC7"/><macrocell id="FB5_MC8" pin="FB5_MC8_PIN39"/><macrocell id="FB5_MC9" pin="FB5_MC9_PIN40"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11" pin="FB5_MC11_PIN41"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN42"/><macrocell id="FB5_MC13"/><macrocell id="FB5_MC14" pin="FB5_MC14_PIN43"/><macrocell id="FB5_MC15" pin="FB5_MC15_PIN46"/><macrocell id="FB5_MC16"/><macrocell id="FB5_MC17" pin="FB5_MC17_PIN49"/><macrocell id="FB5_MC18"/></fblock><fblock id="FB6" inputUse="0" pinUse="3"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN74"/><macrocell id="FB6_MC3"/><macrocell id="FB6_MC4"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN76"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN77"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8" pin="FB6_MC8_PIN78"/><macrocell id="FB6_MC9" pin="FB6_MC9_PIN79"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11" pin="FB6_MC11_PIN80"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN81"/><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN82"/><macrocell id="FB6_MC15" pin="FB6_MC15_PIN85"/><macrocell id="FB6_MC16"/><macrocell id="FB6_MC17" pin="FB6_MC17_PIN86"/><macrocell id="FB6_MC18"/></fblock><fblock id="FB7" inputUse="0" pinUse="0"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2" pin="FB7_MC2_PIN50"/><macrocell id="FB7_MC3"/><macrocell id="FB7_MC4"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN52"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN53"/><macrocell id="FB7_MC7"/><macrocell id="FB7_MC8" pin="FB7_MC8_PIN54"/><macrocell id="FB7_MC9" pin="FB7_MC9_PIN55"/><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN56"/><macrocell id="FB7_MC12" pin="FB7_MC12_PIN58"/><macrocell id="FB7_MC13"/><macrocell id="FB7_MC14" pin="FB7_MC14_PIN59"/><macrocell id="FB7_MC15" pin="FB7_MC15_PIN60"/><macrocell id="FB7_MC16"/><macrocell id="FB7_MC17" pin="FB7_MC17_PIN61"/><macrocell id="FB7_MC18"/></fblock><fblock id="FB8" inputUse="0" pinUse="1"><macrocell id="FB8_MC1"/><macrocell id="FB8_MC2" pin="FB8_MC2_PIN63"/><macrocell id="FB8_MC3"/><macrocell id="FB8_MC4"/><macrocell id="FB8_MC5" pin="FB8_MC5_PIN64"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN65"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8" pin="FB8_MC8_PIN66"/><macrocell id="FB8_MC9" pin="FB8_MC9_PIN67"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11" pin="FB8_MC11_PIN68"/><macrocell id="FB8_MC12" pin="FB8_MC12_PIN70"/><macrocell id="FB8_MC13"/><macrocell id="FB8_MC14" pin="FB8_MC14_PIN71"/><macrocell id="FB8_MC15" pin="FB8_MC15_PIN72"/><macrocell id="FB8_MC16"/><macrocell id="FB8_MC17" pin="FB8_MC17_PIN73"/><macrocell id="FB8_MC18"/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'pwm.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc95144xl-5-TQ100" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="number4_SPECSIG" value="number&lt;4&gt;"/><specSig signal="number6_SPECSIG" value="number&lt;6&gt;"/><specSig signal="number7_SPECSIG" value="number&lt;7&gt;"/><specSig signal="number1_SPECSIG" value="number&lt;1&gt;"/><specSig signal="number2_SPECSIG" value="number&lt;2&gt;"/><specSig signal="number3_SPECSIG" value="number&lt;3&gt;"/><specSig signal="number5_SPECSIG" value="number&lt;5&gt;"/><specSig signal="number0_SPECSIG" value="number&lt;0&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="reg_pwm1_SPECSIG" value="reg_pwm&lt;1&gt;"/><specSig signal="reg_count7_SPECSIG" value="reg_count&lt;7&gt;"/><specSig signal="reg_count5_SPECSIG" value="reg_count&lt;5&gt;"/><specSig signal="reg_count3_SPECSIG" value="reg_count&lt;3&gt;"/><specSig signal="reg_count2_SPECSIG" value="reg_count&lt;2&gt;"/><specSig signal="GSRI_SPECSIG" value="GSR/I"/><specSig signal="reg_pwm3_SPECSIG" value="reg_pwm&lt;3&gt;"/><specSig signal="reg_pwm7_SPECSIG" value="reg_pwm&lt;7&gt;"/><specSig signal="reg_pwm0_SPECSIG" value="reg_pwm&lt;0&gt;"/><specSig signal="reg_count4_SPECSIG" value="reg_count&lt;4&gt;"/><specSig signal="reg_count0_SPECSIG" value="reg_count&lt;0&gt;"/><specSig signal="reg_count1_SPECSIG" value="reg_count&lt;1&gt;"/><specSig signal="reg_count6_SPECSIG" value="reg_count&lt;6&gt;"/><specSig signal="reg_pwm6_SPECSIG" value="reg_pwm&lt;6&gt;"/><specSig signal="reg_pwm5_SPECSIG" value="reg_pwm&lt;5&gt;"/><specSig signal="reg_pwm4_SPECSIG" value="reg_pwm&lt;4&gt;"/><specSig signal="OpTxINV11_SPECSIG" value="$OpTx$INV$11"/><specSig signal="reg_pwm2_SPECSIG" value="reg_pwm&lt;2&gt;"/><specSig signal="OpTxOpTxFX_DC13_INV183_SPECSIG" value="$OpTx$$OpTx$FX_DC$13_INV$183"/></document>
