<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3505" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3505{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3505{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3505{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3505{left:70px;bottom:694px;}
#t5_3505{left:96px;bottom:697px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_3505{left:70px;bottom:671px;}
#t7_3505{left:96px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_3505{left:351px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t9_3505{left:96px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_3505{left:70px;bottom:631px;}
#tb_3505{left:96px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3505{left:353px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_3505{left:96px;bottom:618px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#te_3505{left:96px;bottom:601px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_3505{left:70px;bottom:575px;}
#tg_3505{left:96px;bottom:578px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_3505{left:399px;bottom:578px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_3505{left:96px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3505{left:70px;bottom:535px;}
#tk_3505{left:96px;bottom:538px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_3505{left:401px;bottom:538px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tm_3505{left:96px;bottom:521px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tn_3505{left:96px;bottom:505px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3505{left:70px;bottom:478px;}
#tp_3505{left:96px;bottom:482px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tq_3505{left:70px;bottom:432px;letter-spacing:-0.1px;}
#tr_3505{left:156px;bottom:432px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#ts_3505{left:70px;bottom:408px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tt_3505{left:70px;bottom:391px;letter-spacing:-0.15px;word-spacing:-1.26px;}
#tu_3505{left:70px;bottom:374px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tv_3505{left:70px;bottom:193px;}
#tw_3505{left:96px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tx_3505{left:258px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#ty_3505{left:96px;bottom:180px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_3505{left:96px;bottom:163px;letter-spacing:-0.22px;word-spacing:-1.05px;}
#t10_3505{left:318px;bottom:163px;}
#t11_3505{left:326px;bottom:163px;letter-spacing:-0.17px;}
#t12_3505{left:369px;bottom:163px;}
#t13_3505{left:378px;bottom:163px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t14_3505{left:96px;bottom:146px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_3505{left:232px;bottom:750px;letter-spacing:0.12px;word-spacing:0.02px;}
#t16_3505{left:334px;bottom:750px;letter-spacing:0.14px;word-spacing:0.02px;}
#t17_3505{left:352px;bottom:249px;letter-spacing:0.12px;word-spacing:0.02px;}
#t18_3505{left:453px;bottom:249px;letter-spacing:0.17px;word-spacing:-0.08px;}
#t19_3505{left:271px;bottom:1050px;letter-spacing:0.13px;}
#t1a_3505{left:702px;bottom:1050px;}
#t1b_3505{left:291px;bottom:1025px;letter-spacing:0.11px;}
#t1c_3505{left:516px;bottom:1050px;letter-spacing:0.03px;}
#t1d_3505{left:228px;bottom:994px;letter-spacing:-0.22px;word-spacing:0.04px;}
#t1e_3505{left:691px;bottom:1050px;}
#t1f_3505{left:678px;bottom:1050px;}
#t1g_3505{left:664px;bottom:1050px;}
#t1h_3505{left:651px;bottom:1050px;}
#t1i_3505{left:639px;bottom:1050px;}
#t1j_3505{left:602px;bottom:1050px;}
#t1k_3505{left:578px;bottom:1050px;letter-spacing:0.01px;}
#t1l_3505{left:503px;bottom:1050px;letter-spacing:0.03px;}
#t1m_3505{left:479px;bottom:1050px;letter-spacing:0.03px;}
#t1n_3505{left:465px;bottom:1050px;letter-spacing:0.03px;}
#t1o_3505{left:438px;bottom:1050px;letter-spacing:0.13px;}
#t1p_3505{left:228px;bottom:983px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t1q_3505{left:228px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1r_3505{left:228px;bottom:892px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t1s_3505{left:228px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1t_3505{left:228px;bottom:870px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t1u_3505{left:228px;bottom:858px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t1v_3505{left:228px;bottom:847px;letter-spacing:-0.2px;word-spacing:-0.07px;}
#t1w_3505{left:627px;bottom:1050px;}
#t1x_3505{left:614px;bottom:1050px;}
#t1y_3505{left:591px;bottom:1050px;}
#t1z_3505{left:410px;bottom:1050px;letter-spacing:0.13px;}
#t20_3505{left:395px;bottom:1050px;letter-spacing:0.03px;}
#t21_3505{left:228px;bottom:836px;letter-spacing:-0.19px;word-spacing:-0.08px;}
#t22_3505{left:228px;bottom:824px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t23_3505{left:228px;bottom:813px;letter-spacing:-0.18px;word-spacing:-0.04px;}
#t24_3505{left:228px;bottom:802px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t25_3505{left:228px;bottom:790px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t26_3505{left:566px;bottom:1050px;letter-spacing:-0.48px;}
#t27_3505{left:228px;bottom:915px;letter-spacing:-0.14px;}
#t28_3505{left:228px;bottom:904px;letter-spacing:-0.14px;}
#t29_3505{left:530px;bottom:1050px;letter-spacing:0.08px;word-spacing:-0.49px;}
#t2a_3505{left:228px;bottom:960px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2b_3505{left:228px;bottom:949px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2c_3505{left:228px;bottom:938px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2d_3505{left:228px;bottom:926px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2e_3505{left:273px;bottom:332px;letter-spacing:-0.16px;}
#t2f_3505{left:680px;bottom:332px;}
#t2g_3505{left:390px;bottom:308px;word-spacing:0.06px;}

.s1_3505{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3505{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3505{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3505{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3505{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3505{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3505{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s8_3505{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3505{font-size:9px;font-family:Arial_b5v;color:#000;}
.sa_3505{font-size:12px;font-family:Arial_b5v;color:#000;}
.sb_3505{font-size:11px;font-family:Arial_b5v;color:#000;}
.t.v0_3505{transform:scaleX(0.566);}
.t.v1_3505{transform:scaleX(1.039);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3505" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3505Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3505" style="-webkit-user-select: none;"><object width="935" height="1210" data="3505/3505.svg" type="image/svg+xml" id="pdf3505" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3505" class="t s1_3505">Vol. 3B </span><span id="t2_3505" class="t s1_3505">15-15 </span>
<span id="t3_3505" class="t s2_3505">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3505" class="t s3_3505">• </span><span id="t5_3505" class="t s4_3505">Bits 11:0, See Section 15.8.5.2. </span>
<span id="t6_3505" class="t s3_3505">• </span><span id="t7_3505" class="t s5_3505">Current Limit Status (bit 12, RO) </span><span id="t8_3505" class="t s4_3505">— If set (1), indicates an electrical current limit (e.g., Electrical Design </span>
<span id="t9_3505" class="t s4_3505">Point/IccMax) is being exceeded and is adversely impacting energy efficiency optimizations. </span>
<span id="ta_3505" class="t s3_3505">• </span><span id="tb_3505" class="t s5_3505">Current Limit Log (bit 13, RWC0) </span><span id="tc_3505" class="t s4_3505">— If set (1), an electrical current limit has been exceeded that has </span>
<span id="td_3505" class="t s4_3505">adversely impacted energy efficiency optimizations since the last clearing of this bit or a reset. This bit is sticky, </span>
<span id="te_3505" class="t s4_3505">software may clear this bit by writing a zero (0). </span>
<span id="tf_3505" class="t s3_3505">• </span><span id="tg_3505" class="t s5_3505">Cross-domain Limit Status (bit 14, RO) </span><span id="th_3505" class="t s4_3505">— If set (1), indicates another hardware domain (e.g., processor </span>
<span id="ti_3505" class="t s4_3505">graphics) is currently limiting energy efficiency optimizations in the processor core domain. </span>
<span id="tj_3505" class="t s3_3505">• </span><span id="tk_3505" class="t s5_3505">Cross-domain Limit Log (bit 15, RWC0) </span><span id="tl_3505" class="t s4_3505">— If set (1), indicates another hardware domain (e.g., processor </span>
<span id="tm_3505" class="t s4_3505">graphics) has limited energy efficiency optimizations in the processor core domain since the last clearing of this </span>
<span id="tn_3505" class="t s4_3505">bit or a reset. This bit is sticky, software may clear this bit by writing a zero (0). </span>
<span id="to_3505" class="t s3_3505">• </span><span id="tp_3505" class="t s4_3505">Bits 63:16, See Section 15.8.5.2. </span>
<span id="tq_3505" class="t s6_3505">15.4.5.1 </span><span id="tr_3505" class="t s6_3505">Non-Architectural HWP Feedback </span>
<span id="ts_3505" class="t s4_3505">The Productive Performance (MSR_PPERF) MSR (non-architectural) provides hardware's view of workload scal- </span>
<span id="tt_3505" class="t s4_3505">ability, which is a rough assessment of the relationship between frequency and workload performance, to software. </span>
<span id="tu_3505" class="t s4_3505">The layout of the MSR_PPERF is shown in Figure 15-11. </span>
<span id="tv_3505" class="t s3_3505">• </span><span id="tw_3505" class="t s5_3505">PCNT (bits 63:0, RO) </span><span id="tx_3505" class="t s4_3505">— Similar to IA32_APERF but only counts cycles perceived by hardware as contributing </span>
<span id="ty_3505" class="t s4_3505">to instruction execution (e.g., unhalted and unstalled cycles). This counter increments at the same rate as </span>
<span id="tz_3505" class="t s4_3505">IA32_APERF, where the ratio of (</span><span id="t10_3505" class="t s7_3505">Δ</span><span id="t11_3505" class="t s4_3505">PCNT/</span><span id="t12_3505" class="t s7_3505">Δ</span><span id="t13_3505" class="t s4_3505">ACNT) is an indicator of workload scalability (0% to 100%). Note that </span>
<span id="t14_3505" class="t s4_3505">values in this register are valid even when HWP is not enabled. </span>
<span id="t15_3505" class="t s8_3505">Figure 15-10. </span><span id="t16_3505" class="t s8_3505">IA32_THERM_STATUS Register With HWP Feedback </span>
<span id="t17_3505" class="t s8_3505">Figure 15-11. </span><span id="t18_3505" class="t s8_3505">MSR_PPERF MSR </span>
<span id="t19_3505" class="t s9_3505">63 </span><span id="t1a_3505" class="t v0_3505 s9_3505">0 </span>
<span id="t1b_3505" class="t sa_3505">Reserved </span>
<span id="t1c_3505" class="t s9_3505">15 </span>
<span id="t1d_3505" class="t sb_3505">Reading Valid </span>
<span id="t1e_3505" class="t v0_3505 s9_3505">1 </span><span id="t1f_3505" class="t v0_3505 s9_3505">2 </span><span id="t1g_3505" class="t v0_3505 s9_3505">3 </span><span id="t1h_3505" class="t v0_3505 s9_3505">4 </span><span id="t1i_3505" class="t v0_3505 s9_3505">5 </span><span id="t1j_3505" class="t v0_3505 s9_3505">8 </span><span id="t1k_3505" class="t v0_3505 s9_3505">10 </span><span id="t1l_3505" class="t s9_3505">16 </span><span id="t1m_3505" class="t s9_3505">22 </span><span id="t1n_3505" class="t s9_3505">23 </span><span id="t1o_3505" class="t s9_3505">27 </span>
<span id="t1p_3505" class="t sb_3505">Resolution in Deg. Celsius </span>
<span id="t1q_3505" class="t sb_3505">Digital Readout </span>
<span id="t1r_3505" class="t sb_3505">Thermal Threshold #2 Log </span>
<span id="t1s_3505" class="t sb_3505">Thermal Threshold #2 Status </span>
<span id="t1t_3505" class="t sb_3505">Thermal Threshold #1 Log </span>
<span id="t1u_3505" class="t sb_3505">Thermal Threshold #1 Status </span>
<span id="t1v_3505" class="t sb_3505">Critical Temperature Log </span>
<span id="t1w_3505" class="t v0_3505 s9_3505">6 </span><span id="t1x_3505" class="t v0_3505 s9_3505">7 </span><span id="t1y_3505" class="t v0_3505 s9_3505">9 </span><span id="t1z_3505" class="t s9_3505">31 </span><span id="t20_3505" class="t s9_3505">32 </span>
<span id="t21_3505" class="t sb_3505">Critical Temperature Status </span>
<span id="t22_3505" class="t sb_3505">PROCHOT# or FORCEPR# Log </span>
<span id="t23_3505" class="t sb_3505">PROCHOT# or FORCEPR# Event </span>
<span id="t24_3505" class="t sb_3505">Thermal Status Log </span>
<span id="t25_3505" class="t sb_3505">Thermal Status </span>
<span id="t26_3505" class="t v0_3505 s9_3505">11 </span>
<span id="t27_3505" class="t sb_3505">Power Limit Notification Log </span>
<span id="t28_3505" class="t sb_3505">Power Limit Notification Status </span>
<span id="t29_3505" class="t s9_3505">14 13 12 </span>
<span id="t2a_3505" class="t sb_3505">Cross-domain Limit Log </span>
<span id="t2b_3505" class="t sb_3505">Cross-domain Limit Status </span>
<span id="t2c_3505" class="t sb_3505">Current Limit Log </span>
<span id="t2d_3505" class="t sb_3505">Current Limit Status </span>
<span id="t2e_3505" class="t sb_3505">63 </span><span id="t2f_3505" class="t sb_3505">0 </span>
<span id="t2g_3505" class="t v1_3505 sa_3505">PCNT - Productive Performance Count </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
