#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17aa420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17aa5b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x17a1d80 .functor NOT 1, L_0x17d9530, C4<0>, C4<0>, C4<0>;
L_0x17d9290 .functor XOR 1, L_0x17d9130, L_0x17d91f0, C4<0>, C4<0>;
L_0x17d9420 .functor XOR 1, L_0x17d9290, L_0x17d9350, C4<0>, C4<0>;
v0x17d68e0_0 .net *"_ivl_10", 0 0, L_0x17d9350;  1 drivers
v0x17d69e0_0 .net *"_ivl_12", 0 0, L_0x17d9420;  1 drivers
v0x17d6ac0_0 .net *"_ivl_2", 0 0, L_0x17d9090;  1 drivers
v0x17d6b80_0 .net *"_ivl_4", 0 0, L_0x17d9130;  1 drivers
v0x17d6c60_0 .net *"_ivl_6", 0 0, L_0x17d91f0;  1 drivers
v0x17d6d90_0 .net *"_ivl_8", 0 0, L_0x17d9290;  1 drivers
v0x17d6e70_0 .var "clk", 0 0;
v0x17d6f10_0 .net "f_dut", 0 0, L_0x17d8f80;  1 drivers
v0x17d6fb0_0 .net "f_ref", 0 0, L_0x17d8120;  1 drivers
v0x17d70e0_0 .var/2u "stats1", 159 0;
v0x17d7180_0 .var/2u "strobe", 0 0;
v0x17d7220_0 .net "tb_match", 0 0, L_0x17d9530;  1 drivers
v0x17d72e0_0 .net "tb_mismatch", 0 0, L_0x17a1d80;  1 drivers
v0x17d73a0_0 .net "wavedrom_enable", 0 0, v0x17d5330_0;  1 drivers
v0x17d7440_0 .net "wavedrom_title", 511 0, v0x17d53f0_0;  1 drivers
v0x17d7510_0 .net "x1", 0 0, v0x17d54b0_0;  1 drivers
v0x17d75b0_0 .net "x2", 0 0, v0x17d5550_0;  1 drivers
v0x17d7760_0 .net "x3", 0 0, v0x17d5640_0;  1 drivers
L_0x17d9090 .concat [ 1 0 0 0], L_0x17d8120;
L_0x17d9130 .concat [ 1 0 0 0], L_0x17d8120;
L_0x17d91f0 .concat [ 1 0 0 0], L_0x17d8f80;
L_0x17d9350 .concat [ 1 0 0 0], L_0x17d8120;
L_0x17d9530 .cmp/eeq 1, L_0x17d9090, L_0x17d9420;
S_0x17aa740 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x17aa5b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1796e70 .functor NOT 1, v0x17d5640_0, C4<0>, C4<0>, C4<0>;
L_0x17aae60 .functor AND 1, L_0x1796e70, v0x17d5550_0, C4<1>, C4<1>;
L_0x17a1df0 .functor NOT 1, v0x17d54b0_0, C4<0>, C4<0>, C4<0>;
L_0x17d7a00 .functor AND 1, L_0x17aae60, L_0x17a1df0, C4<1>, C4<1>;
L_0x17d7ad0 .functor NOT 1, v0x17d5640_0, C4<0>, C4<0>, C4<0>;
L_0x17d7b40 .functor AND 1, L_0x17d7ad0, v0x17d5550_0, C4<1>, C4<1>;
L_0x17d7bf0 .functor AND 1, L_0x17d7b40, v0x17d54b0_0, C4<1>, C4<1>;
L_0x17d7cb0 .functor OR 1, L_0x17d7a00, L_0x17d7bf0, C4<0>, C4<0>;
L_0x17d7e10 .functor NOT 1, v0x17d5550_0, C4<0>, C4<0>, C4<0>;
L_0x17d7e80 .functor AND 1, v0x17d5640_0, L_0x17d7e10, C4<1>, C4<1>;
L_0x17d7fa0 .functor AND 1, L_0x17d7e80, v0x17d54b0_0, C4<1>, C4<1>;
L_0x17d8010 .functor OR 1, L_0x17d7cb0, L_0x17d7fa0, C4<0>, C4<0>;
L_0x17d8190 .functor AND 1, v0x17d5640_0, v0x17d5550_0, C4<1>, C4<1>;
L_0x17d8200 .functor AND 1, L_0x17d8190, v0x17d54b0_0, C4<1>, C4<1>;
L_0x17d8120 .functor OR 1, L_0x17d8010, L_0x17d8200, C4<0>, C4<0>;
v0x17a1ff0_0 .net *"_ivl_0", 0 0, L_0x1796e70;  1 drivers
v0x17a2090_0 .net *"_ivl_10", 0 0, L_0x17d7b40;  1 drivers
v0x1796ee0_0 .net *"_ivl_12", 0 0, L_0x17d7bf0;  1 drivers
v0x17d3c90_0 .net *"_ivl_14", 0 0, L_0x17d7cb0;  1 drivers
v0x17d3d70_0 .net *"_ivl_16", 0 0, L_0x17d7e10;  1 drivers
v0x17d3ea0_0 .net *"_ivl_18", 0 0, L_0x17d7e80;  1 drivers
v0x17d3f80_0 .net *"_ivl_2", 0 0, L_0x17aae60;  1 drivers
v0x17d4060_0 .net *"_ivl_20", 0 0, L_0x17d7fa0;  1 drivers
v0x17d4140_0 .net *"_ivl_22", 0 0, L_0x17d8010;  1 drivers
v0x17d42b0_0 .net *"_ivl_24", 0 0, L_0x17d8190;  1 drivers
v0x17d4390_0 .net *"_ivl_26", 0 0, L_0x17d8200;  1 drivers
v0x17d4470_0 .net *"_ivl_4", 0 0, L_0x17a1df0;  1 drivers
v0x17d4550_0 .net *"_ivl_6", 0 0, L_0x17d7a00;  1 drivers
v0x17d4630_0 .net *"_ivl_8", 0 0, L_0x17d7ad0;  1 drivers
v0x17d4710_0 .net "f", 0 0, L_0x17d8120;  alias, 1 drivers
v0x17d47d0_0 .net "x1", 0 0, v0x17d54b0_0;  alias, 1 drivers
v0x17d4890_0 .net "x2", 0 0, v0x17d5550_0;  alias, 1 drivers
v0x17d4950_0 .net "x3", 0 0, v0x17d5640_0;  alias, 1 drivers
S_0x17d4a90 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x17aa5b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x17d5270_0 .net "clk", 0 0, v0x17d6e70_0;  1 drivers
v0x17d5330_0 .var "wavedrom_enable", 0 0;
v0x17d53f0_0 .var "wavedrom_title", 511 0;
v0x17d54b0_0 .var "x1", 0 0;
v0x17d5550_0 .var "x2", 0 0;
v0x17d5640_0 .var "x3", 0 0;
E_0x17a5270/0 .event negedge, v0x17d5270_0;
E_0x17a5270/1 .event posedge, v0x17d5270_0;
E_0x17a5270 .event/or E_0x17a5270/0, E_0x17a5270/1;
E_0x17a5030 .event negedge, v0x17d5270_0;
E_0x17909f0 .event posedge, v0x17d5270_0;
S_0x17d4d70 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x17d4a90;
 .timescale -12 -12;
v0x17d4f70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17d5070 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x17d4a90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17d5740 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x17aa5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x17d8430 .functor NOT 1, v0x17d54b0_0, C4<0>, C4<0>, C4<0>;
L_0x17d85b0 .functor AND 1, v0x17d5550_0, L_0x17d8430, C4<1>, C4<1>;
L_0x17d87a0 .functor AND 1, v0x17d5640_0, v0x17d54b0_0, C4<1>, C4<1>;
L_0x17d8920 .functor OR 1, L_0x17d85b0, L_0x17d87a0, C4<0>, C4<0>;
L_0x17d8a60 .functor AND 1, v0x17d5640_0, v0x17d5550_0, C4<1>, C4<1>;
L_0x17d8ad0 .functor NOT 1, v0x17d54b0_0, C4<0>, C4<0>, C4<0>;
L_0x17d8b80 .functor AND 1, L_0x17d8a60, L_0x17d8ad0, C4<1>, C4<1>;
L_0x17d8c90 .functor OR 1, L_0x17d8920, L_0x17d8b80, C4<0>, C4<0>;
L_0x17d8df0 .functor AND 1, v0x17d5640_0, v0x17d5550_0, C4<1>, C4<1>;
L_0x17d8e60 .functor AND 1, L_0x17d8df0, v0x17d54b0_0, C4<1>, C4<1>;
L_0x17d8f80 .functor OR 1, L_0x17d8c90, L_0x17d8e60, C4<0>, C4<0>;
v0x17d5950_0 .net *"_ivl_0", 0 0, L_0x17d8430;  1 drivers
v0x17d5a30_0 .net *"_ivl_10", 0 0, L_0x17d8ad0;  1 drivers
v0x17d5b10_0 .net *"_ivl_12", 0 0, L_0x17d8b80;  1 drivers
v0x17d5c00_0 .net *"_ivl_14", 0 0, L_0x17d8c90;  1 drivers
v0x17d5ce0_0 .net *"_ivl_16", 0 0, L_0x17d8df0;  1 drivers
v0x17d5e10_0 .net *"_ivl_18", 0 0, L_0x17d8e60;  1 drivers
v0x17d5ef0_0 .net *"_ivl_2", 0 0, L_0x17d85b0;  1 drivers
v0x17d5fd0_0 .net *"_ivl_4", 0 0, L_0x17d87a0;  1 drivers
v0x17d60b0_0 .net *"_ivl_6", 0 0, L_0x17d8920;  1 drivers
v0x17d6220_0 .net *"_ivl_8", 0 0, L_0x17d8a60;  1 drivers
v0x17d6300_0 .net "f", 0 0, L_0x17d8f80;  alias, 1 drivers
v0x17d63c0_0 .net "x1", 0 0, v0x17d54b0_0;  alias, 1 drivers
v0x17d6460_0 .net "x2", 0 0, v0x17d5550_0;  alias, 1 drivers
v0x17d6550_0 .net "x3", 0 0, v0x17d5640_0;  alias, 1 drivers
S_0x17d66c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x17aa5b0;
 .timescale -12 -12;
E_0x17a54c0 .event anyedge, v0x17d7180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17d7180_0;
    %nor/r;
    %assign/vec4 v0x17d7180_0, 0;
    %wait E_0x17a54c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17d4a90;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17d54b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5550_0, 0;
    %assign/vec4 v0x17d5640_0, 0;
    %wait E_0x17a5030;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17909f0;
    %load/vec4 v0x17d5640_0;
    %load/vec4 v0x17d5550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17d54b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17d54b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5550_0, 0;
    %assign/vec4 v0x17d5640_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17a5030;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17d5070;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a5270;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x17d54b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5550_0, 0;
    %assign/vec4 v0x17d5640_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17aa5b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d6e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d7180_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17aa5b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17d6e70_0;
    %inv;
    %store/vec4 v0x17d6e70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17aa5b0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17d5270_0, v0x17d72e0_0, v0x17d7760_0, v0x17d75b0_0, v0x17d7510_0, v0x17d6fb0_0, v0x17d6f10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17aa5b0;
T_7 ;
    %load/vec4 v0x17d70e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17d70e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17d70e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17d70e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17d70e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17d70e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17d70e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17aa5b0;
T_8 ;
    %wait E_0x17a5270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d70e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d70e0_0, 4, 32;
    %load/vec4 v0x17d7220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17d70e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d70e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d70e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d70e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17d6fb0_0;
    %load/vec4 v0x17d6fb0_0;
    %load/vec4 v0x17d6f10_0;
    %xor;
    %load/vec4 v0x17d6fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17d70e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d70e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17d70e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d70e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/truthtable1/iter0/response0/top_module.sv";
