#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DMA */
#define DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA__DRQ_NUMBER 0u
#define DMA__NUMBEROF_TDS 0u
#define DMA__PRIORITY 2u
#define DMA__TERMIN_EN 0u
#define DMA__TERMIN_SEL 0u
#define DMA__TERMOUT0_EN 0u
#define DMA__TERMOUT0_SEL 0u
#define DMA__TERMOUT1_EN 0u
#define DMA__TERMOUT1_SEL 0u
#define DMA_CHANNELS_USED__MASK0 0x00000007u

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* SW2 */
#define SW2__0__INTTYPE CYREG_PICU6_INTTYPE1
#define SW2__0__MASK 0x02u
#define SW2__0__PC CYREG_PRT6_PC1
#define SW2__0__PORT 6u
#define SW2__0__SHIFT 1u
#define SW2__AG CYREG_PRT6_AG
#define SW2__AMUX CYREG_PRT6_AMUX
#define SW2__BIE CYREG_PRT6_BIE
#define SW2__BIT_MASK CYREG_PRT6_BIT_MASK
#define SW2__BYP CYREG_PRT6_BYP
#define SW2__CTL CYREG_PRT6_CTL
#define SW2__DM0 CYREG_PRT6_DM0
#define SW2__DM1 CYREG_PRT6_DM1
#define SW2__DM2 CYREG_PRT6_DM2
#define SW2__DR CYREG_PRT6_DR
#define SW2__INP_DIS CYREG_PRT6_INP_DIS
#define SW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SW2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SW2__LCD_EN CYREG_PRT6_LCD_EN
#define SW2__MASK 0x02u
#define SW2__PORT 6u
#define SW2__PRT CYREG_PRT6_PRT
#define SW2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SW2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SW2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SW2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SW2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SW2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SW2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SW2__PS CYREG_PRT6_PS
#define SW2__SHIFT 1u
#define SW2__SLW CYREG_PRT6_SLW

/* isr */
#define isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr__INTC_MASK 0x10000000u
#define isr__INTC_NUMBER 28u
#define isr__INTC_PRIOR_NUM 7u
#define isr__INTC_PRIOR_REG CYREG_NVIC_PRI_28
#define isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* VUSB */
#define VUSB__0__INTTYPE CYREG_PICU6_INTTYPE7
#define VUSB__0__MASK 0x80u
#define VUSB__0__PC CYREG_PRT6_PC7
#define VUSB__0__PORT 6u
#define VUSB__0__SHIFT 7u
#define VUSB__AG CYREG_PRT6_AG
#define VUSB__AMUX CYREG_PRT6_AMUX
#define VUSB__BIE CYREG_PRT6_BIE
#define VUSB__BIT_MASK CYREG_PRT6_BIT_MASK
#define VUSB__BYP CYREG_PRT6_BYP
#define VUSB__CTL CYREG_PRT6_CTL
#define VUSB__DM0 CYREG_PRT6_DM0
#define VUSB__DM1 CYREG_PRT6_DM1
#define VUSB__DM2 CYREG_PRT6_DM2
#define VUSB__DR CYREG_PRT6_DR
#define VUSB__INP_DIS CYREG_PRT6_INP_DIS
#define VUSB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define VUSB__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define VUSB__LCD_EN CYREG_PRT6_LCD_EN
#define VUSB__MASK 0x80u
#define VUSB__PORT 6u
#define VUSB__PRT CYREG_PRT6_PRT
#define VUSB__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define VUSB__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define VUSB__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define VUSB__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define VUSB__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define VUSB__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define VUSB__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define VUSB__PS CYREG_PRT6_PS
#define VUSB__SHIFT 7u
#define VUSB__SLW CYREG_PRT6_SLW

/* Fault */
#define Fault__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Fault__0__MASK 0x04u
#define Fault__0__PC CYREG_PRT12_PC2
#define Fault__0__PORT 12u
#define Fault__0__SHIFT 2u
#define Fault__AG CYREG_PRT12_AG
#define Fault__BIE CYREG_PRT12_BIE
#define Fault__BIT_MASK CYREG_PRT12_BIT_MASK
#define Fault__BYP CYREG_PRT12_BYP
#define Fault__DM0 CYREG_PRT12_DM0
#define Fault__DM1 CYREG_PRT12_DM1
#define Fault__DM2 CYREG_PRT12_DM2
#define Fault__DR CYREG_PRT12_DR
#define Fault__INP_DIS CYREG_PRT12_INP_DIS
#define Fault__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Fault__MASK 0x04u
#define Fault__PORT 12u
#define Fault__PRT CYREG_PRT12_PRT
#define Fault__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Fault__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Fault__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Fault__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Fault__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Fault__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Fault__PS CYREG_PRT12_PS
#define Fault__SHIFT 2u
#define Fault__SIO_CFG CYREG_PRT12_SIO_CFG
#define Fault__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Fault__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Fault__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Fault__SLW CYREG_PRT12_SLW

/* Fault_isr */
#define Fault_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Fault_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Fault_isr__INTC_MASK 0x01u
#define Fault_isr__INTC_NUMBER 0u
#define Fault_isr__INTC_PRIOR_NUM 7u
#define Fault_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Fault_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Fault_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Fault_Reg */
#define Fault_Reg_sts_sts_reg__0__MASK 0x01u
#define Fault_Reg_sts_sts_reg__0__POS 0
#define Fault_Reg_sts_sts_reg__1__MASK 0x02u
#define Fault_Reg_sts_sts_reg__1__POS 1
#define Fault_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Fault_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Fault_Reg_sts_sts_reg__2__MASK 0x04u
#define Fault_Reg_sts_sts_reg__2__POS 2
#define Fault_Reg_sts_sts_reg__3__MASK 0x08u
#define Fault_Reg_sts_sts_reg__3__POS 3
#define Fault_Reg_sts_sts_reg__4__MASK 0x10u
#define Fault_Reg_sts_sts_reg__4__POS 4
#define Fault_Reg_sts_sts_reg__MASK 0x1Fu
#define Fault_Reg_sts_sts_reg__MASK_REG CYREG_B1_UDB04_MSK
#define Fault_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Fault_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Fault_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Fault_Reg_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define Fault_Reg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define Fault_Reg_sts_sts_reg__STATUS_REG CYREG_B1_UDB04_ST

/* PGA_1_SC */
#define PGA_1_SC__BST CYREG_SC3_BST
#define PGA_1_SC__CLK CYREG_SC3_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x08u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x08u
#define PGA_1_SC__CR0 CYREG_SC3_CR0
#define PGA_1_SC__CR1 CYREG_SC3_CR1
#define PGA_1_SC__CR2 CYREG_SC3_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x08u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x08u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x08u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x08u
#define PGA_1_SC__SW0 CYREG_SC3_SW0
#define PGA_1_SC__SW10 CYREG_SC3_SW10
#define PGA_1_SC__SW2 CYREG_SC3_SW2
#define PGA_1_SC__SW3 CYREG_SC3_SW3
#define PGA_1_SC__SW4 CYREG_SC3_SW4
#define PGA_1_SC__SW6 CYREG_SC3_SW6
#define PGA_1_SC__SW7 CYREG_SC3_SW7
#define PGA_1_SC__SW8 CYREG_SC3_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x08u

/* PGA_2_SC */
#define PGA_2_SC__BST CYREG_SC0_BST
#define PGA_2_SC__CLK CYREG_SC0_CLK
#define PGA_2_SC__CMPINV CYREG_SC_CMPINV
#define PGA_2_SC__CMPINV_MASK 0x01u
#define PGA_2_SC__CPTR CYREG_SC_CPTR
#define PGA_2_SC__CPTR_MASK 0x01u
#define PGA_2_SC__CR0 CYREG_SC0_CR0
#define PGA_2_SC__CR1 CYREG_SC0_CR1
#define PGA_2_SC__CR2 CYREG_SC0_CR2
#define PGA_2_SC__MSK CYREG_SC_MSK
#define PGA_2_SC__MSK_MASK 0x01u
#define PGA_2_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_2_SC__PM_ACT_MSK 0x01u
#define PGA_2_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_2_SC__PM_STBY_MSK 0x01u
#define PGA_2_SC__SR CYREG_SC_SR
#define PGA_2_SC__SR_MASK 0x01u
#define PGA_2_SC__SW0 CYREG_SC0_SW0
#define PGA_2_SC__SW10 CYREG_SC0_SW10
#define PGA_2_SC__SW2 CYREG_SC0_SW2
#define PGA_2_SC__SW3 CYREG_SC0_SW3
#define PGA_2_SC__SW4 CYREG_SC0_SW4
#define PGA_2_SC__SW6 CYREG_SC0_SW6
#define PGA_2_SC__SW7 CYREG_SC0_SW7
#define PGA_2_SC__SW8 CYREG_SC0_SW8
#define PGA_2_SC__WRK1 CYREG_SC_WRK1
#define PGA_2_SC__WRK1_MASK 0x01u

/* PWM_1_PWMHW */
#define PWM_1_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_1_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_1_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_1_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_1_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_1_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_1_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_1_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_1_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_1_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_1_PWMHW__PM_ACT_MSK 0x02u
#define PWM_1_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_1_PWMHW__PM_STBY_MSK 0x02u
#define PWM_1_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_1_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_1_PWMHW__SR0 CYREG_TMR1_SR0

/* VDAC8_viDAC8 */
#define VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_viDAC8__D CYREG_DAC2_D
#define VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_viDAC8__TST CYREG_DAC2_TST

/* ADC_IN */
#define ADC_IN__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_IN__0__MASK 0x10u
#define ADC_IN__0__PC CYREG_PRT0_PC4
#define ADC_IN__0__PORT 0u
#define ADC_IN__0__SHIFT 4u
#define ADC_IN__AG CYREG_PRT0_AG
#define ADC_IN__AMUX CYREG_PRT0_AMUX
#define ADC_IN__BIE CYREG_PRT0_BIE
#define ADC_IN__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_IN__BYP CYREG_PRT0_BYP
#define ADC_IN__CTL CYREG_PRT0_CTL
#define ADC_IN__DM0 CYREG_PRT0_DM0
#define ADC_IN__DM1 CYREG_PRT0_DM1
#define ADC_IN__DM2 CYREG_PRT0_DM2
#define ADC_IN__DR CYREG_PRT0_DR
#define ADC_IN__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_IN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_IN__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_IN__MASK 0x10u
#define ADC_IN__PORT 0u
#define ADC_IN__PRT CYREG_PRT0_PRT
#define ADC_IN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_IN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_IN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_IN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_IN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_IN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_IN__PS CYREG_PRT0_PS
#define ADC_IN__SHIFT 4u
#define ADC_IN__SLW CYREG_PRT0_SLW

/* Buzzer */
#define Buzzer__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Buzzer__0__MASK 0x80u
#define Buzzer__0__PC CYREG_PRT3_PC7
#define Buzzer__0__PORT 3u
#define Buzzer__0__SHIFT 7u
#define Buzzer__AG CYREG_PRT3_AG
#define Buzzer__AMUX CYREG_PRT3_AMUX
#define Buzzer__BIE CYREG_PRT3_BIE
#define Buzzer__BIT_MASK CYREG_PRT3_BIT_MASK
#define Buzzer__BYP CYREG_PRT3_BYP
#define Buzzer__CTL CYREG_PRT3_CTL
#define Buzzer__DM0 CYREG_PRT3_DM0
#define Buzzer__DM1 CYREG_PRT3_DM1
#define Buzzer__DM2 CYREG_PRT3_DM2
#define Buzzer__DR CYREG_PRT3_DR
#define Buzzer__INP_DIS CYREG_PRT3_INP_DIS
#define Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Buzzer__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Buzzer__LCD_EN CYREG_PRT3_LCD_EN
#define Buzzer__MASK 0x80u
#define Buzzer__PORT 3u
#define Buzzer__PRT CYREG_PRT3_PRT
#define Buzzer__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Buzzer__PS CYREG_PRT3_PS
#define Buzzer__SHIFT 7u
#define Buzzer__SLW CYREG_PRT3_SLW

/* Comp_1_ctComp */
#define Comp_1_ctComp__CLK CYREG_CMP2_CLK
#define Comp_1_ctComp__CMP_MASK 0x04u
#define Comp_1_ctComp__CMP_NUMBER 2u
#define Comp_1_ctComp__CR CYREG_CMP2_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT2_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x04u
#define Comp_1_ctComp__LUT__MSK_SHIFT 2u
#define Comp_1_ctComp__LUT__MX CYREG_LUT2_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x04u
#define Comp_1_ctComp__LUT__SR_SHIFT 2u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x04u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x04u
#define Comp_1_ctComp__SW0 CYREG_CMP2_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP2_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP2_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP2_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP2_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP2_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP2_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x04u
#define Comp_1_ctComp__WRK_SHIFT 2u

/* Comp_2_ctComp */
#define Comp_2_ctComp__CLK CYREG_CMP3_CLK
#define Comp_2_ctComp__CMP_MASK 0x08u
#define Comp_2_ctComp__CMP_NUMBER 3u
#define Comp_2_ctComp__CR CYREG_CMP3_CR
#define Comp_2_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_2_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_2_ctComp__LUT__MSK_MASK 0x08u
#define Comp_2_ctComp__LUT__MSK_SHIFT 3u
#define Comp_2_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_2_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_2_ctComp__LUT__SR_MASK 0x08u
#define Comp_2_ctComp__LUT__SR_SHIFT 3u
#define Comp_2_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_2_ctComp__PM_ACT_MSK 0x08u
#define Comp_2_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_2_ctComp__PM_STBY_MSK 0x08u
#define Comp_2_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_2_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_2_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_2_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_2_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_2_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_2_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_2_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_2_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_2_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_2_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_2_ctComp__WRK CYREG_CMP_WRK
#define Comp_2_ctComp__WRK_MASK 0x08u
#define Comp_2_ctComp__WRK_SHIFT 3u

/* Comp_3_ctComp */
#define Comp_3_ctComp__CLK CYREG_CMP0_CLK
#define Comp_3_ctComp__CMP_MASK 0x01u
#define Comp_3_ctComp__CMP_NUMBER 0u
#define Comp_3_ctComp__CR CYREG_CMP0_CR
#define Comp_3_ctComp__LUT__CR CYREG_LUT0_CR
#define Comp_3_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_3_ctComp__LUT__MSK_MASK 0x01u
#define Comp_3_ctComp__LUT__MSK_SHIFT 0u
#define Comp_3_ctComp__LUT__MX CYREG_LUT0_MX
#define Comp_3_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_3_ctComp__LUT__SR_MASK 0x01u
#define Comp_3_ctComp__LUT__SR_SHIFT 0u
#define Comp_3_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_3_ctComp__PM_ACT_MSK 0x01u
#define Comp_3_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_3_ctComp__PM_STBY_MSK 0x01u
#define Comp_3_ctComp__SW0 CYREG_CMP0_SW0
#define Comp_3_ctComp__SW2 CYREG_CMP0_SW2
#define Comp_3_ctComp__SW3 CYREG_CMP0_SW3
#define Comp_3_ctComp__SW4 CYREG_CMP0_SW4
#define Comp_3_ctComp__SW6 CYREG_CMP0_SW6
#define Comp_3_ctComp__TR0 CYREG_CMP0_TR0
#define Comp_3_ctComp__TR1 CYREG_CMP0_TR1
#define Comp_3_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Comp_3_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Comp_3_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Comp_3_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Comp_3_ctComp__WRK CYREG_CMP_WRK
#define Comp_3_ctComp__WRK_MASK 0x01u
#define Comp_3_ctComp__WRK_SHIFT 0u

/* Filter_DFB */
#define Filter_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Filter_DFB__COHER CYREG_DFB0_COHER
#define Filter_DFB__CR CYREG_DFB0_CR
#define Filter_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Filter_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Filter_DFB__DALIGN CYREG_DFB0_DALIGN
#define Filter_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Filter_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Filter_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Filter_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Filter_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Filter_DFB__HOLDA CYREG_DFB0_HOLDA
#define Filter_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Filter_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Filter_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Filter_DFB__HOLDB CYREG_DFB0_HOLDB
#define Filter_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Filter_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Filter_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Filter_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Filter_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Filter_DFB__PM_ACT_MSK 0x10u
#define Filter_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Filter_DFB__PM_STBY_MSK 0x10u
#define Filter_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Filter_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Filter_DFB__SEMA CYREG_DFB0_SEMA
#define Filter_DFB__SR CYREG_DFB0_SR
#define Filter_DFB__STAGEA CYREG_DFB0_STAGEA
#define Filter_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Filter_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Filter_DFB__STAGEB CYREG_DFB0_STAGEB
#define Filter_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Filter_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x04u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x10u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x10u

/* DAC_Out */
#define DAC_Out__0__INTTYPE CYREG_PICU4_INTTYPE5
#define DAC_Out__0__MASK 0x20u
#define DAC_Out__0__PC CYREG_PRT4_PC5
#define DAC_Out__0__PORT 4u
#define DAC_Out__0__SHIFT 5u
#define DAC_Out__AG CYREG_PRT4_AG
#define DAC_Out__AMUX CYREG_PRT4_AMUX
#define DAC_Out__BIE CYREG_PRT4_BIE
#define DAC_Out__BIT_MASK CYREG_PRT4_BIT_MASK
#define DAC_Out__BYP CYREG_PRT4_BYP
#define DAC_Out__CTL CYREG_PRT4_CTL
#define DAC_Out__DM0 CYREG_PRT4_DM0
#define DAC_Out__DM1 CYREG_PRT4_DM1
#define DAC_Out__DM2 CYREG_PRT4_DM2
#define DAC_Out__DR CYREG_PRT4_DR
#define DAC_Out__INP_DIS CYREG_PRT4_INP_DIS
#define DAC_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define DAC_Out__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define DAC_Out__LCD_EN CYREG_PRT4_LCD_EN
#define DAC_Out__MASK 0x20u
#define DAC_Out__PORT 4u
#define DAC_Out__PRT CYREG_PRT4_PRT
#define DAC_Out__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define DAC_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define DAC_Out__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define DAC_Out__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define DAC_Out__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define DAC_Out__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define DAC_Out__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define DAC_Out__PS CYREG_PRT4_PS
#define DAC_Out__SHIFT 5u
#define DAC_Out__SLW CYREG_PRT4_SLW

/* IDAC8_1_viDAC8 */
#define IDAC8_1_viDAC8__CR0 CYREG_DAC3_CR0
#define IDAC8_1_viDAC8__CR1 CYREG_DAC3_CR1
#define IDAC8_1_viDAC8__D CYREG_DAC3_D
#define IDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_1_viDAC8__PM_ACT_MSK 0x08u
#define IDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_1_viDAC8__PM_STBY_MSK 0x08u
#define IDAC8_1_viDAC8__STROBE CYREG_DAC3_STROBE
#define IDAC8_1_viDAC8__SW0 CYREG_DAC3_SW0
#define IDAC8_1_viDAC8__SW2 CYREG_DAC3_SW2
#define IDAC8_1_viDAC8__SW3 CYREG_DAC3_SW3
#define IDAC8_1_viDAC8__SW4 CYREG_DAC3_SW4
#define IDAC8_1_viDAC8__TR CYREG_DAC3_TR
#define IDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define IDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define IDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define IDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define IDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define IDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define IDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define IDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define IDAC8_1_viDAC8__TST CYREG_DAC3_TST

/* IDAC8_2_viDAC8 */
#define IDAC8_2_viDAC8__CR0 CYREG_DAC1_CR0
#define IDAC8_2_viDAC8__CR1 CYREG_DAC1_CR1
#define IDAC8_2_viDAC8__D CYREG_DAC1_D
#define IDAC8_2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_2_viDAC8__PM_ACT_MSK 0x02u
#define IDAC8_2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_2_viDAC8__PM_STBY_MSK 0x02u
#define IDAC8_2_viDAC8__STROBE CYREG_DAC1_STROBE
#define IDAC8_2_viDAC8__SW0 CYREG_DAC1_SW0
#define IDAC8_2_viDAC8__SW2 CYREG_DAC1_SW2
#define IDAC8_2_viDAC8__SW3 CYREG_DAC1_SW3
#define IDAC8_2_viDAC8__SW4 CYREG_DAC1_SW4
#define IDAC8_2_viDAC8__TR CYREG_DAC1_TR
#define IDAC8_2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define IDAC8_2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define IDAC8_2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define IDAC8_2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define IDAC8_2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define IDAC8_2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define IDAC8_2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define IDAC8_2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define IDAC8_2_viDAC8__TST CYREG_DAC1_TST

/* PID_isr */
#define PID_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PID_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PID_isr__INTC_MASK 0x20000u
#define PID_isr__INTC_NUMBER 17u
#define PID_isr__INTC_PRIOR_NUM 7u
#define PID_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define PID_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PID_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pump_ref */
#define Pump_ref__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Pump_ref__0__MASK 0x08u
#define Pump_ref__0__PC CYREG_PRT4_PC3
#define Pump_ref__0__PORT 4u
#define Pump_ref__0__SHIFT 3u
#define Pump_ref__AG CYREG_PRT4_AG
#define Pump_ref__AMUX CYREG_PRT4_AMUX
#define Pump_ref__BIE CYREG_PRT4_BIE
#define Pump_ref__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pump_ref__BYP CYREG_PRT4_BYP
#define Pump_ref__CTL CYREG_PRT4_CTL
#define Pump_ref__DM0 CYREG_PRT4_DM0
#define Pump_ref__DM1 CYREG_PRT4_DM1
#define Pump_ref__DM2 CYREG_PRT4_DM2
#define Pump_ref__DR CYREG_PRT4_DR
#define Pump_ref__INP_DIS CYREG_PRT4_INP_DIS
#define Pump_ref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pump_ref__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pump_ref__LCD_EN CYREG_PRT4_LCD_EN
#define Pump_ref__MASK 0x08u
#define Pump_ref__PORT 4u
#define Pump_ref__PRT CYREG_PRT4_PRT
#define Pump_ref__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pump_ref__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pump_ref__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pump_ref__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pump_ref__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pump_ref__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pump_ref__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pump_ref__PS CYREG_PRT4_PS
#define Pump_ref__SHIFT 3u
#define Pump_ref__SLW CYREG_PRT4_SLW

/* Seed_ref */
#define Seed_ref__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Seed_ref__0__MASK 0x04u
#define Seed_ref__0__PC CYREG_PRT4_PC2
#define Seed_ref__0__PORT 4u
#define Seed_ref__0__SHIFT 2u
#define Seed_ref__AG CYREG_PRT4_AG
#define Seed_ref__AMUX CYREG_PRT4_AMUX
#define Seed_ref__BIE CYREG_PRT4_BIE
#define Seed_ref__BIT_MASK CYREG_PRT4_BIT_MASK
#define Seed_ref__BYP CYREG_PRT4_BYP
#define Seed_ref__CTL CYREG_PRT4_CTL
#define Seed_ref__DM0 CYREG_PRT4_DM0
#define Seed_ref__DM1 CYREG_PRT4_DM1
#define Seed_ref__DM2 CYREG_PRT4_DM2
#define Seed_ref__DR CYREG_PRT4_DR
#define Seed_ref__INP_DIS CYREG_PRT4_INP_DIS
#define Seed_ref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Seed_ref__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Seed_ref__LCD_EN CYREG_PRT4_LCD_EN
#define Seed_ref__MASK 0x04u
#define Seed_ref__PORT 4u
#define Seed_ref__PRT CYREG_PRT4_PRT
#define Seed_ref__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Seed_ref__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Seed_ref__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Seed_ref__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Seed_ref__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Seed_ref__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Seed_ref__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Seed_ref__PS CYREG_PRT4_PS
#define Seed_ref__SHIFT 2u
#define Seed_ref__SLW CYREG_PRT4_SLW

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x02u
#define ADC_SAR_1_IRQ__INTC_NUMBER 1u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x02u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x04u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x04u

/* Counter_1_CounterHW */
#define Counter_1_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Counter_1_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Counter_1_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Counter_1_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Counter_1_CounterHW__CFG2 CYREG_TMR0_CFG2
#define Counter_1_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Counter_1_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Counter_1_CounterHW__PER0 CYREG_TMR0_PER0
#define Counter_1_CounterHW__PER1 CYREG_TMR0_PER1
#define Counter_1_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Counter_1_CounterHW__PM_ACT_MSK 0x01u
#define Counter_1_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Counter_1_CounterHW__PM_STBY_MSK 0x01u
#define Counter_1_CounterHW__RT0 CYREG_TMR0_RT0
#define Counter_1_CounterHW__RT1 CYREG_TMR0_RT1
#define Counter_1_CounterHW__SR0 CYREG_TMR0_SR0

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x08u
#define USBUART_1_ep_1__INTC_NUMBER 3u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x10u
#define USBUART_1_ep_2__INTC_NUMBER 4u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x20u
#define USBUART_1_ep_3__INTC_NUMBER 5u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_4 */
#define USBUART_1_ep_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_4__INTC_MASK 0x40u
#define USBUART_1_ep_4__INTC_NUMBER 6u
#define USBUART_1_ep_4__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_4__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBUART_1_ep_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_5 */
#define USBUART_1_ep_5__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_5__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_5__INTC_MASK 0x80u
#define USBUART_1_ep_5__INTC_NUMBER 7u
#define USBUART_1_ep_5__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_5__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USBUART_1_ep_5__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_5__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_6 */
#define USBUART_1_ep_6__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_6__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_6__INTC_MASK 0x100u
#define USBUART_1_ep_6__INTC_NUMBER 8u
#define USBUART_1_ep_6__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_6__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define USBUART_1_ep_6__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_6__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* USBUART_1_Vbus_ps */
#define USBUART_1_Vbus_ps_sts_sts_reg__0__MASK 0x01u
#define USBUART_1_Vbus_ps_sts_sts_reg__0__POS 0
#define USBUART_1_Vbus_ps_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define USBUART_1_Vbus_ps_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define USBUART_1_Vbus_ps_sts_sts_reg__MASK 0x01u
#define USBUART_1_Vbus_ps_sts_sts_reg__MASK_REG CYREG_B0_UDB12_MSK
#define USBUART_1_Vbus_ps_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define USBUART_1_Vbus_ps_sts_sts_reg__STATUS_REG CYREG_B0_UDB12_ST

/* temp_sens */
#define temp_sens__0__INTTYPE CYREG_PICU3_INTTYPE4
#define temp_sens__0__MASK 0x10u
#define temp_sens__0__PC CYREG_PRT3_PC4
#define temp_sens__0__PORT 3u
#define temp_sens__0__SHIFT 4u
#define temp_sens__AG CYREG_PRT3_AG
#define temp_sens__AMUX CYREG_PRT3_AMUX
#define temp_sens__BIE CYREG_PRT3_BIE
#define temp_sens__BIT_MASK CYREG_PRT3_BIT_MASK
#define temp_sens__BYP CYREG_PRT3_BYP
#define temp_sens__CTL CYREG_PRT3_CTL
#define temp_sens__DM0 CYREG_PRT3_DM0
#define temp_sens__DM1 CYREG_PRT3_DM1
#define temp_sens__DM2 CYREG_PRT3_DM2
#define temp_sens__DR CYREG_PRT3_DR
#define temp_sens__INP_DIS CYREG_PRT3_INP_DIS
#define temp_sens__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define temp_sens__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define temp_sens__LCD_EN CYREG_PRT3_LCD_EN
#define temp_sens__MASK 0x10u
#define temp_sens__PORT 3u
#define temp_sens__PRT CYREG_PRT3_PRT
#define temp_sens__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define temp_sens__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define temp_sens__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define temp_sens__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define temp_sens__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define temp_sens__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define temp_sens__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define temp_sens__PS CYREG_PRT3_PS
#define temp_sens__SHIFT 4u
#define temp_sens__SLW CYREG_PRT3_SLW

/* Control_RS */
#define Control_RS_Sync_ctrl_reg__0__MASK 0x01u
#define Control_RS_Sync_ctrl_reg__0__POS 0
#define Control_RS_Sync_ctrl_reg__1__MASK 0x02u
#define Control_RS_Sync_ctrl_reg__1__POS 1
#define Control_RS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Control_RS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Control_RS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Control_RS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Control_RS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Control_RS_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Control_RS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Control_RS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Control_RS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Control_RS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Control_RS_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Control_RS_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Control_RS_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define Control_RS_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Control_RS_Sync_ctrl_reg__MASK 0x03u
#define Control_RS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Control_RS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Control_RS_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* DAC_Current */
#define DAC_Current__0__INTTYPE CYREG_PICU3_INTTYPE0
#define DAC_Current__0__MASK 0x01u
#define DAC_Current__0__PC CYREG_PRT3_PC0
#define DAC_Current__0__PORT 3u
#define DAC_Current__0__SHIFT 0u
#define DAC_Current__AG CYREG_PRT3_AG
#define DAC_Current__AMUX CYREG_PRT3_AMUX
#define DAC_Current__BIE CYREG_PRT3_BIE
#define DAC_Current__BIT_MASK CYREG_PRT3_BIT_MASK
#define DAC_Current__BYP CYREG_PRT3_BYP
#define DAC_Current__CTL CYREG_PRT3_CTL
#define DAC_Current__DM0 CYREG_PRT3_DM0
#define DAC_Current__DM1 CYREG_PRT3_DM1
#define DAC_Current__DM2 CYREG_PRT3_DM2
#define DAC_Current__DR CYREG_PRT3_DR
#define DAC_Current__INP_DIS CYREG_PRT3_INP_DIS
#define DAC_Current__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DAC_Current__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DAC_Current__LCD_EN CYREG_PRT3_LCD_EN
#define DAC_Current__MASK 0x01u
#define DAC_Current__PORT 3u
#define DAC_Current__PRT CYREG_PRT3_PRT
#define DAC_Current__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DAC_Current__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DAC_Current__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DAC_Current__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DAC_Current__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DAC_Current__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DAC_Current__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DAC_Current__PS CYREG_PRT3_PS
#define DAC_Current__SHIFT 0u
#define DAC_Current__SLW CYREG_PRT3_SLW

/* DAC_Current_Control_viDAC8 */
#define DAC_Current_Control_viDAC8__CR0 CYREG_DAC0_CR0
#define DAC_Current_Control_viDAC8__CR1 CYREG_DAC0_CR1
#define DAC_Current_Control_viDAC8__D CYREG_DAC0_D
#define DAC_Current_Control_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_Current_Control_viDAC8__PM_ACT_MSK 0x01u
#define DAC_Current_Control_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_Current_Control_viDAC8__PM_STBY_MSK 0x01u
#define DAC_Current_Control_viDAC8__STROBE CYREG_DAC0_STROBE
#define DAC_Current_Control_viDAC8__SW0 CYREG_DAC0_SW0
#define DAC_Current_Control_viDAC8__SW2 CYREG_DAC0_SW2
#define DAC_Current_Control_viDAC8__SW3 CYREG_DAC0_SW3
#define DAC_Current_Control_viDAC8__SW4 CYREG_DAC0_SW4
#define DAC_Current_Control_viDAC8__TR CYREG_DAC0_TR
#define DAC_Current_Control_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define DAC_Current_Control_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define DAC_Current_Control_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define DAC_Current_Control_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define DAC_Current_Control_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define DAC_Current_Control_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define DAC_Current_Control_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define DAC_Current_Control_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define DAC_Current_Control_viDAC8__TST CYREG_DAC0_TST

/* DAC_PGA_OUT */
#define DAC_PGA_OUT__0__INTTYPE CYREG_PICU3_INTTYPE2
#define DAC_PGA_OUT__0__MASK 0x04u
#define DAC_PGA_OUT__0__PC CYREG_PRT3_PC2
#define DAC_PGA_OUT__0__PORT 3u
#define DAC_PGA_OUT__0__SHIFT 2u
#define DAC_PGA_OUT__AG CYREG_PRT3_AG
#define DAC_PGA_OUT__AMUX CYREG_PRT3_AMUX
#define DAC_PGA_OUT__BIE CYREG_PRT3_BIE
#define DAC_PGA_OUT__BIT_MASK CYREG_PRT3_BIT_MASK
#define DAC_PGA_OUT__BYP CYREG_PRT3_BYP
#define DAC_PGA_OUT__CTL CYREG_PRT3_CTL
#define DAC_PGA_OUT__DM0 CYREG_PRT3_DM0
#define DAC_PGA_OUT__DM1 CYREG_PRT3_DM1
#define DAC_PGA_OUT__DM2 CYREG_PRT3_DM2
#define DAC_PGA_OUT__DR CYREG_PRT3_DR
#define DAC_PGA_OUT__INP_DIS CYREG_PRT3_INP_DIS
#define DAC_PGA_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DAC_PGA_OUT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DAC_PGA_OUT__LCD_EN CYREG_PRT3_LCD_EN
#define DAC_PGA_OUT__MASK 0x04u
#define DAC_PGA_OUT__PORT 3u
#define DAC_PGA_OUT__PRT CYREG_PRT3_PRT
#define DAC_PGA_OUT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DAC_PGA_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DAC_PGA_OUT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DAC_PGA_OUT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DAC_PGA_OUT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DAC_PGA_OUT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DAC_PGA_OUT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DAC_PGA_OUT__PS CYREG_PRT3_PS
#define DAC_PGA_OUT__SHIFT 2u
#define DAC_PGA_OUT__SLW CYREG_PRT3_SLW

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x02u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x02u

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* Current_poti */
#define Current_poti__0__INTTYPE CYREG_PICU6_INTTYPE5
#define Current_poti__0__MASK 0x20u
#define Current_poti__0__PC CYREG_PRT6_PC5
#define Current_poti__0__PORT 6u
#define Current_poti__0__SHIFT 5u
#define Current_poti__AG CYREG_PRT6_AG
#define Current_poti__AMUX CYREG_PRT6_AMUX
#define Current_poti__BIE CYREG_PRT6_BIE
#define Current_poti__BIT_MASK CYREG_PRT6_BIT_MASK
#define Current_poti__BYP CYREG_PRT6_BYP
#define Current_poti__CTL CYREG_PRT6_CTL
#define Current_poti__DM0 CYREG_PRT6_DM0
#define Current_poti__DM1 CYREG_PRT6_DM1
#define Current_poti__DM2 CYREG_PRT6_DM2
#define Current_poti__DR CYREG_PRT6_DR
#define Current_poti__INP_DIS CYREG_PRT6_INP_DIS
#define Current_poti__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Current_poti__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Current_poti__LCD_EN CYREG_PRT6_LCD_EN
#define Current_poti__MASK 0x20u
#define Current_poti__PORT 6u
#define Current_poti__PRT CYREG_PRT6_PRT
#define Current_poti__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Current_poti__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Current_poti__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Current_poti__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Current_poti__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Current_poti__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Current_poti__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Current_poti__PS CYREG_PRT6_PS
#define Current_poti__SHIFT 5u
#define Current_poti__SLW CYREG_PRT6_SLW

/* DAC_Curr_OUT */
#define DAC_Curr_OUT__0__INTTYPE CYREG_PICU6_INTTYPE0
#define DAC_Curr_OUT__0__MASK 0x01u
#define DAC_Curr_OUT__0__PC CYREG_PRT6_PC0
#define DAC_Curr_OUT__0__PORT 6u
#define DAC_Curr_OUT__0__SHIFT 0u
#define DAC_Curr_OUT__AG CYREG_PRT6_AG
#define DAC_Curr_OUT__AMUX CYREG_PRT6_AMUX
#define DAC_Curr_OUT__BIE CYREG_PRT6_BIE
#define DAC_Curr_OUT__BIT_MASK CYREG_PRT6_BIT_MASK
#define DAC_Curr_OUT__BYP CYREG_PRT6_BYP
#define DAC_Curr_OUT__CTL CYREG_PRT6_CTL
#define DAC_Curr_OUT__DM0 CYREG_PRT6_DM0
#define DAC_Curr_OUT__DM1 CYREG_PRT6_DM1
#define DAC_Curr_OUT__DM2 CYREG_PRT6_DM2
#define DAC_Curr_OUT__DR CYREG_PRT6_DR
#define DAC_Curr_OUT__INP_DIS CYREG_PRT6_INP_DIS
#define DAC_Curr_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DAC_Curr_OUT__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DAC_Curr_OUT__LCD_EN CYREG_PRT6_LCD_EN
#define DAC_Curr_OUT__MASK 0x01u
#define DAC_Curr_OUT__PORT 6u
#define DAC_Curr_OUT__PRT CYREG_PRT6_PRT
#define DAC_Curr_OUT__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DAC_Curr_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DAC_Curr_OUT__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DAC_Curr_OUT__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DAC_Curr_OUT__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DAC_Curr_OUT__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DAC_Curr_OUT__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DAC_Curr_OUT__PS CYREG_PRT6_PS
#define DAC_Curr_OUT__SHIFT 0u
#define DAC_Curr_OUT__SLW CYREG_PRT6_SLW

/* ADC_SAR_Seq_2_bSAR_SEQ */
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB09_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB09_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB09_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB09_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB09_ST
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B1_UDB09_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B1_UDB09_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B1_UDB09_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB05_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB05_ST

/* ADC_SAR_Seq_2_FinalBuf */
#define ADC_SAR_Seq_2_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_2_FinalBuf__DRQ_NUMBER 1u
#define ADC_SAR_Seq_2_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_2_FinalBuf__PRIORITY 2u
#define ADC_SAR_Seq_2_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_2_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT0_SEL 1u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT1_SEL 0u

/* ADC_SAR_Seq_2_IntClock */
#define ADC_SAR_Seq_2_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define ADC_SAR_Seq_2_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define ADC_SAR_Seq_2_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define ADC_SAR_Seq_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_Seq_2_IntClock__INDEX 0x03u
#define ADC_SAR_Seq_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_Seq_2_IntClock__PM_ACT_MSK 0x08u
#define ADC_SAR_Seq_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_Seq_2_IntClock__PM_STBY_MSK 0x08u

/* ADC_SAR_Seq_2_IRQ */
#define ADC_SAR_Seq_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_2_IRQ__INTC_MASK 0x04u
#define ADC_SAR_Seq_2_IRQ__INTC_NUMBER 2u
#define ADC_SAR_Seq_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_SAR_Seq_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_2_SAR_ADC_SAR */
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_Seq_2_SAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_Seq_2_TempBuf */
#define ADC_SAR_Seq_2_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_2_TempBuf__DRQ_NUMBER 2u
#define ADC_SAR_Seq_2_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_2_TempBuf__PRIORITY 2u
#define ADC_SAR_Seq_2_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_2_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT0_SEL 2u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT1_SEL 0u

/* Diode_osc_adc */
#define Diode_osc_adc__0__INTTYPE CYREG_PICU5_INTTYPE3
#define Diode_osc_adc__0__MASK 0x08u
#define Diode_osc_adc__0__PC CYREG_PRT5_PC3
#define Diode_osc_adc__0__PORT 5u
#define Diode_osc_adc__0__SHIFT 3u
#define Diode_osc_adc__AG CYREG_PRT5_AG
#define Diode_osc_adc__AMUX CYREG_PRT5_AMUX
#define Diode_osc_adc__BIE CYREG_PRT5_BIE
#define Diode_osc_adc__BIT_MASK CYREG_PRT5_BIT_MASK
#define Diode_osc_adc__BYP CYREG_PRT5_BYP
#define Diode_osc_adc__CTL CYREG_PRT5_CTL
#define Diode_osc_adc__DM0 CYREG_PRT5_DM0
#define Diode_osc_adc__DM1 CYREG_PRT5_DM1
#define Diode_osc_adc__DM2 CYREG_PRT5_DM2
#define Diode_osc_adc__DR CYREG_PRT5_DR
#define Diode_osc_adc__INP_DIS CYREG_PRT5_INP_DIS
#define Diode_osc_adc__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Diode_osc_adc__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Diode_osc_adc__LCD_EN CYREG_PRT5_LCD_EN
#define Diode_osc_adc__MASK 0x08u
#define Diode_osc_adc__PORT 5u
#define Diode_osc_adc__PRT CYREG_PRT5_PRT
#define Diode_osc_adc__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Diode_osc_adc__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Diode_osc_adc__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Diode_osc_adc__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Diode_osc_adc__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Diode_osc_adc__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Diode_osc_adc__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Diode_osc_adc__PS CYREG_PRT5_PS
#define Diode_osc_adc__SHIFT 3u
#define Diode_osc_adc__SLW CYREG_PRT5_SLW

/* Diode_pump_adc */
#define Diode_pump_adc__0__INTTYPE CYREG_PICU5_INTTYPE7
#define Diode_pump_adc__0__MASK 0x80u
#define Diode_pump_adc__0__PC CYREG_PRT5_PC7
#define Diode_pump_adc__0__PORT 5u
#define Diode_pump_adc__0__SHIFT 7u
#define Diode_pump_adc__AG CYREG_PRT5_AG
#define Diode_pump_adc__AMUX CYREG_PRT5_AMUX
#define Diode_pump_adc__BIE CYREG_PRT5_BIE
#define Diode_pump_adc__BIT_MASK CYREG_PRT5_BIT_MASK
#define Diode_pump_adc__BYP CYREG_PRT5_BYP
#define Diode_pump_adc__CTL CYREG_PRT5_CTL
#define Diode_pump_adc__DM0 CYREG_PRT5_DM0
#define Diode_pump_adc__DM1 CYREG_PRT5_DM1
#define Diode_pump_adc__DM2 CYREG_PRT5_DM2
#define Diode_pump_adc__DR CYREG_PRT5_DR
#define Diode_pump_adc__INP_DIS CYREG_PRT5_INP_DIS
#define Diode_pump_adc__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Diode_pump_adc__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Diode_pump_adc__LCD_EN CYREG_PRT5_LCD_EN
#define Diode_pump_adc__MASK 0x80u
#define Diode_pump_adc__PORT 5u
#define Diode_pump_adc__PRT CYREG_PRT5_PRT
#define Diode_pump_adc__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Diode_pump_adc__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Diode_pump_adc__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Diode_pump_adc__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Diode_pump_adc__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Diode_pump_adc__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Diode_pump_adc__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Diode_pump_adc__PS CYREG_PRT5_PS
#define Diode_pump_adc__SHIFT 7u
#define Diode_pump_adc__SLW CYREG_PRT5_SLW

/* Diode_seed_adc */
#define Diode_seed_adc__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Diode_seed_adc__0__MASK 0x80u
#define Diode_seed_adc__0__PC CYREG_PRT1_PC7
#define Diode_seed_adc__0__PORT 1u
#define Diode_seed_adc__0__SHIFT 7u
#define Diode_seed_adc__AG CYREG_PRT1_AG
#define Diode_seed_adc__AMUX CYREG_PRT1_AMUX
#define Diode_seed_adc__BIE CYREG_PRT1_BIE
#define Diode_seed_adc__BIT_MASK CYREG_PRT1_BIT_MASK
#define Diode_seed_adc__BYP CYREG_PRT1_BYP
#define Diode_seed_adc__CTL CYREG_PRT1_CTL
#define Diode_seed_adc__DM0 CYREG_PRT1_DM0
#define Diode_seed_adc__DM1 CYREG_PRT1_DM1
#define Diode_seed_adc__DM2 CYREG_PRT1_DM2
#define Diode_seed_adc__DR CYREG_PRT1_DR
#define Diode_seed_adc__INP_DIS CYREG_PRT1_INP_DIS
#define Diode_seed_adc__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Diode_seed_adc__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Diode_seed_adc__LCD_EN CYREG_PRT1_LCD_EN
#define Diode_seed_adc__MASK 0x80u
#define Diode_seed_adc__PORT 1u
#define Diode_seed_adc__PRT CYREG_PRT1_PRT
#define Diode_seed_adc__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Diode_seed_adc__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Diode_seed_adc__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Diode_seed_adc__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Diode_seed_adc__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Diode_seed_adc__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Diode_seed_adc__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Diode_seed_adc__PS CYREG_PRT1_PS
#define Diode_seed_adc__SHIFT 7u
#define Diode_seed_adc__SLW CYREG_PRT1_SLW

/* Diode_Seedseite */
#define Diode_Seedseite__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Diode_Seedseite__0__MASK 0x01u
#define Diode_Seedseite__0__PC CYREG_PRT4_PC0
#define Diode_Seedseite__0__PORT 4u
#define Diode_Seedseite__0__SHIFT 0u
#define Diode_Seedseite__AG CYREG_PRT4_AG
#define Diode_Seedseite__AMUX CYREG_PRT4_AMUX
#define Diode_Seedseite__BIE CYREG_PRT4_BIE
#define Diode_Seedseite__BIT_MASK CYREG_PRT4_BIT_MASK
#define Diode_Seedseite__BYP CYREG_PRT4_BYP
#define Diode_Seedseite__CTL CYREG_PRT4_CTL
#define Diode_Seedseite__DM0 CYREG_PRT4_DM0
#define Diode_Seedseite__DM1 CYREG_PRT4_DM1
#define Diode_Seedseite__DM2 CYREG_PRT4_DM2
#define Diode_Seedseite__DR CYREG_PRT4_DR
#define Diode_Seedseite__INP_DIS CYREG_PRT4_INP_DIS
#define Diode_Seedseite__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Diode_Seedseite__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Diode_Seedseite__LCD_EN CYREG_PRT4_LCD_EN
#define Diode_Seedseite__MASK 0x01u
#define Diode_Seedseite__PORT 4u
#define Diode_Seedseite__PRT CYREG_PRT4_PRT
#define Diode_Seedseite__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Diode_Seedseite__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Diode_Seedseite__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Diode_Seedseite__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Diode_Seedseite__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Diode_Seedseite__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Diode_Seedseite__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Diode_Seedseite__PS CYREG_PRT4_PS
#define Diode_Seedseite__SHIFT 0u
#define Diode_Seedseite__SLW CYREG_PRT4_SLW

/* Diode_Oscillation */
#define Diode_Oscillation__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Diode_Oscillation__0__MASK 0x02u
#define Diode_Oscillation__0__PC CYREG_PRT4_PC1
#define Diode_Oscillation__0__PORT 4u
#define Diode_Oscillation__0__SHIFT 1u
#define Diode_Oscillation__AG CYREG_PRT4_AG
#define Diode_Oscillation__AMUX CYREG_PRT4_AMUX
#define Diode_Oscillation__BIE CYREG_PRT4_BIE
#define Diode_Oscillation__BIT_MASK CYREG_PRT4_BIT_MASK
#define Diode_Oscillation__BYP CYREG_PRT4_BYP
#define Diode_Oscillation__CTL CYREG_PRT4_CTL
#define Diode_Oscillation__DM0 CYREG_PRT4_DM0
#define Diode_Oscillation__DM1 CYREG_PRT4_DM1
#define Diode_Oscillation__DM2 CYREG_PRT4_DM2
#define Diode_Oscillation__DR CYREG_PRT4_DR
#define Diode_Oscillation__INP_DIS CYREG_PRT4_INP_DIS
#define Diode_Oscillation__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Diode_Oscillation__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Diode_Oscillation__LCD_EN CYREG_PRT4_LCD_EN
#define Diode_Oscillation__MASK 0x02u
#define Diode_Oscillation__PORT 4u
#define Diode_Oscillation__PRT CYREG_PRT4_PRT
#define Diode_Oscillation__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Diode_Oscillation__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Diode_Oscillation__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Diode_Oscillation__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Diode_Oscillation__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Diode_Oscillation__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Diode_Oscillation__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Diode_Oscillation__PS CYREG_PRT4_PS
#define Diode_Oscillation__SHIFT 1u
#define Diode_Oscillation__SLW CYREG_PRT4_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "Laserschutzschaltung"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
