// Seed: 338538730
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(*) begin
    force id_9 = 1 == 1;
  end
endmodule
module module_1 (
    input  tri   id_0
    , id_13,
    input  wire  id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  wand  id_4,
    input  tri1  id_5,
    output wand  id_6,
    output tri0  id_7,
    input  uwire id_8,
    input  wor   id_9,
    input  uwire id_10,
    input  tri0  id_11
    , id_14
);
  tri id_15 = 1;
  module_0(
      id_14, id_15, id_15, id_14, id_13, id_14, id_15, id_15, id_14, id_13
  );
endmodule
