{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 23:21:23 2024 " "Info: Processing started: Wed Mar 27 23:21:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05bonus -c lab05bonus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab05bonus -c lab05bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05bonus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab05bonus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab05bonus-Behavioral " "Info: Found design unit 1: lab05bonus-Behavioral" {  } { { "lab05bonus.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/lab05bonus.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lab05bonus " "Info: Found entity 1: lab05bonus" {  } { { "lab05bonus.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/lab05bonus.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_flip_flop-Behavioral " "Info: Found design unit 1: JK_flip_flop-Behavioral" {  } { { "JKFF.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/JKFF.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JK_flip_flop " "Info: Found entity 1: JK_flip_flop" {  } { { "JKFF.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/JKFF.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05bonus " "Info: Elaborating entity \"lab05bonus\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_temp lab05bonus.vhd(41) " "Warning (10492): VHDL Process Statement warning at lab05bonus.vhd(41): signal \"Q_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab05bonus.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/lab05bonus.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_temp lab05bonus.vhd(42) " "Warning (10492): VHDL Process Statement warning at lab05bonus.vhd(42): signal \"Q_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab05bonus.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/lab05bonus.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_temp lab05bonus.vhd(43) " "Warning (10492): VHDL Process Statement warning at lab05bonus.vhd(43): signal \"Q_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab05bonus.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/lab05bonus.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_temp lab05bonus.vhd(44) " "Warning (10492): VHDL Process Statement warning at lab05bonus.vhd(44): signal \"Q_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab05bonus.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/lab05bonus.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_flip_flop JK_flip_flop:JK0 " "Info: Elaborating entity \"JK_flip_flop\" for hierarchy \"JK_flip_flop:JK0\"" {  } { { "lab05bonus.vhd" "JK0" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/lab05bonus.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_int JKFF.vhd(22) " "Warning (10492): VHDL Process Statement warning at JKFF.vhd(22): signal \"Q_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "JKFF.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/JKFF.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_int JKFF.vhd(23) " "Warning (10492): VHDL Process Statement warning at JKFF.vhd(23): signal \"Q_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "JKFF.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/JKFF.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "JK_flip_flop:JK0\|Q_int JK_flip_flop:JK0\|Q_int~_emulated JK_flip_flop:JK0\|Q_int~latch " "Warning (13310): Register \"JK_flip_flop:JK0\|Q_int\" is converted into an equivalent circuit using register \"JK_flip_flop:JK0\|Q_int~_emulated\" and latch \"JK_flip_flop:JK0\|Q_int~latch\"" {  } { { "JKFF.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/JKFF.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "JK_flip_flop:JK1\|Q_int JK_flip_flop:JK1\|Q_int~_emulated JK_flip_flop:JK0\|Q_int~latch " "Warning (13310): Register \"JK_flip_flop:JK1\|Q_int\" is converted into an equivalent circuit using register \"JK_flip_flop:JK1\|Q_int~_emulated\" and latch \"JK_flip_flop:JK0\|Q_int~latch\"" {  } { { "JKFF.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/JKFF.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "JK_flip_flop:JK2\|Q_int JK_flip_flop:JK2\|Q_int~_emulated JK_flip_flop:JK0\|Q_int~latch " "Warning (13310): Register \"JK_flip_flop:JK2\|Q_int\" is converted into an equivalent circuit using register \"JK_flip_flop:JK2\|Q_int~_emulated\" and latch \"JK_flip_flop:JK0\|Q_int~latch\"" {  } { { "JKFF.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/JKFF.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "JK_flip_flop:JK3\|Q_int JK_flip_flop:JK3\|Q_int~_emulated JK_flip_flop:JK0\|Q_int~latch " "Warning (13310): Register \"JK_flip_flop:JK3\|Q_int\" is converted into an equivalent circuit using register \"JK_flip_flop:JK3\|Q_int~_emulated\" and latch \"JK_flip_flop:JK0\|Q_int~latch\"" {  } { { "JKFF.vhd" "" { Text "C:/Users/User/Desktop/s1111408_lab05bouns/lab05bonus/JKFF.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Info: Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 23:21:26 2024 " "Info: Processing ended: Wed Mar 27 23:21:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
