ARM GAS  /tmp/ccMlWFLQ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"max2871_registers.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.max2871RegsInit,"ax",%progbits
  16              		.align	1
  17              		.global	max2871RegsInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	max2871RegsInit:
  24              	.LFB0:
  25              		.file 1 "Src/max2871_registers.c"
   1:Src/max2871_registers.c **** #include "max2871_registers.h"
   2:Src/max2871_registers.c **** #include <stdint.h>
   3:Src/max2871_registers.c **** 
   4:Src/max2871_registers.c **** static uint32_t registers[6];
   5:Src/max2871_registers.c **** 
   6:Src/max2871_registers.c **** void max2871RegsInit()
   7:Src/max2871_registers.c **** {
  26              		.loc 1 7 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
   8:Src/max2871_registers.c **** 	registers[0] = 0x0;
  31              		.loc 1 8 0
  32 0000 064B     		ldr	r3, .L2
  33 0002 0022     		movs	r2, #0
  34 0004 1A60     		str	r2, [r3]
   9:Src/max2871_registers.c **** 	registers[1] = 0x1;
  35              		.loc 1 9 0
  36 0006 0122     		movs	r2, #1
  37 0008 5A60     		str	r2, [r3, #4]
  10:Src/max2871_registers.c **** 	registers[2] = 0x2;
  38              		.loc 1 10 0
  39 000a 0222     		movs	r2, #2
  40 000c 9A60     		str	r2, [r3, #8]
  11:Src/max2871_registers.c **** 	registers[3] = 0x3;
  41              		.loc 1 11 0
  42 000e 0322     		movs	r2, #3
  43 0010 DA60     		str	r2, [r3, #12]
  12:Src/max2871_registers.c **** 	registers[4] = 0x8c; // Disable RFOUT_A and _B
  44              		.loc 1 12 0
  45 0012 8C22     		movs	r2, #140
  46 0014 1A61     		str	r2, [r3, #16]
ARM GAS  /tmp/ccMlWFLQ.s 			page 2


  13:Src/max2871_registers.c **** 	registers[5] = 0x5;
  47              		.loc 1 13 0
  48 0016 0522     		movs	r2, #5
  49 0018 5A61     		str	r2, [r3, #20]
  14:Src/max2871_registers.c **** 
  15:Src/max2871_registers.c **** }
  50              		.loc 1 15 0
  51 001a 7047     		bx	lr
  52              	.L3:
  53              		.align	2
  54              	.L2:
  55 001c 00000000 		.word	.LANCHOR0
  56              		.cfi_endproc
  57              	.LFE0:
  59              		.section	.text.max2871GetRegister,"ax",%progbits
  60              		.align	1
  61              		.global	max2871GetRegister
  62              		.syntax unified
  63              		.thumb
  64              		.thumb_func
  65              		.fpu softvfp
  67              	max2871GetRegister:
  68              	.LFB1:
  16:Src/max2871_registers.c **** 
  17:Src/max2871_registers.c **** uint32_t max2871GetRegister(uint8_t reg)
  18:Src/max2871_registers.c **** {
  69              		.loc 1 18 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74              	.LVL0:
  19:Src/max2871_registers.c **** 	return registers[reg];
  20:Src/max2871_registers.c **** }
  75              		.loc 1 20 0
  76 0000 014B     		ldr	r3, .L5
  77 0002 53F82000 		ldr	r0, [r3, r0, lsl #2]
  78              	.LVL1:
  79 0006 7047     		bx	lr
  80              	.L6:
  81              		.align	2
  82              	.L5:
  83 0008 00000000 		.word	.LANCHOR0
  84              		.cfi_endproc
  85              	.LFE1:
  87              		.section	.text.max2871Set_INT,"ax",%progbits
  88              		.align	1
  89              		.global	max2871Set_INT
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu softvfp
  95              	max2871Set_INT:
  96              	.LFB2:
  21:Src/max2871_registers.c **** 
  22:Src/max2871_registers.c **** // 0 = Frac-N, 1 = Int-N
  23:Src/max2871_registers.c **** void max2871Set_INT(uint32_t j)
ARM GAS  /tmp/ccMlWFLQ.s 			page 3


  24:Src/max2871_registers.c **** {
  97              		.loc 1 24 0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102              	.LVL2:
  25:Src/max2871_registers.c **** 	registers[0] &= ~(0x1 << 31);
 103              		.loc 1 25 0
 104 0000 034A     		ldr	r2, .L8
 105 0002 1368     		ldr	r3, [r2]
 106 0004 23F00043 		bic	r3, r3, #-2147483648
  26:Src/max2871_registers.c **** 	registers[0] |= j << 31;
 107              		.loc 1 26 0
 108 0008 43EAC073 		orr	r3, r3, r0, lsl #31
 109 000c 1360     		str	r3, [r2]
  27:Src/max2871_registers.c **** }
 110              		.loc 1 27 0
 111 000e 7047     		bx	lr
 112              	.L9:
 113              		.align	2
 114              	.L8:
 115 0010 00000000 		.word	.LANCHOR0
 116              		.cfi_endproc
 117              	.LFE2:
 119              		.section	.text.max2871Set_N,"ax",%progbits
 120              		.align	1
 121              		.global	max2871Set_N
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 125              		.fpu softvfp
 127              	max2871Set_N:
 128              	.LFB3:
  28:Src/max2871_registers.c **** 
  29:Src/max2871_registers.c **** // Integer Division Value
  30:Src/max2871_registers.c **** void max2871Set_N(uint32_t j)
  31:Src/max2871_registers.c **** {
 129              		.loc 1 31 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 134              	.LVL3:
  32:Src/max2871_registers.c **** 	registers[0] &= ~(0xFFFF << 15);
 135              		.loc 1 32 0
 136 0000 044A     		ldr	r2, .L11
 137 0002 1368     		ldr	r3, [r2]
 138 0004 23F0FF43 		bic	r3, r3, #2139095040
 139 0008 23F4FF03 		bic	r3, r3, #8355840
  33:Src/max2871_registers.c **** 	registers[0] |= j << 15;
 140              		.loc 1 33 0
 141 000c 43EAC030 		orr	r0, r3, r0, lsl #15
 142              	.LVL4:
 143 0010 1060     		str	r0, [r2]
  34:Src/max2871_registers.c **** }
 144              		.loc 1 34 0
ARM GAS  /tmp/ccMlWFLQ.s 			page 4


 145 0012 7047     		bx	lr
 146              	.L12:
 147              		.align	2
 148              	.L11:
 149 0014 00000000 		.word	.LANCHOR0
 150              		.cfi_endproc
 151              	.LFE3:
 153              		.section	.text.max2871Set_FRAC,"ax",%progbits
 154              		.align	1
 155              		.global	max2871Set_FRAC
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 159              		.fpu softvfp
 161              	max2871Set_FRAC:
 162              	.LFB4:
  35:Src/max2871_registers.c **** 
  36:Src/max2871_registers.c **** // Fractional Division Value
  37:Src/max2871_registers.c **** void max2871Set_FRAC(uint32_t j)
  38:Src/max2871_registers.c **** {
 163              		.loc 1 38 0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 168              	.LVL5:
  39:Src/max2871_registers.c **** 	registers[0] &= ~(0xFFF << 3);
 169              		.loc 1 39 0
 170 0000 044A     		ldr	r2, .L14
 171 0002 1368     		ldr	r3, [r2]
 172 0004 23F4FF43 		bic	r3, r3, #32640
 173 0008 23F07803 		bic	r3, r3, #120
  40:Src/max2871_registers.c **** 	registers[0] |= j << 3;
 174              		.loc 1 40 0
 175 000c 43EAC000 		orr	r0, r3, r0, lsl #3
 176              	.LVL6:
 177 0010 1060     		str	r0, [r2]
  41:Src/max2871_registers.c **** }
 178              		.loc 1 41 0
 179 0012 7047     		bx	lr
 180              	.L15:
 181              		.align	2
 182              	.L14:
 183 0014 00000000 		.word	.LANCHOR0
 184              		.cfi_endproc
 185              	.LFE4:
 187              		.section	.text.max2871Set_CPOC,"ax",%progbits
 188              		.align	1
 189              		.global	max2871Set_CPOC
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 193              		.fpu softvfp
 195              	max2871Set_CPOC:
 196              	.LFB5:
  42:Src/max2871_registers.c **** 
  43:Src/max2871_registers.c **** void max2871Set_CPOC(uint32_t j)
ARM GAS  /tmp/ccMlWFLQ.s 			page 5


  44:Src/max2871_registers.c **** {
 197              		.loc 1 44 0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              		@ link register save eliminated.
 202              	.LVL7:
  45:Src/max2871_registers.c **** 	registers[1] &= ~(0x1 << 31);
 203              		.loc 1 45 0
 204 0000 034A     		ldr	r2, .L17
 205 0002 5368     		ldr	r3, [r2, #4]
 206 0004 23F00043 		bic	r3, r3, #-2147483648
  46:Src/max2871_registers.c **** 	registers[1] |= j << 31;
 207              		.loc 1 46 0
 208 0008 43EAC073 		orr	r3, r3, r0, lsl #31
 209 000c 5360     		str	r3, [r2, #4]
  47:Src/max2871_registers.c **** }
 210              		.loc 1 47 0
 211 000e 7047     		bx	lr
 212              	.L18:
 213              		.align	2
 214              	.L17:
 215 0010 00000000 		.word	.LANCHOR0
 216              		.cfi_endproc
 217              	.LFE5:
 219              		.section	.text.max2871Set_CPL,"ax",%progbits
 220              		.align	1
 221              		.global	max2871Set_CPL
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 225              		.fpu softvfp
 227              	max2871Set_CPL:
 228              	.LFB6:
  48:Src/max2871_registers.c **** 
  49:Src/max2871_registers.c **** // Charge Pump Linearity
  50:Src/max2871_registers.c **** void max2871Set_CPL(uint32_t j)
  51:Src/max2871_registers.c **** {
 229              		.loc 1 51 0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		@ link register save eliminated.
 234              	.LVL8:
  52:Src/max2871_registers.c **** 	registers[1] &= ~(0x3 << 29);
 235              		.loc 1 52 0
 236 0000 034A     		ldr	r2, .L20
 237 0002 5368     		ldr	r3, [r2, #4]
 238 0004 23F0C043 		bic	r3, r3, #1610612736
  53:Src/max2871_registers.c **** 	registers[1] |= j << 29;
 239              		.loc 1 53 0
 240 0008 43EA4073 		orr	r3, r3, r0, lsl #29
 241 000c 5360     		str	r3, [r2, #4]
  54:Src/max2871_registers.c **** }
 242              		.loc 1 54 0
 243 000e 7047     		bx	lr
 244              	.L21:
ARM GAS  /tmp/ccMlWFLQ.s 			page 6


 245              		.align	2
 246              	.L20:
 247 0010 00000000 		.word	.LANCHOR0
 248              		.cfi_endproc
 249              	.LFE6:
 251              		.section	.text.max2871Set_CPT,"ax",%progbits
 252              		.align	1
 253              		.global	max2871Set_CPT
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 257              		.fpu softvfp
 259              	max2871Set_CPT:
 260              	.LFB7:
  55:Src/max2871_registers.c **** 
  56:Src/max2871_registers.c **** // Charge Pump Test
  57:Src/max2871_registers.c **** void max2871Set_CPT(uint32_t j)
  58:Src/max2871_registers.c **** {
 261              		.loc 1 58 0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
 266              	.LVL9:
  59:Src/max2871_registers.c **** 	registers[1] &= ~(0x3 << 27);
 267              		.loc 1 59 0
 268 0000 034A     		ldr	r2, .L23
 269 0002 5368     		ldr	r3, [r2, #4]
 270 0004 23F0C053 		bic	r3, r3, #402653184
  60:Src/max2871_registers.c **** 	registers[1] |= j << 27;
 271              		.loc 1 60 0
 272 0008 43EAC063 		orr	r3, r3, r0, lsl #27
 273 000c 5360     		str	r3, [r2, #4]
  61:Src/max2871_registers.c **** }
 274              		.loc 1 61 0
 275 000e 7047     		bx	lr
 276              	.L24:
 277              		.align	2
 278              	.L23:
 279 0010 00000000 		.word	.LANCHOR0
 280              		.cfi_endproc
 281              	.LFE7:
 283              		.section	.text.max2871Set_P,"ax",%progbits
 284              		.align	1
 285              		.global	max2871Set_P
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 289              		.fpu softvfp
 291              	max2871Set_P:
 292              	.LFB8:
  62:Src/max2871_registers.c **** 
  63:Src/max2871_registers.c **** // Phase Value
  64:Src/max2871_registers.c **** void max2871Set_P(uint32_t j)
  65:Src/max2871_registers.c **** {
 293              		.loc 1 65 0
 294              		.cfi_startproc
ARM GAS  /tmp/ccMlWFLQ.s 			page 7


 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297              		@ link register save eliminated.
 298              	.LVL10:
  66:Src/max2871_registers.c **** 	registers[1] &= ~(0xFFF << 15);
 299              		.loc 1 66 0
 300 0000 044A     		ldr	r2, .L26
 301 0002 5368     		ldr	r3, [r2, #4]
 302 0004 23F0FF63 		bic	r3, r3, #133693440
 303 0008 23F4F023 		bic	r3, r3, #491520
  67:Src/max2871_registers.c **** 	registers[1] |= j << 15;
 304              		.loc 1 67 0
 305 000c 43EAC030 		orr	r0, r3, r0, lsl #15
 306              	.LVL11:
 307 0010 5060     		str	r0, [r2, #4]
  68:Src/max2871_registers.c **** }
 308              		.loc 1 68 0
 309 0012 7047     		bx	lr
 310              	.L27:
 311              		.align	2
 312              	.L26:
 313 0014 00000000 		.word	.LANCHOR0
 314              		.cfi_endproc
 315              	.LFE8:
 317              		.section	.text.max2871Set_M,"ax",%progbits
 318              		.align	1
 319              		.global	max2871Set_M
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 323              		.fpu softvfp
 325              	max2871Set_M:
 326              	.LFB9:
  69:Src/max2871_registers.c **** 
  70:Src/max2871_registers.c **** // Fractional Modulus
  71:Src/max2871_registers.c **** void max2871Set_M(uint32_t j)
  72:Src/max2871_registers.c **** {
 327              		.loc 1 72 0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		@ link register save eliminated.
 332              	.LVL12:
  73:Src/max2871_registers.c **** 	registers[1] &= ~(0xFFF << 3);
 333              		.loc 1 73 0
 334 0000 044A     		ldr	r2, .L29
 335 0002 5368     		ldr	r3, [r2, #4]
 336 0004 23F4FF43 		bic	r3, r3, #32640
 337 0008 23F07803 		bic	r3, r3, #120
  74:Src/max2871_registers.c **** 	registers[1] |= j << 3;
 338              		.loc 1 74 0
 339 000c 43EAC000 		orr	r0, r3, r0, lsl #3
 340              	.LVL13:
 341 0010 5060     		str	r0, [r2, #4]
  75:Src/max2871_registers.c **** }
 342              		.loc 1 75 0
 343 0012 7047     		bx	lr
ARM GAS  /tmp/ccMlWFLQ.s 			page 8


 344              	.L30:
 345              		.align	2
 346              	.L29:
 347 0014 00000000 		.word	.LANCHOR0
 348              		.cfi_endproc
 349              	.LFE9:
 351              		.section	.text.max2871Set_LDS,"ax",%progbits
 352              		.align	1
 353              		.global	max2871Set_LDS
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 357              		.fpu softvfp
 359              	max2871Set_LDS:
 360              	.LFB10:
  76:Src/max2871_registers.c **** 
  77:Src/max2871_registers.c **** // Lock Detect Speed
  78:Src/max2871_registers.c **** void max2871Set_LDS(uint32_t j)
  79:Src/max2871_registers.c **** {
 361              		.loc 1 79 0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 366              	.LVL14:
  80:Src/max2871_registers.c **** 	registers[2] &= ~(0x1 << 31);
 367              		.loc 1 80 0
 368 0000 034A     		ldr	r2, .L32
 369 0002 9368     		ldr	r3, [r2, #8]
 370 0004 23F00043 		bic	r3, r3, #-2147483648
  81:Src/max2871_registers.c **** 	registers[2] |= j << 31;
 371              		.loc 1 81 0
 372 0008 43EAC073 		orr	r3, r3, r0, lsl #31
 373 000c 9360     		str	r3, [r2, #8]
  82:Src/max2871_registers.c **** }
 374              		.loc 1 82 0
 375 000e 7047     		bx	lr
 376              	.L33:
 377              		.align	2
 378              	.L32:
 379 0010 00000000 		.word	.LANCHOR0
 380              		.cfi_endproc
 381              	.LFE10:
 383              		.section	.text.max2871Set_SDN,"ax",%progbits
 384              		.align	1
 385              		.global	max2871Set_SDN
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu softvfp
 391              	max2871Set_SDN:
 392              	.LFB11:
  83:Src/max2871_registers.c **** 
  84:Src/max2871_registers.c **** // Low Noise / Spur Mode
  85:Src/max2871_registers.c **** void max2871Set_SDN(uint32_t j)
  86:Src/max2871_registers.c **** {
 393              		.loc 1 86 0
ARM GAS  /tmp/ccMlWFLQ.s 			page 9


 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 398              	.LVL15:
  87:Src/max2871_registers.c **** 	registers[2] &= ~(0x3 << 29);
 399              		.loc 1 87 0
 400 0000 034A     		ldr	r2, .L35
 401 0002 9368     		ldr	r3, [r2, #8]
 402 0004 23F0C043 		bic	r3, r3, #1610612736
  88:Src/max2871_registers.c **** 	registers[2] |= j << 29;
 403              		.loc 1 88 0
 404 0008 43EA4073 		orr	r3, r3, r0, lsl #29
 405 000c 9360     		str	r3, [r2, #8]
  89:Src/max2871_registers.c **** }
 406              		.loc 1 89 0
 407 000e 7047     		bx	lr
 408              	.L36:
 409              		.align	2
 410              	.L35:
 411 0010 00000000 		.word	.LANCHOR0
 412              		.cfi_endproc
 413              	.LFE11:
 415              		.section	.text.max2871Set_MUX,"ax",%progbits
 416              		.align	1
 417              		.global	max2871Set_MUX
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 421              		.fpu softvfp
 423              	max2871Set_MUX:
 424              	.LFB12:
  90:Src/max2871_registers.c **** 
  91:Src/max2871_registers.c **** // Mux Config
  92:Src/max2871_registers.c **** void max2871Set_MUX(uint32_t j)
  93:Src/max2871_registers.c **** {
 425              		.loc 1 93 0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 430              	.LVL16:
 431 0000 10B4     		push	{r4}
 432              	.LCFI0:
 433              		.cfi_def_cfa_offset 4
 434              		.cfi_offset 4, -4
  94:Src/max2871_registers.c ****     registers[2] &= ~(0x7 << 26);
 435              		.loc 1 94 0
 436 0002 0A49     		ldr	r1, .L39
 437 0004 8B68     		ldr	r3, [r1, #8]
 438 0006 23F0E052 		bic	r2, r3, #469762048
  95:Src/max2871_registers.c ****     registers[5] &= ~(0x1 << 18);
 439              		.loc 1 95 0
 440 000a 4B69     		ldr	r3, [r1, #20]
 441 000c 23F48023 		bic	r3, r3, #262144
  96:Src/max2871_registers.c ****     registers[2] |= (j & 0x7) << 26;
 442              		.loc 1 96 0
ARM GAS  /tmp/ccMlWFLQ.s 			page 10


 443 0010 8406     		lsls	r4, r0, #26
 444 0012 04F0E054 		and	r4, r4, #469762048
 445 0016 2243     		orrs	r2, r2, r4
 446 0018 8A60     		str	r2, [r1, #8]
  97:Src/max2871_registers.c ****     registers[5] |= ((j & 0x8) >> 3) << 18;
 447              		.loc 1 97 0
 448 001a C008     		lsrs	r0, r0, #3
 449              	.LVL17:
 450 001c 8004     		lsls	r0, r0, #18
 451 001e 00F48020 		and	r0, r0, #262144
 452 0022 1843     		orrs	r0, r0, r3
 453 0024 4861     		str	r0, [r1, #20]
  98:Src/max2871_registers.c **** }
 454              		.loc 1 98 0
 455 0026 10BC     		pop	{r4}
 456              	.LCFI1:
 457              		.cfi_restore 4
 458              		.cfi_def_cfa_offset 0
 459 0028 7047     		bx	lr
 460              	.L40:
 461 002a 00BF     		.align	2
 462              	.L39:
 463 002c 00000000 		.word	.LANCHOR0
 464              		.cfi_endproc
 465              	.LFE12:
 467              		.section	.text.max2871Set_DBR,"ax",%progbits
 468              		.align	1
 469              		.global	max2871Set_DBR
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 473              		.fpu softvfp
 475              	max2871Set_DBR:
 476              	.LFB13:
  99:Src/max2871_registers.c **** 
 100:Src/max2871_registers.c **** // Ref Doubler Mode
 101:Src/max2871_registers.c **** void max2871Set_DBR(uint32_t j)
 102:Src/max2871_registers.c **** {
 477              		.loc 1 102 0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 0
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481              		@ link register save eliminated.
 482              	.LVL18:
 103:Src/max2871_registers.c ****     registers[2] &= ~(0x1 << 25);
 483              		.loc 1 103 0
 484 0000 034A     		ldr	r2, .L42
 485 0002 9368     		ldr	r3, [r2, #8]
 486 0004 23F00073 		bic	r3, r3, #33554432
 104:Src/max2871_registers.c ****     registers[2] |= j << 25;
 487              		.loc 1 104 0
 488 0008 43EA4063 		orr	r3, r3, r0, lsl #25
 489 000c 9360     		str	r3, [r2, #8]
 105:Src/max2871_registers.c **** }
 490              		.loc 1 105 0
 491 000e 7047     		bx	lr
 492              	.L43:
ARM GAS  /tmp/ccMlWFLQ.s 			page 11


 493              		.align	2
 494              	.L42:
 495 0010 00000000 		.word	.LANCHOR0
 496              		.cfi_endproc
 497              	.LFE13:
 499              		.section	.text.max2871Set_RDIV2,"ax",%progbits
 500              		.align	1
 501              		.global	max2871Set_RDIV2
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 505              		.fpu softvfp
 507              	max2871Set_RDIV2:
 508              	.LFB14:
 106:Src/max2871_registers.c **** 
 107:Src/max2871_registers.c **** // Ref Div 2 Mode
 108:Src/max2871_registers.c **** void max2871Set_RDIV2(uint32_t j)
 109:Src/max2871_registers.c **** {
 509              		.loc 1 109 0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 514              	.LVL19:
 110:Src/max2871_registers.c ****     registers[2] &= ~(0x1 << 24);
 515              		.loc 1 110 0
 516 0000 034A     		ldr	r2, .L45
 517 0002 9368     		ldr	r3, [r2, #8]
 518 0004 23F08073 		bic	r3, r3, #16777216
 111:Src/max2871_registers.c ****     registers[2] |= j << 24;
 519              		.loc 1 111 0
 520 0008 43EA0063 		orr	r3, r3, r0, lsl #24
 521 000c 9360     		str	r3, [r2, #8]
 112:Src/max2871_registers.c **** }
 522              		.loc 1 112 0
 523 000e 7047     		bx	lr
 524              	.L46:
 525              		.align	2
 526              	.L45:
 527 0010 00000000 		.word	.LANCHOR0
 528              		.cfi_endproc
 529              	.LFE14:
 531              		.section	.text.max2871Set_R,"ax",%progbits
 532              		.align	1
 533              		.global	max2871Set_R
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 537              		.fpu softvfp
 539              	max2871Set_R:
 540              	.LFB15:
 113:Src/max2871_registers.c **** 
 114:Src/max2871_registers.c **** // Ref Divider Mode
 115:Src/max2871_registers.c **** void max2871Set_R(uint32_t j)
 116:Src/max2871_registers.c **** {
 541              		.loc 1 116 0
 542              		.cfi_startproc
ARM GAS  /tmp/ccMlWFLQ.s 			page 12


 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545              		@ link register save eliminated.
 546              	.LVL20:
 117:Src/max2871_registers.c ****     registers[2] &= ~(0x3FF << 14);
 547              		.loc 1 117 0
 548 0000 044A     		ldr	r2, .L48
 549 0002 9368     		ldr	r3, [r2, #8]
 550 0004 23F47F03 		bic	r3, r3, #16711680
 551 0008 23F44043 		bic	r3, r3, #49152
 118:Src/max2871_registers.c ****     registers[2] |= j << 14;
 552              		.loc 1 118 0
 553 000c 43EA8030 		orr	r0, r3, r0, lsl #14
 554              	.LVL21:
 555 0010 9060     		str	r0, [r2, #8]
 119:Src/max2871_registers.c **** }
 556              		.loc 1 119 0
 557 0012 7047     		bx	lr
 558              	.L49:
 559              		.align	2
 560              	.L48:
 561 0014 00000000 		.word	.LANCHOR0
 562              		.cfi_endproc
 563              	.LFE15:
 565              		.section	.text.max2871Set_REG4DB,"ax",%progbits
 566              		.align	1
 567              		.global	max2871Set_REG4DB
 568              		.syntax unified
 569              		.thumb
 570              		.thumb_func
 571              		.fpu softvfp
 573              	max2871Set_REG4DB:
 574              	.LFB16:
 120:Src/max2871_registers.c **** 
 121:Src/max2871_registers.c **** // Double Buffer
 122:Src/max2871_registers.c **** void max2871Set_REG4DB(uint32_t j)
 123:Src/max2871_registers.c **** {
 575              		.loc 1 123 0
 576              		.cfi_startproc
 577              		@ args = 0, pretend = 0, frame = 0
 578              		@ frame_needed = 0, uses_anonymous_args = 0
 579              		@ link register save eliminated.
 580              	.LVL22:
 124:Src/max2871_registers.c ****     registers[2] &= ~(0x1 << 13);
 581              		.loc 1 124 0
 582 0000 034A     		ldr	r2, .L51
 583 0002 9368     		ldr	r3, [r2, #8]
 584 0004 23F40053 		bic	r3, r3, #8192
 125:Src/max2871_registers.c ****     registers[2] |= j << 13;
 585              		.loc 1 125 0
 586 0008 43EA4033 		orr	r3, r3, r0, lsl #13
 587 000c 9360     		str	r3, [r2, #8]
 126:Src/max2871_registers.c **** }
 588              		.loc 1 126 0
 589 000e 7047     		bx	lr
 590              	.L52:
 591              		.align	2
ARM GAS  /tmp/ccMlWFLQ.s 			page 13


 592              	.L51:
 593 0010 00000000 		.word	.LANCHOR0
 594              		.cfi_endproc
 595              	.LFE16:
 597              		.section	.text.max2871Set_TRI,"ax",%progbits
 598              		.align	1
 599              		.global	max2871Set_TRI
 600              		.syntax unified
 601              		.thumb
 602              		.thumb_func
 603              		.fpu softvfp
 605              	max2871Set_TRI:
 606              	.LFB17:
 127:Src/max2871_registers.c **** 
 128:Src/max2871_registers.c **** // Charge Pump Tristate Mode
 129:Src/max2871_registers.c **** void max2871Set_TRI(uint32_t j)
 130:Src/max2871_registers.c **** {
 607              		.loc 1 130 0
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 0
 610              		@ frame_needed = 0, uses_anonymous_args = 0
 611              		@ link register save eliminated.
 612              	.LVL23:
 131:Src/max2871_registers.c ****     registers[2] &= ~(0x1 << 4);
 613              		.loc 1 131 0
 614 0000 034A     		ldr	r2, .L54
 615 0002 9368     		ldr	r3, [r2, #8]
 616 0004 23F01003 		bic	r3, r3, #16
 132:Src/max2871_registers.c ****     registers[2] |= j << 4;
 617              		.loc 1 132 0
 618 0008 43EA0013 		orr	r3, r3, r0, lsl #4
 619 000c 9360     		str	r3, [r2, #8]
 133:Src/max2871_registers.c **** }
 620              		.loc 1 133 0
 621 000e 7047     		bx	lr
 622              	.L55:
 623              		.align	2
 624              	.L54:
 625 0010 00000000 		.word	.LANCHOR0
 626              		.cfi_endproc
 627              	.LFE17:
 629              		.section	.text.max2871Set_LDF,"ax",%progbits
 630              		.align	1
 631              		.global	max2871Set_LDF
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 635              		.fpu softvfp
 637              	max2871Set_LDF:
 638              	.LFB18:
 134:Src/max2871_registers.c **** 
 135:Src/max2871_registers.c **** // Lock Detect Function
 136:Src/max2871_registers.c **** void max2871Set_LDF(uint32_t j)
 137:Src/max2871_registers.c **** {
 639              		.loc 1 137 0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccMlWFLQ.s 			page 14


 642              		@ frame_needed = 0, uses_anonymous_args = 0
 643              		@ link register save eliminated.
 644              	.LVL24:
 138:Src/max2871_registers.c ****     registers[2] &= ~(0x1 << 8);
 645              		.loc 1 138 0
 646 0000 034A     		ldr	r2, .L57
 647 0002 9368     		ldr	r3, [r2, #8]
 648 0004 23F48073 		bic	r3, r3, #256
 139:Src/max2871_registers.c ****     registers[2] |= j << 8;
 649              		.loc 1 139 0
 650 0008 43EA0023 		orr	r3, r3, r0, lsl #8
 651 000c 9360     		str	r3, [r2, #8]
 140:Src/max2871_registers.c **** }
 652              		.loc 1 140 0
 653 000e 7047     		bx	lr
 654              	.L58:
 655              		.align	2
 656              	.L57:
 657 0010 00000000 		.word	.LANCHOR0
 658              		.cfi_endproc
 659              	.LFE18:
 661              		.section	.text.max2871Set_LDP,"ax",%progbits
 662              		.align	1
 663              		.global	max2871Set_LDP
 664              		.syntax unified
 665              		.thumb
 666              		.thumb_func
 667              		.fpu softvfp
 669              	max2871Set_LDP:
 670              	.LFB19:
 141:Src/max2871_registers.c **** // Lock Detect Precision
 142:Src/max2871_registers.c **** void max2871Set_LDP(uint32_t j)
 143:Src/max2871_registers.c **** {
 671              		.loc 1 143 0
 672              		.cfi_startproc
 673              		@ args = 0, pretend = 0, frame = 0
 674              		@ frame_needed = 0, uses_anonymous_args = 0
 675              		@ link register save eliminated.
 676              	.LVL25:
 144:Src/max2871_registers.c ****     registers[2] &= ~(0x1 << 7);
 677              		.loc 1 144 0
 678 0000 034A     		ldr	r2, .L60
 679 0002 9368     		ldr	r3, [r2, #8]
 680 0004 23F08003 		bic	r3, r3, #128
 145:Src/max2871_registers.c ****     registers[2] |= j << 7;
 681              		.loc 1 145 0
 682 0008 43EAC013 		orr	r3, r3, r0, lsl #7
 683 000c 9360     		str	r3, [r2, #8]
 146:Src/max2871_registers.c **** }
 684              		.loc 1 146 0
 685 000e 7047     		bx	lr
 686              	.L61:
 687              		.align	2
 688              	.L60:
 689 0010 00000000 		.word	.LANCHOR0
 690              		.cfi_endproc
 691              	.LFE19:
ARM GAS  /tmp/ccMlWFLQ.s 			page 15


 693              		.section	.text.max2871Set_PDP,"ax",%progbits
 694              		.align	1
 695              		.global	max2871Set_PDP
 696              		.syntax unified
 697              		.thumb
 698              		.thumb_func
 699              		.fpu softvfp
 701              	max2871Set_PDP:
 702              	.LFB20:
 147:Src/max2871_registers.c **** 
 148:Src/max2871_registers.c **** // Phase Detector Polarity
 149:Src/max2871_registers.c **** void max2871Set_PDP(uint32_t j)
 150:Src/max2871_registers.c **** {
 703              		.loc 1 150 0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707              		@ link register save eliminated.
 708              	.LVL26:
 151:Src/max2871_registers.c ****     registers[2] &= ~(0x1 << 6);
 709              		.loc 1 151 0
 710 0000 034A     		ldr	r2, .L63
 711 0002 9368     		ldr	r3, [r2, #8]
 712 0004 23F04003 		bic	r3, r3, #64
 152:Src/max2871_registers.c ****     registers[2] |= j << 6;
 713              		.loc 1 152 0
 714 0008 43EA8013 		orr	r3, r3, r0, lsl #6
 715 000c 9360     		str	r3, [r2, #8]
 153:Src/max2871_registers.c **** }
 716              		.loc 1 153 0
 717 000e 7047     		bx	lr
 718              	.L64:
 719              		.align	2
 720              	.L63:
 721 0010 00000000 		.word	.LANCHOR0
 722              		.cfi_endproc
 723              	.LFE20:
 725              		.section	.text.max2871Set_SHDN,"ax",%progbits
 726              		.align	1
 727              		.global	max2871Set_SHDN
 728              		.syntax unified
 729              		.thumb
 730              		.thumb_func
 731              		.fpu softvfp
 733              	max2871Set_SHDN:
 734              	.LFB21:
 154:Src/max2871_registers.c **** 
 155:Src/max2871_registers.c **** // Shutdown Mode
 156:Src/max2871_registers.c **** void max2871Set_SHDN(uint32_t j)
 157:Src/max2871_registers.c **** {
 735              		.loc 1 157 0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 0
 738              		@ frame_needed = 0, uses_anonymous_args = 0
 739              		@ link register save eliminated.
 740              	.LVL27:
 158:Src/max2871_registers.c ****     registers[2] &= ~(0x1 << 5);
ARM GAS  /tmp/ccMlWFLQ.s 			page 16


 741              		.loc 1 158 0
 742 0000 034A     		ldr	r2, .L66
 743 0002 9368     		ldr	r3, [r2, #8]
 744 0004 23F02003 		bic	r3, r3, #32
 159:Src/max2871_registers.c ****     registers[2] |= j << 5;
 745              		.loc 1 159 0
 746 0008 43EA4013 		orr	r3, r3, r0, lsl #5
 747 000c 9360     		str	r3, [r2, #8]
 160:Src/max2871_registers.c **** }
 748              		.loc 1 160 0
 749 000e 7047     		bx	lr
 750              	.L67:
 751              		.align	2
 752              	.L66:
 753 0010 00000000 		.word	.LANCHOR0
 754              		.cfi_endproc
 755              	.LFE21:
 757              		.section	.text.max2871Set_CP,"ax",%progbits
 758              		.align	1
 759              		.global	max2871Set_CP
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 763              		.fpu softvfp
 765              	max2871Set_CP:
 766              	.LFB22:
 161:Src/max2871_registers.c **** 
 162:Src/max2871_registers.c **** // Charge Pump
 163:Src/max2871_registers.c **** void max2871Set_CP(uint32_t j)
 164:Src/max2871_registers.c **** {
 767              		.loc 1 164 0
 768              		.cfi_startproc
 769              		@ args = 0, pretend = 0, frame = 0
 770              		@ frame_needed = 0, uses_anonymous_args = 0
 771              		@ link register save eliminated.
 772              	.LVL28:
 165:Src/max2871_registers.c ****     registers[2] &= ~(0xF << 9);
 773              		.loc 1 165 0
 774 0000 034A     		ldr	r2, .L69
 775 0002 9368     		ldr	r3, [r2, #8]
 776 0004 23F4F053 		bic	r3, r3, #7680
 166:Src/max2871_registers.c ****     registers[2] |= j << 9;
 777              		.loc 1 166 0
 778 0008 43EA4023 		orr	r3, r3, r0, lsl #9
 779 000c 9360     		str	r3, [r2, #8]
 167:Src/max2871_registers.c **** }
 780              		.loc 1 167 0
 781 000e 7047     		bx	lr
 782              	.L70:
 783              		.align	2
 784              	.L69:
 785 0010 00000000 		.word	.LANCHOR0
 786              		.cfi_endproc
 787              	.LFE22:
 789              		.section	.text.max2871Set_RST,"ax",%progbits
 790              		.align	1
 791              		.global	max2871Set_RST
ARM GAS  /tmp/ccMlWFLQ.s 			page 17


 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 795              		.fpu softvfp
 797              	max2871Set_RST:
 798              	.LFB23:
 168:Src/max2871_registers.c **** 
 169:Src/max2871_registers.c **** // Counter Reset
 170:Src/max2871_registers.c **** void max2871Set_RST(uint32_t j)
 171:Src/max2871_registers.c **** {
 799              		.loc 1 171 0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		@ link register save eliminated.
 804              	.LVL29:
 172:Src/max2871_registers.c ****     registers[2] &= ~(0x1 << 3);
 805              		.loc 1 172 0
 806 0000 034A     		ldr	r2, .L72
 807 0002 9368     		ldr	r3, [r2, #8]
 808 0004 23F00803 		bic	r3, r3, #8
 173:Src/max2871_registers.c ****     registers[2] |= j << 3;
 809              		.loc 1 173 0
 810 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 811 000c 9360     		str	r3, [r2, #8]
 174:Src/max2871_registers.c **** }
 812              		.loc 1 174 0
 813 000e 7047     		bx	lr
 814              	.L73:
 815              		.align	2
 816              	.L72:
 817 0010 00000000 		.word	.LANCHOR0
 818              		.cfi_endproc
 819              	.LFE23:
 821              		.section	.text.max2871Set_VCO,"ax",%progbits
 822              		.align	1
 823              		.global	max2871Set_VCO
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 827              		.fpu softvfp
 829              	max2871Set_VCO:
 830              	.LFB24:
 175:Src/max2871_registers.c **** 
 176:Src/max2871_registers.c **** // VCO Selection
 177:Src/max2871_registers.c **** void max2871Set_VCO(uint32_t j)
 178:Src/max2871_registers.c **** {
 831              		.loc 1 178 0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 0
 834              		@ frame_needed = 0, uses_anonymous_args = 0
 835              		@ link register save eliminated.
 836              	.LVL30:
 179:Src/max2871_registers.c ****     registers[3] &= ~(0x3F << 26);
 837              		.loc 1 179 0
 838 0000 034A     		ldr	r2, .L75
 839 0002 D368     		ldr	r3, [r2, #12]
ARM GAS  /tmp/ccMlWFLQ.s 			page 18


 840 0004 23F07C43 		bic	r3, r3, #-67108864
 180:Src/max2871_registers.c ****     registers[3] |= j << 26;
 841              		.loc 1 180 0
 842 0008 43EA8063 		orr	r3, r3, r0, lsl #26
 843 000c D360     		str	r3, [r2, #12]
 181:Src/max2871_registers.c **** }
 844              		.loc 1 181 0
 845 000e 7047     		bx	lr
 846              	.L76:
 847              		.align	2
 848              	.L75:
 849 0010 00000000 		.word	.LANCHOR0
 850              		.cfi_endproc
 851              	.LFE24:
 853              		.section	.text.max2871Set_VAS_SHDN,"ax",%progbits
 854              		.align	1
 855              		.global	max2871Set_VAS_SHDN
 856              		.syntax unified
 857              		.thumb
 858              		.thumb_func
 859              		.fpu softvfp
 861              	max2871Set_VAS_SHDN:
 862              	.LFB25:
 182:Src/max2871_registers.c **** 
 183:Src/max2871_registers.c **** // VAS Shutdown
 184:Src/max2871_registers.c **** void max2871Set_VAS_SHDN(uint32_t j)
 185:Src/max2871_registers.c **** {
 863              		.loc 1 185 0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 867              		@ link register save eliminated.
 868              	.LVL31:
 186:Src/max2871_registers.c ****     registers[3] &= ~(0x1 << 25);
 869              		.loc 1 186 0
 870 0000 034A     		ldr	r2, .L78
 871 0002 D368     		ldr	r3, [r2, #12]
 872 0004 23F00073 		bic	r3, r3, #33554432
 187:Src/max2871_registers.c ****     registers[3] |= j << 25;
 873              		.loc 1 187 0
 874 0008 43EA4063 		orr	r3, r3, r0, lsl #25
 875 000c D360     		str	r3, [r2, #12]
 188:Src/max2871_registers.c **** }
 876              		.loc 1 188 0
 877 000e 7047     		bx	lr
 878              	.L79:
 879              		.align	2
 880              	.L78:
 881 0010 00000000 		.word	.LANCHOR0
 882              		.cfi_endproc
 883              	.LFE25:
 885              		.section	.text.max2871Set_VAS_TEMP,"ax",%progbits
 886              		.align	1
 887              		.global	max2871Set_VAS_TEMP
 888              		.syntax unified
 889              		.thumb
 890              		.thumb_func
ARM GAS  /tmp/ccMlWFLQ.s 			page 19


 891              		.fpu softvfp
 893              	max2871Set_VAS_TEMP:
 894              	.LFB26:
 189:Src/max2871_registers.c **** 
 190:Src/max2871_registers.c **** // VAS Temp, also sets VAS_DLY
 191:Src/max2871_registers.c **** void max2871Set_VAS_TEMP(uint32_t j)
 192:Src/max2871_registers.c **** {
 895              		.loc 1 192 0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900              	.LVL32:
 193:Src/max2871_registers.c ****     registers[3] &= ~(0x1 << 24);
 901              		.loc 1 193 0
 902 0000 064A     		ldr	r2, .L81
 903 0002 D168     		ldr	r1, [r2, #12]
 904 0004 21F08071 		bic	r1, r1, #16777216
 905 0008 D160     		str	r1, [r2, #12]
 194:Src/max2871_registers.c ****     registers[3] |= 0 << 24;
 195:Src/max2871_registers.c ****     registers[5] &= ~(0x3 << 29);
 906              		.loc 1 195 0
 907 000a 5369     		ldr	r3, [r2, #20]
 908 000c 23F0C043 		bic	r3, r3, #1610612736
 196:Src/max2871_registers.c ****     registers[5] |= j << 29;
 909              		.loc 1 196 0
 910 0010 43EA4073 		orr	r3, r3, r0, lsl #29
 197:Src/max2871_registers.c ****     registers[5] |= j << 30;
 911              		.loc 1 197 0
 912 0014 43EA8070 		orr	r0, r3, r0, lsl #30
 913              	.LVL33:
 914 0018 5061     		str	r0, [r2, #20]
 198:Src/max2871_registers.c **** }
 915              		.loc 1 198 0
 916 001a 7047     		bx	lr
 917              	.L82:
 918              		.align	2
 919              	.L81:
 920 001c 00000000 		.word	.LANCHOR0
 921              		.cfi_endproc
 922              	.LFE26:
 924              		.section	.text.max2871Set_CSM,"ax",%progbits
 925              		.align	1
 926              		.global	max2871Set_CSM
 927              		.syntax unified
 928              		.thumb
 929              		.thumb_func
 930              		.fpu softvfp
 932              	max2871Set_CSM:
 933              	.LFB27:
 199:Src/max2871_registers.c **** 
 200:Src/max2871_registers.c **** // Cycle Slip Mode
 201:Src/max2871_registers.c **** void max2871Set_CSM(uint32_t j)
 202:Src/max2871_registers.c **** {
 934              		.loc 1 202 0
 935              		.cfi_startproc
 936              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccMlWFLQ.s 			page 20


 937              		@ frame_needed = 0, uses_anonymous_args = 0
 938              		@ link register save eliminated.
 939              	.LVL34:
 203:Src/max2871_registers.c ****     registers[3] &= ~(0x1 << 18);
 940              		.loc 1 203 0
 941 0000 034A     		ldr	r2, .L84
 942 0002 D368     		ldr	r3, [r2, #12]
 943 0004 23F48023 		bic	r3, r3, #262144
 204:Src/max2871_registers.c ****     registers[3] |= j << 18;
 944              		.loc 1 204 0
 945 0008 43EA8043 		orr	r3, r3, r0, lsl #18
 946 000c D360     		str	r3, [r2, #12]
 205:Src/max2871_registers.c **** }
 947              		.loc 1 205 0
 948 000e 7047     		bx	lr
 949              	.L85:
 950              		.align	2
 951              	.L84:
 952 0010 00000000 		.word	.LANCHOR0
 953              		.cfi_endproc
 954              	.LFE27:
 956              		.section	.text.max2871Set_MUTEDEL,"ax",%progbits
 957              		.align	1
 958              		.global	max2871Set_MUTEDEL
 959              		.syntax unified
 960              		.thumb
 961              		.thumb_func
 962              		.fpu softvfp
 964              	max2871Set_MUTEDEL:
 965              	.LFB28:
 206:Src/max2871_registers.c **** 
 207:Src/max2871_registers.c **** // Mute Delay Mode
 208:Src/max2871_registers.c **** void max2871Set_MUTEDEL(uint32_t j)
 209:Src/max2871_registers.c **** {
 966              		.loc 1 209 0
 967              		.cfi_startproc
 968              		@ args = 0, pretend = 0, frame = 0
 969              		@ frame_needed = 0, uses_anonymous_args = 0
 970              		@ link register save eliminated.
 971              	.LVL35:
 210:Src/max2871_registers.c ****     registers[3] &= ~(0x1 << 17);
 972              		.loc 1 210 0
 973 0000 034A     		ldr	r2, .L87
 974 0002 D368     		ldr	r3, [r2, #12]
 975 0004 23F40033 		bic	r3, r3, #131072
 211:Src/max2871_registers.c ****     registers[3] |= j << 17;
 976              		.loc 1 211 0
 977 0008 43EA4043 		orr	r3, r3, r0, lsl #17
 978 000c D360     		str	r3, [r2, #12]
 212:Src/max2871_registers.c **** }
 979              		.loc 1 212 0
 980 000e 7047     		bx	lr
 981              	.L88:
 982              		.align	2
 983              	.L87:
 984 0010 00000000 		.word	.LANCHOR0
 985              		.cfi_endproc
ARM GAS  /tmp/ccMlWFLQ.s 			page 21


 986              	.LFE28:
 988              		.section	.text.max2871Set_CDM,"ax",%progbits
 989              		.align	1
 990              		.global	max2871Set_CDM
 991              		.syntax unified
 992              		.thumb
 993              		.thumb_func
 994              		.fpu softvfp
 996              	max2871Set_CDM:
 997              	.LFB29:
 213:Src/max2871_registers.c **** 
 214:Src/max2871_registers.c **** // Clock Divider Mode
 215:Src/max2871_registers.c **** void max2871Set_CDM(uint32_t j)
 216:Src/max2871_registers.c **** {
 998              		.loc 1 216 0
 999              		.cfi_startproc
 1000              		@ args = 0, pretend = 0, frame = 0
 1001              		@ frame_needed = 0, uses_anonymous_args = 0
 1002              		@ link register save eliminated.
 1003              	.LVL36:
 217:Src/max2871_registers.c ****     registers[3] &= ~(0x3 << 15);
 1004              		.loc 1 217 0
 1005 0000 034A     		ldr	r2, .L90
 1006 0002 D368     		ldr	r3, [r2, #12]
 1007 0004 23F4C033 		bic	r3, r3, #98304
 218:Src/max2871_registers.c ****     registers[3] |= j << 15;
 1008              		.loc 1 218 0
 1009 0008 43EAC033 		orr	r3, r3, r0, lsl #15
 1010 000c D360     		str	r3, [r2, #12]
 219:Src/max2871_registers.c **** }
 1011              		.loc 1 219 0
 1012 000e 7047     		bx	lr
 1013              	.L91:
 1014              		.align	2
 1015              	.L90:
 1016 0010 00000000 		.word	.LANCHOR0
 1017              		.cfi_endproc
 1018              	.LFE29:
 1020              		.section	.text.max2871Set_CDIV,"ax",%progbits
 1021              		.align	1
 1022              		.global	max2871Set_CDIV
 1023              		.syntax unified
 1024              		.thumb
 1025              		.thumb_func
 1026              		.fpu softvfp
 1028              	max2871Set_CDIV:
 1029              	.LFB30:
 220:Src/max2871_registers.c **** 
 221:Src/max2871_registers.c **** // Clock Divider Value
 222:Src/max2871_registers.c **** void max2871Set_CDIV(uint32_t j)
 223:Src/max2871_registers.c **** {
 1030              		.loc 1 223 0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 0
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
 1035              	.LVL37:
ARM GAS  /tmp/ccMlWFLQ.s 			page 22


 224:Src/max2871_registers.c ****     registers[3] &= ~(0xFFF << 3);
 1036              		.loc 1 224 0
 1037 0000 044A     		ldr	r2, .L93
 1038 0002 D368     		ldr	r3, [r2, #12]
 1039 0004 23F4FF43 		bic	r3, r3, #32640
 1040 0008 23F07803 		bic	r3, r3, #120
 225:Src/max2871_registers.c ****     registers[3] |= j << 3;
 1041              		.loc 1 225 0
 1042 000c 43EAC000 		orr	r0, r3, r0, lsl #3
 1043              	.LVL38:
 1044 0010 D060     		str	r0, [r2, #12]
 226:Src/max2871_registers.c **** }
 1045              		.loc 1 226 0
 1046 0012 7047     		bx	lr
 1047              	.L94:
 1048              		.align	2
 1049              	.L93:
 1050 0014 00000000 		.word	.LANCHOR0
 1051              		.cfi_endproc
 1052              	.LFE30:
 1054              		.section	.text.max2871Set_SDLDO,"ax",%progbits
 1055              		.align	1
 1056              		.global	max2871Set_SDLDO
 1057              		.syntax unified
 1058              		.thumb
 1059              		.thumb_func
 1060              		.fpu softvfp
 1062              	max2871Set_SDLDO:
 1063              	.LFB31:
 227:Src/max2871_registers.c **** 
 228:Src/max2871_registers.c **** // Shutdown VCO LDO
 229:Src/max2871_registers.c **** void max2871Set_SDLDO(uint32_t j)
 230:Src/max2871_registers.c **** {
 1064              		.loc 1 230 0
 1065              		.cfi_startproc
 1066              		@ args = 0, pretend = 0, frame = 0
 1067              		@ frame_needed = 0, uses_anonymous_args = 0
 1068              		@ link register save eliminated.
 1069              	.LVL39:
 231:Src/max2871_registers.c ****     registers[4] &= ~(0x1 << 28);
 1070              		.loc 1 231 0
 1071 0000 034A     		ldr	r2, .L96
 1072 0002 1369     		ldr	r3, [r2, #16]
 1073 0004 23F08053 		bic	r3, r3, #268435456
 232:Src/max2871_registers.c ****     registers[4] |= j << 28;
 1074              		.loc 1 232 0
 1075 0008 43EA0073 		orr	r3, r3, r0, lsl #28
 1076 000c 1361     		str	r3, [r2, #16]
 233:Src/max2871_registers.c **** }
 1077              		.loc 1 233 0
 1078 000e 7047     		bx	lr
 1079              	.L97:
 1080              		.align	2
 1081              	.L96:
 1082 0010 00000000 		.word	.LANCHOR0
 1083              		.cfi_endproc
 1084              	.LFE31:
ARM GAS  /tmp/ccMlWFLQ.s 			page 23


 1086              		.section	.text.max2871Set_SDDIV,"ax",%progbits
 1087              		.align	1
 1088              		.global	max2871Set_SDDIV
 1089              		.syntax unified
 1090              		.thumb
 1091              		.thumb_func
 1092              		.fpu softvfp
 1094              	max2871Set_SDDIV:
 1095              	.LFB32:
 234:Src/max2871_registers.c **** 
 235:Src/max2871_registers.c **** // Shutdown VCO Divider
 236:Src/max2871_registers.c **** void max2871Set_SDDIV(uint32_t j)
 237:Src/max2871_registers.c **** {
 1096              		.loc 1 237 0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 0
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 1100              		@ link register save eliminated.
 1101              	.LVL40:
 238:Src/max2871_registers.c ****     registers[4] &= ~(0x1 << 27);
 1102              		.loc 1 238 0
 1103 0000 034A     		ldr	r2, .L99
 1104 0002 1369     		ldr	r3, [r2, #16]
 1105 0004 23F00063 		bic	r3, r3, #134217728
 239:Src/max2871_registers.c ****     registers[4] |= j << 27;
 1106              		.loc 1 239 0
 1107 0008 43EAC063 		orr	r3, r3, r0, lsl #27
 1108 000c 1361     		str	r3, [r2, #16]
 240:Src/max2871_registers.c **** }
 1109              		.loc 1 240 0
 1110 000e 7047     		bx	lr
 1111              	.L100:
 1112              		.align	2
 1113              	.L99:
 1114 0010 00000000 		.word	.LANCHOR0
 1115              		.cfi_endproc
 1116              	.LFE32:
 1118              		.section	.text.max2871Set_SDREF,"ax",%progbits
 1119              		.align	1
 1120              		.global	max2871Set_SDREF
 1121              		.syntax unified
 1122              		.thumb
 1123              		.thumb_func
 1124              		.fpu softvfp
 1126              	max2871Set_SDREF:
 1127              	.LFB33:
 241:Src/max2871_registers.c **** 
 242:Src/max2871_registers.c **** // Shutdown Ref Input
 243:Src/max2871_registers.c **** void max2871Set_SDREF(uint32_t j)
 244:Src/max2871_registers.c **** {
 1128              		.loc 1 244 0
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 0
 1131              		@ frame_needed = 0, uses_anonymous_args = 0
 1132              		@ link register save eliminated.
 1133              	.LVL41:
 245:Src/max2871_registers.c ****     registers[4] &= ~(0x1 << 26);
ARM GAS  /tmp/ccMlWFLQ.s 			page 24


 1134              		.loc 1 245 0
 1135 0000 034A     		ldr	r2, .L102
 1136 0002 1369     		ldr	r3, [r2, #16]
 1137 0004 23F08063 		bic	r3, r3, #67108864
 246:Src/max2871_registers.c ****     registers[4] |= j << 26;
 1138              		.loc 1 246 0
 1139 0008 43EA8063 		orr	r3, r3, r0, lsl #26
 1140 000c 1361     		str	r3, [r2, #16]
 247:Src/max2871_registers.c **** }
 1141              		.loc 1 247 0
 1142 000e 7047     		bx	lr
 1143              	.L103:
 1144              		.align	2
 1145              	.L102:
 1146 0010 00000000 		.word	.LANCHOR0
 1147              		.cfi_endproc
 1148              	.LFE33:
 1150              		.section	.text.max2871Set_BS,"ax",%progbits
 1151              		.align	1
 1152              		.global	max2871Set_BS
 1153              		.syntax unified
 1154              		.thumb
 1155              		.thumb_func
 1156              		.fpu softvfp
 1158              	max2871Set_BS:
 1159              	.LFB34:
 248:Src/max2871_registers.c **** 
 249:Src/max2871_registers.c **** // Band-Select MSBs
 250:Src/max2871_registers.c **** void max2871Set_BS(uint32_t j)
 251:Src/max2871_registers.c **** {
 1160              		.loc 1 251 0
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 0
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 1164              		@ link register save eliminated.
 1165              	.LVL42:
 252:Src/max2871_registers.c ****     registers[4] &= ~(0x3 << 24);
 1166              		.loc 1 252 0
 1167 0000 0849     		ldr	r1, .L105
 1168 0002 0B69     		ldr	r3, [r1, #16]
 253:Src/max2871_registers.c ****     registers[4] &= ~(0xFF << 12);
 1169              		.loc 1 253 0
 1170 0004 23F04373 		bic	r3, r3, #51118080
 1171 0008 23F47C33 		bic	r3, r3, #258048
 254:Src/max2871_registers.c ****     registers[4] |= ((j & 0x300) >> 8) << 24;
 1172              		.loc 1 254 0
 1173 000c 020A     		lsrs	r2, r0, #8
 1174 000e 1206     		lsls	r2, r2, #24
 1175 0010 02F04072 		and	r2, r2, #50331648
 1176 0014 1343     		orrs	r3, r3, r2
 255:Src/max2871_registers.c ****     registers[4] |= (j & 0xFF) << 12;
 1177              		.loc 1 255 0
 1178 0016 0003     		lsls	r0, r0, #12
 1179              	.LVL43:
 1180 0018 00F47F20 		and	r0, r0, #1044480
 1181 001c 0343     		orrs	r3, r3, r0
 1182 001e 0B61     		str	r3, [r1, #16]
ARM GAS  /tmp/ccMlWFLQ.s 			page 25


 256:Src/max2871_registers.c **** }
 1183              		.loc 1 256 0
 1184 0020 7047     		bx	lr
 1185              	.L106:
 1186 0022 00BF     		.align	2
 1187              	.L105:
 1188 0024 00000000 		.word	.LANCHOR0
 1189              		.cfi_endproc
 1190              	.LFE34:
 1192              		.section	.text.max2871Set_FB,"ax",%progbits
 1193              		.align	1
 1194              		.global	max2871Set_FB
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1198              		.fpu softvfp
 1200              	max2871Set_FB:
 1201              	.LFB35:
 257:Src/max2871_registers.c **** 
 258:Src/max2871_registers.c **** // VCO Feedback Mode
 259:Src/max2871_registers.c **** void max2871Set_FB(uint32_t j)
 260:Src/max2871_registers.c **** {
 1202              		.loc 1 260 0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 0
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 1206              		@ link register save eliminated.
 1207              	.LVL44:
 261:Src/max2871_registers.c ****     registers[4] &= ~(0x1 << 23);
 1208              		.loc 1 261 0
 1209 0000 034A     		ldr	r2, .L108
 1210 0002 1369     		ldr	r3, [r2, #16]
 1211 0004 23F40003 		bic	r3, r3, #8388608
 262:Src/max2871_registers.c ****     registers[4] |= j << 23;
 1212              		.loc 1 262 0
 1213 0008 43EAC053 		orr	r3, r3, r0, lsl #23
 1214 000c 1361     		str	r3, [r2, #16]
 263:Src/max2871_registers.c **** }
 1215              		.loc 1 263 0
 1216 000e 7047     		bx	lr
 1217              	.L109:
 1218              		.align	2
 1219              	.L108:
 1220 0010 00000000 		.word	.LANCHOR0
 1221              		.cfi_endproc
 1222              	.LFE35:
 1224              		.section	.text.max2871Set_DIVA,"ax",%progbits
 1225              		.align	1
 1226              		.global	max2871Set_DIVA
 1227              		.syntax unified
 1228              		.thumb
 1229              		.thumb_func
 1230              		.fpu softvfp
 1232              	max2871Set_DIVA:
 1233              	.LFB36:
 264:Src/max2871_registers.c **** 
 265:Src/max2871_registers.c **** // RFOUT_ Output Divider Mode
ARM GAS  /tmp/ccMlWFLQ.s 			page 26


 266:Src/max2871_registers.c **** void max2871Set_DIVA(uint32_t j)
 267:Src/max2871_registers.c **** {
 1234              		.loc 1 267 0
 1235              		.cfi_startproc
 1236              		@ args = 0, pretend = 0, frame = 0
 1237              		@ frame_needed = 0, uses_anonymous_args = 0
 1238              		@ link register save eliminated.
 1239              	.LVL45:
 268:Src/max2871_registers.c ****     registers[4] &= ~(0x7 << 20);
 1240              		.loc 1 268 0
 1241 0000 034A     		ldr	r2, .L111
 1242 0002 1369     		ldr	r3, [r2, #16]
 1243 0004 23F4E003 		bic	r3, r3, #7340032
 269:Src/max2871_registers.c ****     registers[4] |= j << 20;
 1244              		.loc 1 269 0
 1245 0008 43EA0053 		orr	r3, r3, r0, lsl #20
 1246 000c 1361     		str	r3, [r2, #16]
 270:Src/max2871_registers.c **** }
 1247              		.loc 1 270 0
 1248 000e 7047     		bx	lr
 1249              	.L112:
 1250              		.align	2
 1251              	.L111:
 1252 0010 00000000 		.word	.LANCHOR0
 1253              		.cfi_endproc
 1254              	.LFE36:
 1256              		.section	.text.max2871Set_SDVCO,"ax",%progbits
 1257              		.align	1
 1258              		.global	max2871Set_SDVCO
 1259              		.syntax unified
 1260              		.thumb
 1261              		.thumb_func
 1262              		.fpu softvfp
 1264              	max2871Set_SDVCO:
 1265              	.LFB37:
 271:Src/max2871_registers.c **** 
 272:Src/max2871_registers.c **** // Shutdown VCO VCO
 273:Src/max2871_registers.c **** void max2871Set_SDVCO(uint32_t j)
 274:Src/max2871_registers.c **** {
 1266              		.loc 1 274 0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 0
 1269              		@ frame_needed = 0, uses_anonymous_args = 0
 1270              		@ link register save eliminated.
 1271              	.LVL46:
 275:Src/max2871_registers.c ****     registers[4] &= ~(0x1 << 11);
 1272              		.loc 1 275 0
 1273 0000 034A     		ldr	r2, .L114
 1274 0002 1369     		ldr	r3, [r2, #16]
 1275 0004 23F40063 		bic	r3, r3, #2048
 276:Src/max2871_registers.c ****     registers[4] |= j << 11;
 1276              		.loc 1 276 0
 1277 0008 43EAC023 		orr	r3, r3, r0, lsl #11
 1278 000c 1361     		str	r3, [r2, #16]
 277:Src/max2871_registers.c **** }
 1279              		.loc 1 277 0
 1280 000e 7047     		bx	lr
ARM GAS  /tmp/ccMlWFLQ.s 			page 27


 1281              	.L115:
 1282              		.align	2
 1283              	.L114:
 1284 0010 00000000 		.word	.LANCHOR0
 1285              		.cfi_endproc
 1286              	.LFE37:
 1288              		.section	.text.max2871Set_MTLD,"ax",%progbits
 1289              		.align	1
 1290              		.global	max2871Set_MTLD
 1291              		.syntax unified
 1292              		.thumb
 1293              		.thumb_func
 1294              		.fpu softvfp
 1296              	max2871Set_MTLD:
 1297              	.LFB38:
 278:Src/max2871_registers.c **** 
 279:Src/max2871_registers.c **** // RFOUT Mute Until Lock Detect
 280:Src/max2871_registers.c **** void max2871Set_MTLD(uint32_t j)
 281:Src/max2871_registers.c **** {
 1298              		.loc 1 281 0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 0
 1301              		@ frame_needed = 0, uses_anonymous_args = 0
 1302              		@ link register save eliminated.
 1303              	.LVL47:
 282:Src/max2871_registers.c ****     registers[4] &= ~(0x1 << 10);
 1304              		.loc 1 282 0
 1305 0000 034A     		ldr	r2, .L117
 1306 0002 1369     		ldr	r3, [r2, #16]
 1307 0004 23F48063 		bic	r3, r3, #1024
 283:Src/max2871_registers.c ****     registers[4] |= j << 10;
 1308              		.loc 1 283 0
 1309 0008 43EA8023 		orr	r3, r3, r0, lsl #10
 1310 000c 1361     		str	r3, [r2, #16]
 284:Src/max2871_registers.c **** }
 1311              		.loc 1 284 0
 1312 000e 7047     		bx	lr
 1313              	.L118:
 1314              		.align	2
 1315              	.L117:
 1316 0010 00000000 		.word	.LANCHOR0
 1317              		.cfi_endproc
 1318              	.LFE38:
 1320              		.section	.text.max2871Set_BDIV,"ax",%progbits
 1321              		.align	1
 1322              		.global	max2871Set_BDIV
 1323              		.syntax unified
 1324              		.thumb
 1325              		.thumb_func
 1326              		.fpu softvfp
 1328              	max2871Set_BDIV:
 1329              	.LFB39:
 285:Src/max2871_registers.c **** 
 286:Src/max2871_registers.c **** // RFOUTB Output Path Select
 287:Src/max2871_registers.c **** void max2871Set_BDIV(uint32_t j)
 288:Src/max2871_registers.c **** {
 1330              		.loc 1 288 0
ARM GAS  /tmp/ccMlWFLQ.s 			page 28


 1331              		.cfi_startproc
 1332              		@ args = 0, pretend = 0, frame = 0
 1333              		@ frame_needed = 0, uses_anonymous_args = 0
 1334              		@ link register save eliminated.
 1335              	.LVL48:
 289:Src/max2871_registers.c ****     registers[4] &= ~(0x1 << 9);
 1336              		.loc 1 289 0
 1337 0000 034A     		ldr	r2, .L120
 1338 0002 1369     		ldr	r3, [r2, #16]
 1339 0004 23F40073 		bic	r3, r3, #512
 290:Src/max2871_registers.c ****     registers[4] |= j << 9;
 1340              		.loc 1 290 0
 1341 0008 43EA4023 		orr	r3, r3, r0, lsl #9
 1342 000c 1361     		str	r3, [r2, #16]
 291:Src/max2871_registers.c **** }
 1343              		.loc 1 291 0
 1344 000e 7047     		bx	lr
 1345              	.L121:
 1346              		.align	2
 1347              	.L120:
 1348 0010 00000000 		.word	.LANCHOR0
 1349              		.cfi_endproc
 1350              	.LFE39:
 1352              		.section	.text.max2871Set_RFB_EN,"ax",%progbits
 1353              		.align	1
 1354              		.global	max2871Set_RFB_EN
 1355              		.syntax unified
 1356              		.thumb
 1357              		.thumb_func
 1358              		.fpu softvfp
 1360              	max2871Set_RFB_EN:
 1361              	.LFB40:
 292:Src/max2871_registers.c **** 
 293:Src/max2871_registers.c **** // RFOUTB Output Enable
 294:Src/max2871_registers.c **** void max2871Set_RFB_EN(uint32_t j)
 295:Src/max2871_registers.c **** {
 1362              		.loc 1 295 0
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 0
 1365              		@ frame_needed = 0, uses_anonymous_args = 0
 1366              		@ link register save eliminated.
 1367              	.LVL49:
 296:Src/max2871_registers.c ****     registers[4] &= ~(0x1 << 8);
 1368              		.loc 1 296 0
 1369 0000 034A     		ldr	r2, .L123
 1370 0002 1369     		ldr	r3, [r2, #16]
 1371 0004 23F48073 		bic	r3, r3, #256
 297:Src/max2871_registers.c ****     registers[4] |= j << 8;
 1372              		.loc 1 297 0
 1373 0008 43EA0023 		orr	r3, r3, r0, lsl #8
 1374 000c 1361     		str	r3, [r2, #16]
 298:Src/max2871_registers.c **** }
 1375              		.loc 1 298 0
 1376 000e 7047     		bx	lr
 1377              	.L124:
 1378              		.align	2
 1379              	.L123:
ARM GAS  /tmp/ccMlWFLQ.s 			page 29


 1380 0010 00000000 		.word	.LANCHOR0
 1381              		.cfi_endproc
 1382              	.LFE40:
 1384              		.section	.text.max2871Set_BPWR,"ax",%progbits
 1385              		.align	1
 1386              		.global	max2871Set_BPWR
 1387              		.syntax unified
 1388              		.thumb
 1389              		.thumb_func
 1390              		.fpu softvfp
 1392              	max2871Set_BPWR:
 1393              	.LFB41:
 299:Src/max2871_registers.c **** // RFOUTB Output Power
 300:Src/max2871_registers.c **** void max2871Set_BPWR(uint32_t j)
 301:Src/max2871_registers.c **** {
 1394              		.loc 1 301 0
 1395              		.cfi_startproc
 1396              		@ args = 0, pretend = 0, frame = 0
 1397              		@ frame_needed = 0, uses_anonymous_args = 0
 1398              		@ link register save eliminated.
 1399              	.LVL50:
 302:Src/max2871_registers.c ****     registers[4] &= ~(0x3 << 6);
 1400              		.loc 1 302 0
 1401 0000 034A     		ldr	r2, .L126
 1402 0002 1369     		ldr	r3, [r2, #16]
 1403 0004 23F0C003 		bic	r3, r3, #192
 303:Src/max2871_registers.c ****     registers[4] |= j << 6;
 1404              		.loc 1 303 0
 1405 0008 43EA8013 		orr	r3, r3, r0, lsl #6
 1406 000c 1361     		str	r3, [r2, #16]
 304:Src/max2871_registers.c **** }
 1407              		.loc 1 304 0
 1408 000e 7047     		bx	lr
 1409              	.L127:
 1410              		.align	2
 1411              	.L126:
 1412 0010 00000000 		.word	.LANCHOR0
 1413              		.cfi_endproc
 1414              	.LFE41:
 1416              		.section	.text.max2871Set_RFA_EN,"ax",%progbits
 1417              		.align	1
 1418              		.global	max2871Set_RFA_EN
 1419              		.syntax unified
 1420              		.thumb
 1421              		.thumb_func
 1422              		.fpu softvfp
 1424              	max2871Set_RFA_EN:
 1425              	.LFB42:
 305:Src/max2871_registers.c **** 
 306:Src/max2871_registers.c **** // RFOUTA Output Enable
 307:Src/max2871_registers.c **** void max2871Set_RFA_EN(uint32_t j)
 308:Src/max2871_registers.c **** {
 1426              		.loc 1 308 0
 1427              		.cfi_startproc
 1428              		@ args = 0, pretend = 0, frame = 0
 1429              		@ frame_needed = 0, uses_anonymous_args = 0
 1430              		@ link register save eliminated.
ARM GAS  /tmp/ccMlWFLQ.s 			page 30


 1431              	.LVL51:
 309:Src/max2871_registers.c ****     registers[4] &= ~(0x1 << 5);
 1432              		.loc 1 309 0
 1433 0000 034A     		ldr	r2, .L129
 1434 0002 1369     		ldr	r3, [r2, #16]
 1435 0004 23F02003 		bic	r3, r3, #32
 310:Src/max2871_registers.c ****     registers[4] |= j << 5;
 1436              		.loc 1 310 0
 1437 0008 43EA4013 		orr	r3, r3, r0, lsl #5
 1438 000c 1361     		str	r3, [r2, #16]
 311:Src/max2871_registers.c **** }
 1439              		.loc 1 311 0
 1440 000e 7047     		bx	lr
 1441              	.L130:
 1442              		.align	2
 1443              	.L129:
 1444 0010 00000000 		.word	.LANCHOR0
 1445              		.cfi_endproc
 1446              	.LFE42:
 1448              		.section	.text.max2871Set_APWR,"ax",%progbits
 1449              		.align	1
 1450              		.global	max2871Set_APWR
 1451              		.syntax unified
 1452              		.thumb
 1453              		.thumb_func
 1454              		.fpu softvfp
 1456              	max2871Set_APWR:
 1457              	.LFB43:
 312:Src/max2871_registers.c **** // RFOUTA Output Power
 313:Src/max2871_registers.c **** void max2871Set_APWR(uint32_t j)
 314:Src/max2871_registers.c **** {
 1458              		.loc 1 314 0
 1459              		.cfi_startproc
 1460              		@ args = 0, pretend = 0, frame = 0
 1461              		@ frame_needed = 0, uses_anonymous_args = 0
 1462              		@ link register save eliminated.
 1463              	.LVL52:
 315:Src/max2871_registers.c ****     registers[4] &= ~(0x3 << 3);
 1464              		.loc 1 315 0
 1465 0000 034A     		ldr	r2, .L132
 1466 0002 1369     		ldr	r3, [r2, #16]
 1467 0004 23F01803 		bic	r3, r3, #24
 316:Src/max2871_registers.c ****     registers[4] |= j << 3;
 1468              		.loc 1 316 0
 1469 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 1470 000c 1361     		str	r3, [r2, #16]
 317:Src/max2871_registers.c **** }
 1471              		.loc 1 317 0
 1472 000e 7047     		bx	lr
 1473              	.L133:
 1474              		.align	2
 1475              	.L132:
 1476 0010 00000000 		.word	.LANCHOR0
 1477              		.cfi_endproc
 1478              	.LFE43:
 1480              		.section	.text.max2871Set_SDPLL,"ax",%progbits
 1481              		.align	1
ARM GAS  /tmp/ccMlWFLQ.s 			page 31


 1482              		.global	max2871Set_SDPLL
 1483              		.syntax unified
 1484              		.thumb
 1485              		.thumb_func
 1486              		.fpu softvfp
 1488              	max2871Set_SDPLL:
 1489              	.LFB44:
 318:Src/max2871_registers.c **** 
 319:Src/max2871_registers.c **** // PLL Shutdown
 320:Src/max2871_registers.c **** void max2871Set_SDPLL(uint32_t j)
 321:Src/max2871_registers.c **** {
 1490              		.loc 1 321 0
 1491              		.cfi_startproc
 1492              		@ args = 0, pretend = 0, frame = 0
 1493              		@ frame_needed = 0, uses_anonymous_args = 0
 1494              		@ link register save eliminated.
 1495              	.LVL53:
 322:Src/max2871_registers.c ****     registers[5] &= ~(0x1 << 25);
 1496              		.loc 1 322 0
 1497 0000 034A     		ldr	r2, .L135
 1498 0002 5369     		ldr	r3, [r2, #20]
 1499 0004 23F00073 		bic	r3, r3, #33554432
 323:Src/max2871_registers.c ****     registers[5] |= j << 25;
 1500              		.loc 1 323 0
 1501 0008 43EA4063 		orr	r3, r3, r0, lsl #25
 1502 000c 5361     		str	r3, [r2, #20]
 324:Src/max2871_registers.c **** }
 1503              		.loc 1 324 0
 1504 000e 7047     		bx	lr
 1505              	.L136:
 1506              		.align	2
 1507              	.L135:
 1508 0010 00000000 		.word	.LANCHOR0
 1509              		.cfi_endproc
 1510              	.LFE44:
 1512              		.section	.text.max2871Set_F01,"ax",%progbits
 1513              		.align	1
 1514              		.global	max2871Set_F01
 1515              		.syntax unified
 1516              		.thumb
 1517              		.thumb_func
 1518              		.fpu softvfp
 1520              	max2871Set_F01:
 1521              	.LFB45:
 325:Src/max2871_registers.c **** 
 326:Src/max2871_registers.c **** // F01
 327:Src/max2871_registers.c **** void max2871Set_F01(uint32_t j)
 328:Src/max2871_registers.c **** {
 1522              		.loc 1 328 0
 1523              		.cfi_startproc
 1524              		@ args = 0, pretend = 0, frame = 0
 1525              		@ frame_needed = 0, uses_anonymous_args = 0
 1526              		@ link register save eliminated.
 1527              	.LVL54:
 329:Src/max2871_registers.c ****     registers[5] &= ~(0x1 << 24);
 1528              		.loc 1 329 0
 1529 0000 034A     		ldr	r2, .L138
ARM GAS  /tmp/ccMlWFLQ.s 			page 32


 1530 0002 5369     		ldr	r3, [r2, #20]
 1531 0004 23F08073 		bic	r3, r3, #16777216
 330:Src/max2871_registers.c ****     registers[5] |= j << 24;
 1532              		.loc 1 330 0
 1533 0008 43EA0063 		orr	r3, r3, r0, lsl #24
 1534 000c 5361     		str	r3, [r2, #20]
 331:Src/max2871_registers.c **** }
 1535              		.loc 1 331 0
 1536 000e 7047     		bx	lr
 1537              	.L139:
 1538              		.align	2
 1539              	.L138:
 1540 0010 00000000 		.word	.LANCHOR0
 1541              		.cfi_endproc
 1542              	.LFE45:
 1544              		.section	.text.max2871Set_LD,"ax",%progbits
 1545              		.align	1
 1546              		.global	max2871Set_LD
 1547              		.syntax unified
 1548              		.thumb
 1549              		.thumb_func
 1550              		.fpu softvfp
 1552              	max2871Set_LD:
 1553              	.LFB46:
 332:Src/max2871_registers.c **** 
 333:Src/max2871_registers.c **** // Lock Detect Function
 334:Src/max2871_registers.c **** void max2871Set_LD(uint32_t j)
 335:Src/max2871_registers.c **** {
 1554              		.loc 1 335 0
 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 0
 1557              		@ frame_needed = 0, uses_anonymous_args = 0
 1558              		@ link register save eliminated.
 1559              	.LVL55:
 336:Src/max2871_registers.c ****     registers[5] &= ~(0x3 << 22);
 1560              		.loc 1 336 0
 1561 0000 034A     		ldr	r2, .L141
 1562 0002 5369     		ldr	r3, [r2, #20]
 1563 0004 23F44003 		bic	r3, r3, #12582912
 337:Src/max2871_registers.c ****     registers[5] |= j << 22;
 1564              		.loc 1 337 0
 1565 0008 43EA8053 		orr	r3, r3, r0, lsl #22
 1566 000c 5361     		str	r3, [r2, #20]
 338:Src/max2871_registers.c **** }
 1567              		.loc 1 338 0
 1568 000e 7047     		bx	lr
 1569              	.L142:
 1570              		.align	2
 1571              	.L141:
 1572 0010 00000000 		.word	.LANCHOR0
 1573              		.cfi_endproc
 1574              	.LFE46:
 1576              		.section	.text.max2871Set_Reserved,"ax",%progbits
 1577              		.align	1
 1578              		.global	max2871Set_Reserved
 1579              		.syntax unified
 1580              		.thumb
ARM GAS  /tmp/ccMlWFLQ.s 			page 33


 1581              		.thumb_func
 1582              		.fpu softvfp
 1584              	max2871Set_Reserved:
 1585              	.LFB47:
 339:Src/max2871_registers.c **** 
 340:Src/max2871_registers.c **** // Reserved Values
 341:Src/max2871_registers.c **** void max2871Set_Reserved(void)
 342:Src/max2871_registers.c **** {
 1586              		.loc 1 342 0
 1587              		.cfi_startproc
 1588              		@ args = 0, pretend = 0, frame = 0
 1589              		@ frame_needed = 0, uses_anonymous_args = 0
 1590              		@ link register save eliminated.
 343:Src/max2871_registers.c **** 	registers[3] &= ~(0x7F << 17);
 1591              		.loc 1 343 0
 1592 0000 064B     		ldr	r3, .L144
 1593 0002 DA68     		ldr	r2, [r3, #12]
 1594 0004 22F47E02 		bic	r2, r2, #16646144
 1595 0008 DA60     		str	r2, [r3, #12]
 344:Src/max2871_registers.c **** 	registers[4] &= ~(0x1 << 10);
 1596              		.loc 1 344 0
 1597 000a 1A69     		ldr	r2, [r3, #16]
 1598 000c 22F48062 		bic	r2, r2, #1024
 1599 0010 1A61     		str	r2, [r3, #16]
 345:Src/max2871_registers.c **** 	registers[5] &= ~(0x3F << 25);
 1600              		.loc 1 345 0
 1601 0012 5A69     		ldr	r2, [r3, #20]
 1602 0014 22F0FC42 		bic	r2, r2, #2113929216
 1603 0018 5A61     		str	r2, [r3, #20]
 346:Src/max2871_registers.c **** }
 1604              		.loc 1 346 0
 1605 001a 7047     		bx	lr
 1606              	.L145:
 1607              		.align	2
 1608              	.L144:
 1609 001c 00000000 		.word	.LANCHOR0
 1610              		.cfi_endproc
 1611              	.LFE47:
 1613              		.section	.bss.registers,"aw",%nobits
 1614              		.align	2
 1615              		.set	.LANCHOR0,. + 0
 1618              	registers:
 1619 0000 00000000 		.space	24
 1619      00000000 
 1619      00000000 
 1619      00000000 
 1619      00000000 
 1620              		.text
 1621              	.Letext0:
 1622              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1623              		.file 3 "/usr/include/newlib/sys/_stdint.h"
ARM GAS  /tmp/ccMlWFLQ.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 max2871_registers.c
     /tmp/ccMlWFLQ.s:16     .text.max2871RegsInit:0000000000000000 $t
     /tmp/ccMlWFLQ.s:23     .text.max2871RegsInit:0000000000000000 max2871RegsInit
     /tmp/ccMlWFLQ.s:55     .text.max2871RegsInit:000000000000001c $d
     /tmp/ccMlWFLQ.s:60     .text.max2871GetRegister:0000000000000000 $t
     /tmp/ccMlWFLQ.s:67     .text.max2871GetRegister:0000000000000000 max2871GetRegister
     /tmp/ccMlWFLQ.s:83     .text.max2871GetRegister:0000000000000008 $d
     /tmp/ccMlWFLQ.s:88     .text.max2871Set_INT:0000000000000000 $t
     /tmp/ccMlWFLQ.s:95     .text.max2871Set_INT:0000000000000000 max2871Set_INT
     /tmp/ccMlWFLQ.s:115    .text.max2871Set_INT:0000000000000010 $d
     /tmp/ccMlWFLQ.s:120    .text.max2871Set_N:0000000000000000 $t
     /tmp/ccMlWFLQ.s:127    .text.max2871Set_N:0000000000000000 max2871Set_N
     /tmp/ccMlWFLQ.s:149    .text.max2871Set_N:0000000000000014 $d
     /tmp/ccMlWFLQ.s:154    .text.max2871Set_FRAC:0000000000000000 $t
     /tmp/ccMlWFLQ.s:161    .text.max2871Set_FRAC:0000000000000000 max2871Set_FRAC
     /tmp/ccMlWFLQ.s:183    .text.max2871Set_FRAC:0000000000000014 $d
     /tmp/ccMlWFLQ.s:188    .text.max2871Set_CPOC:0000000000000000 $t
     /tmp/ccMlWFLQ.s:195    .text.max2871Set_CPOC:0000000000000000 max2871Set_CPOC
     /tmp/ccMlWFLQ.s:215    .text.max2871Set_CPOC:0000000000000010 $d
     /tmp/ccMlWFLQ.s:220    .text.max2871Set_CPL:0000000000000000 $t
     /tmp/ccMlWFLQ.s:227    .text.max2871Set_CPL:0000000000000000 max2871Set_CPL
     /tmp/ccMlWFLQ.s:247    .text.max2871Set_CPL:0000000000000010 $d
     /tmp/ccMlWFLQ.s:252    .text.max2871Set_CPT:0000000000000000 $t
     /tmp/ccMlWFLQ.s:259    .text.max2871Set_CPT:0000000000000000 max2871Set_CPT
     /tmp/ccMlWFLQ.s:279    .text.max2871Set_CPT:0000000000000010 $d
     /tmp/ccMlWFLQ.s:284    .text.max2871Set_P:0000000000000000 $t
     /tmp/ccMlWFLQ.s:291    .text.max2871Set_P:0000000000000000 max2871Set_P
     /tmp/ccMlWFLQ.s:313    .text.max2871Set_P:0000000000000014 $d
     /tmp/ccMlWFLQ.s:318    .text.max2871Set_M:0000000000000000 $t
     /tmp/ccMlWFLQ.s:325    .text.max2871Set_M:0000000000000000 max2871Set_M
     /tmp/ccMlWFLQ.s:347    .text.max2871Set_M:0000000000000014 $d
     /tmp/ccMlWFLQ.s:352    .text.max2871Set_LDS:0000000000000000 $t
     /tmp/ccMlWFLQ.s:359    .text.max2871Set_LDS:0000000000000000 max2871Set_LDS
     /tmp/ccMlWFLQ.s:379    .text.max2871Set_LDS:0000000000000010 $d
     /tmp/ccMlWFLQ.s:384    .text.max2871Set_SDN:0000000000000000 $t
     /tmp/ccMlWFLQ.s:391    .text.max2871Set_SDN:0000000000000000 max2871Set_SDN
     /tmp/ccMlWFLQ.s:411    .text.max2871Set_SDN:0000000000000010 $d
     /tmp/ccMlWFLQ.s:416    .text.max2871Set_MUX:0000000000000000 $t
     /tmp/ccMlWFLQ.s:423    .text.max2871Set_MUX:0000000000000000 max2871Set_MUX
     /tmp/ccMlWFLQ.s:463    .text.max2871Set_MUX:000000000000002c $d
     /tmp/ccMlWFLQ.s:468    .text.max2871Set_DBR:0000000000000000 $t
     /tmp/ccMlWFLQ.s:475    .text.max2871Set_DBR:0000000000000000 max2871Set_DBR
     /tmp/ccMlWFLQ.s:495    .text.max2871Set_DBR:0000000000000010 $d
     /tmp/ccMlWFLQ.s:500    .text.max2871Set_RDIV2:0000000000000000 $t
     /tmp/ccMlWFLQ.s:507    .text.max2871Set_RDIV2:0000000000000000 max2871Set_RDIV2
     /tmp/ccMlWFLQ.s:527    .text.max2871Set_RDIV2:0000000000000010 $d
     /tmp/ccMlWFLQ.s:532    .text.max2871Set_R:0000000000000000 $t
     /tmp/ccMlWFLQ.s:539    .text.max2871Set_R:0000000000000000 max2871Set_R
     /tmp/ccMlWFLQ.s:561    .text.max2871Set_R:0000000000000014 $d
     /tmp/ccMlWFLQ.s:566    .text.max2871Set_REG4DB:0000000000000000 $t
     /tmp/ccMlWFLQ.s:573    .text.max2871Set_REG4DB:0000000000000000 max2871Set_REG4DB
     /tmp/ccMlWFLQ.s:593    .text.max2871Set_REG4DB:0000000000000010 $d
     /tmp/ccMlWFLQ.s:598    .text.max2871Set_TRI:0000000000000000 $t
     /tmp/ccMlWFLQ.s:605    .text.max2871Set_TRI:0000000000000000 max2871Set_TRI
     /tmp/ccMlWFLQ.s:625    .text.max2871Set_TRI:0000000000000010 $d
     /tmp/ccMlWFLQ.s:630    .text.max2871Set_LDF:0000000000000000 $t
ARM GAS  /tmp/ccMlWFLQ.s 			page 35


     /tmp/ccMlWFLQ.s:637    .text.max2871Set_LDF:0000000000000000 max2871Set_LDF
     /tmp/ccMlWFLQ.s:657    .text.max2871Set_LDF:0000000000000010 $d
     /tmp/ccMlWFLQ.s:662    .text.max2871Set_LDP:0000000000000000 $t
     /tmp/ccMlWFLQ.s:669    .text.max2871Set_LDP:0000000000000000 max2871Set_LDP
     /tmp/ccMlWFLQ.s:689    .text.max2871Set_LDP:0000000000000010 $d
     /tmp/ccMlWFLQ.s:694    .text.max2871Set_PDP:0000000000000000 $t
     /tmp/ccMlWFLQ.s:701    .text.max2871Set_PDP:0000000000000000 max2871Set_PDP
     /tmp/ccMlWFLQ.s:721    .text.max2871Set_PDP:0000000000000010 $d
     /tmp/ccMlWFLQ.s:726    .text.max2871Set_SHDN:0000000000000000 $t
     /tmp/ccMlWFLQ.s:733    .text.max2871Set_SHDN:0000000000000000 max2871Set_SHDN
     /tmp/ccMlWFLQ.s:753    .text.max2871Set_SHDN:0000000000000010 $d
     /tmp/ccMlWFLQ.s:758    .text.max2871Set_CP:0000000000000000 $t
     /tmp/ccMlWFLQ.s:765    .text.max2871Set_CP:0000000000000000 max2871Set_CP
     /tmp/ccMlWFLQ.s:785    .text.max2871Set_CP:0000000000000010 $d
     /tmp/ccMlWFLQ.s:790    .text.max2871Set_RST:0000000000000000 $t
     /tmp/ccMlWFLQ.s:797    .text.max2871Set_RST:0000000000000000 max2871Set_RST
     /tmp/ccMlWFLQ.s:817    .text.max2871Set_RST:0000000000000010 $d
     /tmp/ccMlWFLQ.s:822    .text.max2871Set_VCO:0000000000000000 $t
     /tmp/ccMlWFLQ.s:829    .text.max2871Set_VCO:0000000000000000 max2871Set_VCO
     /tmp/ccMlWFLQ.s:849    .text.max2871Set_VCO:0000000000000010 $d
     /tmp/ccMlWFLQ.s:854    .text.max2871Set_VAS_SHDN:0000000000000000 $t
     /tmp/ccMlWFLQ.s:861    .text.max2871Set_VAS_SHDN:0000000000000000 max2871Set_VAS_SHDN
     /tmp/ccMlWFLQ.s:881    .text.max2871Set_VAS_SHDN:0000000000000010 $d
     /tmp/ccMlWFLQ.s:886    .text.max2871Set_VAS_TEMP:0000000000000000 $t
     /tmp/ccMlWFLQ.s:893    .text.max2871Set_VAS_TEMP:0000000000000000 max2871Set_VAS_TEMP
     /tmp/ccMlWFLQ.s:920    .text.max2871Set_VAS_TEMP:000000000000001c $d
     /tmp/ccMlWFLQ.s:925    .text.max2871Set_CSM:0000000000000000 $t
     /tmp/ccMlWFLQ.s:932    .text.max2871Set_CSM:0000000000000000 max2871Set_CSM
     /tmp/ccMlWFLQ.s:952    .text.max2871Set_CSM:0000000000000010 $d
     /tmp/ccMlWFLQ.s:957    .text.max2871Set_MUTEDEL:0000000000000000 $t
     /tmp/ccMlWFLQ.s:964    .text.max2871Set_MUTEDEL:0000000000000000 max2871Set_MUTEDEL
     /tmp/ccMlWFLQ.s:984    .text.max2871Set_MUTEDEL:0000000000000010 $d
     /tmp/ccMlWFLQ.s:989    .text.max2871Set_CDM:0000000000000000 $t
     /tmp/ccMlWFLQ.s:996    .text.max2871Set_CDM:0000000000000000 max2871Set_CDM
     /tmp/ccMlWFLQ.s:1016   .text.max2871Set_CDM:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1021   .text.max2871Set_CDIV:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1028   .text.max2871Set_CDIV:0000000000000000 max2871Set_CDIV
     /tmp/ccMlWFLQ.s:1050   .text.max2871Set_CDIV:0000000000000014 $d
     /tmp/ccMlWFLQ.s:1055   .text.max2871Set_SDLDO:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1062   .text.max2871Set_SDLDO:0000000000000000 max2871Set_SDLDO
     /tmp/ccMlWFLQ.s:1082   .text.max2871Set_SDLDO:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1087   .text.max2871Set_SDDIV:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1094   .text.max2871Set_SDDIV:0000000000000000 max2871Set_SDDIV
     /tmp/ccMlWFLQ.s:1114   .text.max2871Set_SDDIV:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1119   .text.max2871Set_SDREF:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1126   .text.max2871Set_SDREF:0000000000000000 max2871Set_SDREF
     /tmp/ccMlWFLQ.s:1146   .text.max2871Set_SDREF:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1151   .text.max2871Set_BS:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1158   .text.max2871Set_BS:0000000000000000 max2871Set_BS
     /tmp/ccMlWFLQ.s:1188   .text.max2871Set_BS:0000000000000024 $d
     /tmp/ccMlWFLQ.s:1193   .text.max2871Set_FB:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1200   .text.max2871Set_FB:0000000000000000 max2871Set_FB
     /tmp/ccMlWFLQ.s:1220   .text.max2871Set_FB:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1225   .text.max2871Set_DIVA:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1232   .text.max2871Set_DIVA:0000000000000000 max2871Set_DIVA
     /tmp/ccMlWFLQ.s:1252   .text.max2871Set_DIVA:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1257   .text.max2871Set_SDVCO:0000000000000000 $t
ARM GAS  /tmp/ccMlWFLQ.s 			page 36


     /tmp/ccMlWFLQ.s:1264   .text.max2871Set_SDVCO:0000000000000000 max2871Set_SDVCO
     /tmp/ccMlWFLQ.s:1284   .text.max2871Set_SDVCO:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1289   .text.max2871Set_MTLD:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1296   .text.max2871Set_MTLD:0000000000000000 max2871Set_MTLD
     /tmp/ccMlWFLQ.s:1316   .text.max2871Set_MTLD:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1321   .text.max2871Set_BDIV:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1328   .text.max2871Set_BDIV:0000000000000000 max2871Set_BDIV
     /tmp/ccMlWFLQ.s:1348   .text.max2871Set_BDIV:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1353   .text.max2871Set_RFB_EN:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1360   .text.max2871Set_RFB_EN:0000000000000000 max2871Set_RFB_EN
     /tmp/ccMlWFLQ.s:1380   .text.max2871Set_RFB_EN:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1385   .text.max2871Set_BPWR:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1392   .text.max2871Set_BPWR:0000000000000000 max2871Set_BPWR
     /tmp/ccMlWFLQ.s:1412   .text.max2871Set_BPWR:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1417   .text.max2871Set_RFA_EN:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1424   .text.max2871Set_RFA_EN:0000000000000000 max2871Set_RFA_EN
     /tmp/ccMlWFLQ.s:1444   .text.max2871Set_RFA_EN:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1449   .text.max2871Set_APWR:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1456   .text.max2871Set_APWR:0000000000000000 max2871Set_APWR
     /tmp/ccMlWFLQ.s:1476   .text.max2871Set_APWR:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1481   .text.max2871Set_SDPLL:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1488   .text.max2871Set_SDPLL:0000000000000000 max2871Set_SDPLL
     /tmp/ccMlWFLQ.s:1508   .text.max2871Set_SDPLL:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1513   .text.max2871Set_F01:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1520   .text.max2871Set_F01:0000000000000000 max2871Set_F01
     /tmp/ccMlWFLQ.s:1540   .text.max2871Set_F01:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1545   .text.max2871Set_LD:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1552   .text.max2871Set_LD:0000000000000000 max2871Set_LD
     /tmp/ccMlWFLQ.s:1572   .text.max2871Set_LD:0000000000000010 $d
     /tmp/ccMlWFLQ.s:1577   .text.max2871Set_Reserved:0000000000000000 $t
     /tmp/ccMlWFLQ.s:1584   .text.max2871Set_Reserved:0000000000000000 max2871Set_Reserved
     /tmp/ccMlWFLQ.s:1609   .text.max2871Set_Reserved:000000000000001c $d
     /tmp/ccMlWFLQ.s:1614   .bss.registers:0000000000000000 $d
     /tmp/ccMlWFLQ.s:1618   .bss.registers:0000000000000000 registers

NO UNDEFINED SYMBOLS
