// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_processPseudoHeader_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer2_dout,
        rxEng_dataBuffer2_empty_n,
        rxEng_dataBuffer2_read,
        rxEng_checksumValidFifo_dout,
        rxEng_checksumValidFifo_empty_n,
        rxEng_checksumValidFifo_read,
        rxEng_dataBuffer3a_din,
        rxEng_dataBuffer3a_full_n,
        rxEng_dataBuffer3a_write,
        rxEng_headerMetaFifo_din,
        rxEng_headerMetaFifo_full_n,
        rxEng_headerMetaFifo_write,
        rxEng2portTable_check_req_din,
        rxEng2portTable_check_req_full_n,
        rxEng2portTable_check_req_write,
        rxEng_tupleBuffer_din,
        rxEng_tupleBuffer_full_n,
        rxEng_tupleBuffer_write,
        rxEng_optionalFieldsMetaFifo_din,
        rxEng_optionalFieldsMetaFifo_full_n,
        rxEng_optionalFieldsMetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] rxEng_dataBuffer2_dout;
input   rxEng_dataBuffer2_empty_n;
output   rxEng_dataBuffer2_read;
input  [0:0] rxEng_checksumValidFifo_dout;
input   rxEng_checksumValidFifo_empty_n;
output   rxEng_checksumValidFifo_read;
output  [1023:0] rxEng_dataBuffer3a_din;
input   rxEng_dataBuffer3a_full_n;
output   rxEng_dataBuffer3a_write;
output  [159:0] rxEng_headerMetaFifo_din;
input   rxEng_headerMetaFifo_full_n;
output   rxEng_headerMetaFifo_write;
output  [15:0] rxEng2portTable_check_req_din;
input   rxEng2portTable_check_req_full_n;
output   rxEng2portTable_check_req_write;
output  [95:0] rxEng_tupleBuffer_din;
input   rxEng_tupleBuffer_full_n;
output   rxEng_tupleBuffer_write;
output  [15:0] rxEng_optionalFieldsMetaFifo_din;
input   rxEng_optionalFieldsMetaFifo_full_n;
output   rxEng_optionalFieldsMetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer2_read;
reg rxEng_checksumValidFifo_read;
reg rxEng_dataBuffer3a_write;
reg rxEng_headerMetaFifo_write;
reg rxEng2portTable_check_req_write;
reg rxEng_tupleBuffer_write;
reg rxEng_optionalFieldsMetaFifo_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_186_p3;
wire   [0:0] tmp_i_273_nbreadreq_fu_194_p3;
reg    ap_predicate_op39_read_state1;
reg    ap_predicate_op68_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_965;
reg   [0:0] tmp_i_reg_965_pp0_iter1_reg;
reg   [0:0] tmp_i_273_reg_973;
reg   [0:0] tmp_i_273_reg_973_pp0_iter1_reg;
reg   [0:0] pkgValid_loc_0_i_reg_379;
reg   [0:0] or_ln457_reg_1009;
reg   [0:0] firstWord_load_reg_969;
reg   [0:0] firstWord_load_reg_969_pp0_iter1_reg;
reg    ap_predicate_op140_write_state3;
reg   [0:0] metaWritten_1_load_reg_1005;
reg   [0:0] metaWritten_1_load_reg_1005_pp0_iter1_reg;
reg    ap_predicate_op143_write_state3;
reg    ap_predicate_op144_write_state3;
reg    ap_predicate_op146_write_state3;
reg   [0:0] or_ln478_reg_1110;
reg    ap_predicate_op150_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] firstWord;
reg   [0:0] header_ready_1;
reg   [15:0] header_idx_2;
reg   [255:0] header_header_V_2;
reg   [0:0] pkgValid;
reg   [0:0] metaWritten_1;
reg    rxEng_dataBuffer2_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_checksumValidFifo_blk_n;
reg    rxEng_dataBuffer3a_blk_n;
reg    rxEng_headerMetaFifo_blk_n;
reg    rxEng2portTable_check_req_blk_n;
reg    rxEng_tupleBuffer_blk_n;
reg    rxEng_optionalFieldsMetaFifo_blk_n;
reg   [1023:0] rxEng_dataBuffer2_read_reg_977;
reg   [1023:0] rxEng_dataBuffer2_read_reg_977_pp0_iter1_reg;
wire   [255:0] p_Result_s_fu_514_p2;
wire   [0:0] header_ready_1_load_load_fu_402_p1;
wire   [0:0] metaWritten_1_load_load_fu_543_p1;
wire   [0:0] or_ln457_fu_670_p2;
wire   [0:0] ap_phi_mux_pkgValid_loc_0_i_phi_fu_382_p4;
reg   [7:0] p_Result_524_i_reg_1013;
reg   [7:0] p_Result_525_i_reg_1018;
reg   [7:0] p_Result_526_i_reg_1023;
reg   [7:0] p_Result_527_i_reg_1028;
reg   [7:0] p_Result_528_i_reg_1033;
reg   [7:0] p_Result_529_i_reg_1038;
reg   [7:0] p_Result_530_i_reg_1043;
reg   [7:0] p_Result_531_i_reg_1048;
reg   [7:0] p_Result_533_i_reg_1053;
reg   [7:0] p_Result_534_i_reg_1058;
wire   [3:0] meta_dataOffset_V_1_fu_804_p4;
reg   [3:0] meta_dataOffset_V_1_reg_1063;
wire   [15:0] meta_length_V_1_fu_826_p2;
reg   [15:0] meta_length_V_1_reg_1069;
reg   [0:0] tmp_284_reg_1074;
reg   [0:0] tmp_285_reg_1079;
reg   [0:0] tmp_286_reg_1084;
reg   [0:0] tmp_287_reg_1090;
reg   [15:0] p_9_reg_1095;
reg   [31:0] tmp_6_reg_1100;
wire   [63:0] trunc_ln174_fu_884_p1;
reg   [63:0] trunc_ln174_reg_1105;
wire   [0:0] or_ln478_fu_900_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_header_ready_1_flag_0_i_phi_fu_252_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_header_ready_1_flag_0_i_reg_249;
reg   [15:0] ap_phi_mux_header_idx_6_new_0_i_phi_fu_263_p4;
wire   [15:0] add_ln67_fu_526_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_header_idx_6_new_0_i_reg_260;
reg   [0:0] ap_phi_mux_firstWord_flag_0_i_phi_fu_273_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_270;
reg   [0:0] ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_284_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_metaWritten_1_flag_0_i_reg_281;
reg   [0:0] ap_phi_mux_firstWord_flag_1_i_phi_fu_295_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_firstWord_flag_1_i_reg_292;
wire   [0:0] or_ln492_fu_547_p2;
reg   [0:0] ap_phi_mux_firstWord_new_1_i_phi_fu_308_p6;
wire   [0:0] tmp_last_V_fu_393_p3;
wire   [0:0] ap_phi_reg_pp0_iter0_firstWord_new_1_i_reg_305;
reg   [0:0] ap_phi_mux_header_ready_1_flag_1_i_phi_fu_321_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_header_ready_1_flag_1_i_reg_318;
wire   [0:0] or_ln492_1_fu_554_p2;
reg   [0:0] ap_phi_mux_header_ready_1_new_1_i_phi_fu_334_p6;
wire   [0:0] xor_ln492_fu_561_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_header_ready_1_new_1_i_reg_331;
reg   [15:0] ap_phi_mux_header_idx_6_new_1_i_phi_fu_347_p6;
wire   [15:0] select_ln492_fu_568_p3;
wire   [15:0] ap_phi_reg_pp0_iter0_header_idx_6_new_1_i_reg_344;
reg   [0:0] ap_phi_mux_metaWritten_1_flag_1_i_phi_fu_360_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_metaWritten_1_flag_1_i_reg_357;
wire   [0:0] or_ln492_2_fu_577_p2;
wire   [255:0] ap_phi_reg_pp0_iter0_p_Val2_44_in_i_in_in_reg_370;
reg   [255:0] ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370;
wire   [0:0] ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_379;
reg   [0:0] ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_379;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] tmp_fu_418_p3;
wire   [23:0] zext_ln414_fu_426_p1;
wire   [0:0] trunc_ln414_fu_436_p1;
wire   [0:0] icmp_ln414_fu_430_p2;
wire   [255:0] st_fu_440_p3;
wire   [255:0] tmp_288_fu_414_p1;
wire   [255:0] select_ln414_fu_448_p3;
reg   [255:0] tmp_283_fu_456_p4;
wire   [255:0] select_ln414_19_fu_474_p3;
wire   [255:0] select_ln414_20_fu_482_p3;
wire   [255:0] and_ln414_fu_490_p2;
wire   [255:0] xor_ln414_fu_496_p2;
wire   [255:0] select_ln414_18_fu_466_p3;
wire   [255:0] and_ln414_22_fu_502_p2;
wire   [255:0] and_ln414_23_fu_508_p2;
wire   [7:0] p_Result_521_i_fu_618_p4;
wire   [7:0] p_Result_i_fu_608_p4;
wire   [3:0] lhs_fu_636_p4;
wire   [5:0] ret_fu_646_p3;
wire   [15:0] p_Result_202_fu_628_p3;
wire   [15:0] zext_ln1347_fu_654_p1;
wire   [0:0] icmp_ln886_fu_664_p2;
wire   [0:0] icmp_ln874_fu_658_p2;
wire   [7:0] p_Result_537_i_fu_786_p4;
wire   [7:0] p_Result_536_i_fu_776_p4;
wire   [5:0] shl_ln3_fu_814_p3;
wire   [15:0] p_Result_203_fu_796_p3;
wire   [15:0] zext_ln213_3_fu_822_p1;
wire   [0:0] icmp_ln886_4_fu_894_p2;
wire   [0:0] icmp_ln874_4_fu_888_p2;
wire   [3:0] add_ln213_fu_946_p2;
wire   [8:0] tmp_s_fu_951_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_308;
reg    ap_condition_230;
reg    ap_condition_156;
reg    ap_condition_62;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 firstWord = 1'd1;
#0 header_ready_1 = 1'd0;
#0 header_idx_2 = 16'd0;
#0 header_header_V_2 = 256'd28334198897217871282176;
#0 pkgValid = 1'd0;
#0 metaWritten_1 = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370 <= p_Result_s_fu_514_p2;
        end else if ((1'b1 == ap_condition_308)) begin
            ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370 <= header_header_V_2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370 <= ap_phi_reg_pp0_iter0_p_Val2_44_in_i_in_in_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_156)) begin
        if (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_379 <= pkgValid;
        end else if ((1'b1 == ap_condition_62)) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_379 <= rxEng_checksumValidFifo_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_379 <= ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_379;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_firstWord_flag_1_i_phi_fu_295_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstWord <= ap_phi_mux_firstWord_new_1_i_phi_fu_308_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstWord_load_reg_969 <= firstWord;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        firstWord_load_reg_969_pp0_iter1_reg <= firstWord_load_reg_969;
        metaWritten_1_load_reg_1005_pp0_iter1_reg <= metaWritten_1_load_reg_1005;
        rxEng_dataBuffer2_read_reg_977_pp0_iter1_reg <= rxEng_dataBuffer2_read_reg_977;
        tmp_i_273_reg_973_pp0_iter1_reg <= tmp_i_273_reg_973;
        tmp_i_reg_965 <= tmp_i_nbreadreq_fu_186_p3;
        tmp_i_reg_965_pp0_iter1_reg <= tmp_i_reg_965;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd0)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd0))))) begin
        header_header_V_2 <= p_Result_s_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_header_ready_1_flag_1_i_phi_fu_321_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_idx_2 <= ap_phi_mux_header_idx_6_new_1_i_phi_fu_347_p6;
        header_ready_1 <= ap_phi_mux_header_ready_1_new_1_i_phi_fu_334_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_metaWritten_1_flag_1_i_phi_fu_360_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten_1 <= ap_phi_mux_header_ready_1_new_1_i_phi_fu_334_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1))))) begin
        metaWritten_1_load_reg_1005 <= metaWritten_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_969 == 1'd0) & (tmp_i_reg_965 == 1'd1) & (metaWritten_1_load_reg_1005 == 1'd0)) | ((tmp_i_273_reg_973 == 1'd1) & (tmp_i_reg_965 == 1'd1) & (metaWritten_1_load_reg_1005 == 1'd0))))) begin
        meta_dataOffset_V_1_reg_1063 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[199:196]}};
        meta_length_V_1_reg_1069 <= meta_length_V_1_fu_826_p2;
        p_Result_524_i_reg_1013 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[159:152]}};
        p_Result_525_i_reg_1018 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[151:144]}};
        p_Result_526_i_reg_1023 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[143:136]}};
        p_Result_527_i_reg_1028 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[135:128]}};
        p_Result_528_i_reg_1033 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[191:184]}};
        p_Result_529_i_reg_1038 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[183:176]}};
        p_Result_530_i_reg_1043 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[175:168]}};
        p_Result_531_i_reg_1048 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[167:160]}};
        p_Result_533_i_reg_1053 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[223:216]}};
        p_Result_534_i_reg_1058 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[215:208]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_969 == 1'd0) & (tmp_i_reg_965 == 1'd1) & (ap_phi_mux_pkgValid_loc_0_i_phi_fu_382_p4 == 1'd1)) | ((tmp_i_273_reg_973 == 1'd1) & (tmp_i_reg_965 == 1'd1) & (ap_phi_mux_pkgValid_loc_0_i_phi_fu_382_p4 == 1'd1))))) begin
        or_ln457_reg_1009 <= or_ln457_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((firstWord_load_reg_969 == 1'd0) & (tmp_i_reg_965 == 1'd1) & (ap_phi_mux_pkgValid_loc_0_i_phi_fu_382_p4 == 1'd1) & (metaWritten_1_load_reg_1005 == 1'd0)) | ((tmp_i_273_reg_973 == 1'd1) & (tmp_i_reg_965 == 1'd1) & (ap_phi_mux_pkgValid_loc_0_i_phi_fu_382_p4 == 1'd1) & (metaWritten_1_load_reg_1005 == 1'd0))))) begin
        or_ln478_reg_1110 <= or_ln478_fu_900_p2;
        p_9_reg_1095 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[127:112]}};
        tmp_284_reg_1074 <= ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[32'd204];
        tmp_285_reg_1079 <= ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[32'd202];
        tmp_286_reg_1084 <= ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[32'd201];
        tmp_287_reg_1090 <= ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[32'd200];
        tmp_6_reg_1100 <= {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[127:96]}};
        trunc_ln174_reg_1105 <= trunc_ln174_fu_884_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((firstWord == 1'd1) & (tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgValid <= rxEng_checksumValidFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgValid_loc_0_i_reg_379 <= ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_379;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op39_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer2_read_reg_977 <= rxEng_dataBuffer2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((firstWord == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_273_reg_973 <= tmp_i_273_nbreadreq_fu_194_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_186_p3 == 1'd1)) begin
        if ((firstWord == 1'd0)) begin
            ap_phi_mux_firstWord_flag_0_i_phi_fu_273_p4 = 1'd0;
        end else if (((firstWord == 1'd1) & (tmp_i_273_nbreadreq_fu_194_p3 == 1'd1))) begin
            ap_phi_mux_firstWord_flag_0_i_phi_fu_273_p4 = 1'd1;
        end else begin
            ap_phi_mux_firstWord_flag_0_i_phi_fu_273_p4 = ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_270;
        end
    end else begin
        ap_phi_mux_firstWord_flag_0_i_phi_fu_273_p4 = ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_270;
    end
end

always @ (*) begin
    if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)))) begin
        ap_phi_mux_firstWord_flag_1_i_phi_fu_295_p6 = or_ln492_fu_547_p2;
    end else if (((tmp_i_nbreadreq_fu_186_p3 == 1'd0) | ((firstWord == 1'd1) & (tmp_i_273_nbreadreq_fu_194_p3 == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)))) begin
        ap_phi_mux_firstWord_flag_1_i_phi_fu_295_p6 = 1'd0;
    end else begin
        ap_phi_mux_firstWord_flag_1_i_phi_fu_295_p6 = ap_phi_reg_pp0_iter0_firstWord_flag_1_i_reg_292;
    end
end

always @ (*) begin
    if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)))) begin
        ap_phi_mux_firstWord_new_1_i_phi_fu_308_p6 = rxEng_dataBuffer2_dout[32'd576];
    end else begin
        ap_phi_mux_firstWord_new_1_i_phi_fu_308_p6 = ap_phi_reg_pp0_iter0_firstWord_new_1_i_reg_305;
    end
end

always @ (*) begin
    if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd0)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd0)))) begin
        ap_phi_mux_header_idx_6_new_0_i_phi_fu_263_p4 = add_ln67_fu_526_p2;
    end else begin
        ap_phi_mux_header_idx_6_new_0_i_phi_fu_263_p4 = ap_phi_reg_pp0_iter0_header_idx_6_new_0_i_reg_260;
    end
end

always @ (*) begin
    if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)))) begin
        ap_phi_mux_header_idx_6_new_1_i_phi_fu_347_p6 = select_ln492_fu_568_p3;
    end else begin
        ap_phi_mux_header_idx_6_new_1_i_phi_fu_347_p6 = ap_phi_reg_pp0_iter0_header_idx_6_new_1_i_reg_344;
    end
end

always @ (*) begin
    if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd0)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd0)))) begin
        ap_phi_mux_header_ready_1_flag_0_i_phi_fu_252_p4 = 1'd1;
    end else if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd1)))) begin
        ap_phi_mux_header_ready_1_flag_0_i_phi_fu_252_p4 = 1'd0;
    end else begin
        ap_phi_mux_header_ready_1_flag_0_i_phi_fu_252_p4 = ap_phi_reg_pp0_iter0_header_ready_1_flag_0_i_reg_249;
    end
end

always @ (*) begin
    if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)))) begin
        ap_phi_mux_header_ready_1_flag_1_i_phi_fu_321_p6 = or_ln492_1_fu_554_p2;
    end else if (((tmp_i_nbreadreq_fu_186_p3 == 1'd0) | ((firstWord == 1'd1) & (tmp_i_273_nbreadreq_fu_194_p3 == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)))) begin
        ap_phi_mux_header_ready_1_flag_1_i_phi_fu_321_p6 = 1'd0;
    end else begin
        ap_phi_mux_header_ready_1_flag_1_i_phi_fu_321_p6 = ap_phi_reg_pp0_iter0_header_ready_1_flag_1_i_reg_318;
    end
end

always @ (*) begin
    if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)))) begin
        ap_phi_mux_header_ready_1_new_1_i_phi_fu_334_p6 = xor_ln492_fu_561_p2;
    end else begin
        ap_phi_mux_header_ready_1_new_1_i_phi_fu_334_p6 = ap_phi_reg_pp0_iter0_header_ready_1_new_1_i_reg_331;
    end
end

always @ (*) begin
    if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (metaWritten_1_load_load_fu_543_p1 == 1'd0)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (metaWritten_1_load_load_fu_543_p1 == 1'd0)))) begin
        ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_284_p4 = 1'd1;
    end else if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (metaWritten_1_load_load_fu_543_p1 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (metaWritten_1_load_load_fu_543_p1 == 1'd1)))) begin
        ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_284_p4 = 1'd0;
    end else begin
        ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_284_p4 = ap_phi_reg_pp0_iter0_metaWritten_1_flag_0_i_reg_281;
    end
end

always @ (*) begin
    if ((((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)))) begin
        ap_phi_mux_metaWritten_1_flag_1_i_phi_fu_360_p6 = or_ln492_2_fu_577_p2;
    end else if (((tmp_i_nbreadreq_fu_186_p3 == 1'd0) | ((firstWord == 1'd1) & (tmp_i_273_nbreadreq_fu_194_p3 == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)))) begin
        ap_phi_mux_metaWritten_1_flag_1_i_phi_fu_360_p6 = 1'd0;
    end else begin
        ap_phi_mux_metaWritten_1_flag_1_i_phi_fu_360_p6 = ap_phi_reg_pp0_iter0_metaWritten_1_flag_1_i_reg_357;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op144_write_state3 == 1'b1))) begin
        rxEng2portTable_check_req_blk_n = rxEng2portTable_check_req_full_n;
    end else begin
        rxEng2portTable_check_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op144_write_state3 == 1'b1))) begin
        rxEng2portTable_check_req_write = 1'b1;
    end else begin
        rxEng2portTable_check_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op68_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        rxEng_checksumValidFifo_blk_n = rxEng_checksumValidFifo_empty_n;
    end else begin
        rxEng_checksumValidFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op68_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_checksumValidFifo_read = 1'b1;
    end else begin
        rxEng_checksumValidFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op39_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        rxEng_dataBuffer2_blk_n = rxEng_dataBuffer2_empty_n;
    end else begin
        rxEng_dataBuffer2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op39_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer2_read = 1'b1;
    end else begin
        rxEng_dataBuffer2_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op140_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_dataBuffer3a_blk_n = rxEng_dataBuffer3a_full_n;
    end else begin
        rxEng_dataBuffer3a_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op140_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataBuffer3a_write = 1'b1;
    end else begin
        rxEng_dataBuffer3a_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op143_write_state3 == 1'b1))) begin
        rxEng_headerMetaFifo_blk_n = rxEng_headerMetaFifo_full_n;
    end else begin
        rxEng_headerMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op143_write_state3 == 1'b1))) begin
        rxEng_headerMetaFifo_write = 1'b1;
    end else begin
        rxEng_headerMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op150_write_state3 == 1'b1))) begin
        rxEng_optionalFieldsMetaFifo_blk_n = rxEng_optionalFieldsMetaFifo_full_n;
    end else begin
        rxEng_optionalFieldsMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op150_write_state3 == 1'b1))) begin
        rxEng_optionalFieldsMetaFifo_write = 1'b1;
    end else begin
        rxEng_optionalFieldsMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op146_write_state3 == 1'b1))) begin
        rxEng_tupleBuffer_blk_n = rxEng_tupleBuffer_full_n;
    end else begin
        rxEng_tupleBuffer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op146_write_state3 == 1'b1))) begin
        rxEng_tupleBuffer_write = 1'b1;
    end else begin
        rxEng_tupleBuffer_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln213_fu_946_p2 = ($signed(meta_dataOffset_V_1_reg_1063) + $signed(4'd11));

assign add_ln67_fu_526_p2 = (header_idx_2 + 16'd1);

assign and_ln414_22_fu_502_p2 = (xor_ln414_fu_496_p2 & header_header_V_2);

assign and_ln414_23_fu_508_p2 = (select_ln414_18_fu_466_p3 & and_ln414_fu_490_p2);

assign and_ln414_fu_490_p2 = (select_ln414_20_fu_482_p3 & select_ln414_19_fu_474_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op68_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op39_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op140_write_state3 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)) | ((ap_predicate_op150_write_state3 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op146_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op144_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)) | ((ap_predicate_op143_write_state3 == 1'b1) & (rxEng_headerMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op68_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op39_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op140_write_state3 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)) | ((ap_predicate_op150_write_state3 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op146_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op144_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)) | ((ap_predicate_op143_write_state3 == 1'b1) & (rxEng_headerMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op68_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op39_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op140_write_state3 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)) | ((ap_predicate_op150_write_state3 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op146_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op144_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)) | ((ap_predicate_op143_write_state3 == 1'b1) & (rxEng_headerMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op68_read_state1 == 1'b1) & (rxEng_checksumValidFifo_empty_n == 1'b0)) | ((ap_predicate_op39_read_state1 == 1'b1) & (rxEng_dataBuffer2_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op140_write_state3 == 1'b1) & (rxEng_dataBuffer3a_full_n == 1'b0)) | ((ap_predicate_op150_write_state3 == 1'b1) & (rxEng_optionalFieldsMetaFifo_full_n == 1'b0)) | ((ap_predicate_op146_write_state3 == 1'b1) & (rxEng_tupleBuffer_full_n == 1'b0)) | ((ap_predicate_op144_write_state3 == 1'b1) & (rxEng2portTable_check_req_full_n == 1'b0)) | ((ap_predicate_op143_write_state3 == 1'b1) & (rxEng_headerMetaFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_156 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_230 = (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd0)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd0)));
end

always @ (*) begin
    ap_condition_308 = (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1) & (header_ready_1_load_load_fu_402_p1 == 1'd1)));
end

always @ (*) begin
    ap_condition_62 = ((firstWord == 1'd1) & (tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_mux_pkgValid_loc_0_i_phi_fu_382_p4 = ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_379;

assign ap_phi_reg_pp0_iter0_firstWord_flag_0_i_reg_270 = 'bx;

assign ap_phi_reg_pp0_iter0_firstWord_flag_1_i_reg_292 = 'bx;

assign ap_phi_reg_pp0_iter0_firstWord_new_1_i_reg_305 = 'bx;

assign ap_phi_reg_pp0_iter0_header_idx_6_new_0_i_reg_260 = 'bx;

assign ap_phi_reg_pp0_iter0_header_idx_6_new_1_i_reg_344 = 'bx;

assign ap_phi_reg_pp0_iter0_header_ready_1_flag_0_i_reg_249 = 'bx;

assign ap_phi_reg_pp0_iter0_header_ready_1_flag_1_i_reg_318 = 'bx;

assign ap_phi_reg_pp0_iter0_header_ready_1_new_1_i_reg_331 = 'bx;

assign ap_phi_reg_pp0_iter0_metaWritten_1_flag_0_i_reg_281 = 'bx;

assign ap_phi_reg_pp0_iter0_metaWritten_1_flag_1_i_reg_357 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_44_in_i_in_in_reg_370 = 'bx;

assign ap_phi_reg_pp0_iter0_pkgValid_loc_0_i_reg_379 = 'bx;

always @ (*) begin
    ap_predicate_op140_write_state3 = (((firstWord_load_reg_969_pp0_iter1_reg == 1'd0) & (or_ln457_reg_1009 == 1'd1) & (pkgValid_loc_0_i_reg_379 == 1'd1) & (tmp_i_reg_965_pp0_iter1_reg == 1'd1)) | ((or_ln457_reg_1009 == 1'd1) & (pkgValid_loc_0_i_reg_379 == 1'd1) & (tmp_i_273_reg_973_pp0_iter1_reg == 1'd1) & (tmp_i_reg_965_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op143_write_state3 = (((firstWord_load_reg_969_pp0_iter1_reg == 1'd0) & (pkgValid_loc_0_i_reg_379 == 1'd1) & (tmp_i_reg_965_pp0_iter1_reg == 1'd1) & (metaWritten_1_load_reg_1005_pp0_iter1_reg == 1'd0)) | ((pkgValid_loc_0_i_reg_379 == 1'd1) & (tmp_i_273_reg_973_pp0_iter1_reg == 1'd1) & (tmp_i_reg_965_pp0_iter1_reg == 1'd1) & (metaWritten_1_load_reg_1005_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op144_write_state3 = (((firstWord_load_reg_969_pp0_iter1_reg == 1'd0) & (pkgValid_loc_0_i_reg_379 == 1'd1) & (tmp_i_reg_965_pp0_iter1_reg == 1'd1) & (metaWritten_1_load_reg_1005_pp0_iter1_reg == 1'd0)) | ((pkgValid_loc_0_i_reg_379 == 1'd1) & (tmp_i_273_reg_973_pp0_iter1_reg == 1'd1) & (tmp_i_reg_965_pp0_iter1_reg == 1'd1) & (metaWritten_1_load_reg_1005_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op146_write_state3 = (((firstWord_load_reg_969_pp0_iter1_reg == 1'd0) & (pkgValid_loc_0_i_reg_379 == 1'd1) & (tmp_i_reg_965_pp0_iter1_reg == 1'd1) & (metaWritten_1_load_reg_1005_pp0_iter1_reg == 1'd0)) | ((pkgValid_loc_0_i_reg_379 == 1'd1) & (tmp_i_273_reg_973_pp0_iter1_reg == 1'd1) & (tmp_i_reg_965_pp0_iter1_reg == 1'd1) & (metaWritten_1_load_reg_1005_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op150_write_state3 = (((firstWord_load_reg_969_pp0_iter1_reg == 1'd0) & (pkgValid_loc_0_i_reg_379 == 1'd1) & (tmp_i_reg_965_pp0_iter1_reg == 1'd1) & (or_ln478_reg_1110 == 1'd1) & (metaWritten_1_load_reg_1005_pp0_iter1_reg == 1'd0)) | ((pkgValid_loc_0_i_reg_379 == 1'd1) & (tmp_i_273_reg_973_pp0_iter1_reg == 1'd1) & (tmp_i_reg_965_pp0_iter1_reg == 1'd1) & (or_ln478_reg_1110 == 1'd1) & (metaWritten_1_load_reg_1005_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op39_read_state1 = (((firstWord == 1'd0) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)) | ((tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op68_read_state1 = ((firstWord == 1'd1) & (tmp_i_273_nbreadreq_fu_194_p3 == 1'd1) & (tmp_i_nbreadreq_fu_186_p3 == 1'd1));
end

assign header_ready_1_load_load_fu_402_p1 = header_ready_1;

assign icmp_ln414_fu_430_p2 = ((zext_ln414_fu_426_p1 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln874_4_fu_888_p2 = ((p_Result_203_fu_796_p3 != zext_ln213_3_fu_822_p1) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_658_p2 = ((p_Result_202_fu_628_p3 != zext_ln1347_fu_654_p1) ? 1'b1 : 1'b0);

assign icmp_ln886_4_fu_894_p2 = ((meta_dataOffset_V_1_fu_804_p4 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_664_p2 = ((lhs_fu_636_p4 > 4'd5) ? 1'b1 : 1'b0);

assign lhs_fu_636_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[199:196]}};

assign metaWritten_1_load_load_fu_543_p1 = metaWritten_1;

assign meta_dataOffset_V_1_fu_804_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[199:196]}};

assign meta_length_V_1_fu_826_p2 = (p_Result_203_fu_796_p3 - zext_ln213_3_fu_822_p1);

assign or_ln457_fu_670_p2 = (icmp_ln886_fu_664_p2 | icmp_ln874_fu_658_p2);

assign or_ln478_fu_900_p2 = (icmp_ln886_4_fu_894_p2 | icmp_ln874_4_fu_888_p2);

assign or_ln492_1_fu_554_p2 = (tmp_last_V_fu_393_p3 | ap_phi_mux_header_ready_1_flag_0_i_phi_fu_252_p4);

assign or_ln492_2_fu_577_p2 = (tmp_last_V_fu_393_p3 | ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_284_p4);

assign or_ln492_fu_547_p2 = (tmp_last_V_fu_393_p3 | ap_phi_mux_firstWord_flag_0_i_phi_fu_273_p4);

assign p_Result_202_fu_628_p3 = {{p_Result_521_i_fu_618_p4}, {p_Result_i_fu_608_p4}};

assign p_Result_203_fu_796_p3 = {{p_Result_537_i_fu_786_p4}, {p_Result_536_i_fu_776_p4}};

assign p_Result_521_i_fu_618_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[87:80]}};

assign p_Result_536_i_fu_776_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[95:88]}};

assign p_Result_537_i_fu_786_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[87:80]}};

assign p_Result_i_fu_608_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[95:88]}};

assign p_Result_s_fu_514_p2 = (and_ln414_23_fu_508_p2 | and_ln414_22_fu_502_p2);

assign ret_fu_646_p3 = {{lhs_fu_636_p4}, {2'd0}};

assign rxEng2portTable_check_req_din = p_9_reg_1095;

assign rxEng_dataBuffer3a_din = rxEng_dataBuffer2_read_reg_977_pp0_iter1_reg;

assign rxEng_headerMetaFifo_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{12'd0}, {meta_dataOffset_V_1_reg_1063}}}, {7'd0}}}, {tmp_287_reg_1090}}}, {7'd0}}}, {tmp_286_reg_1084}}}, {7'd0}}}, {tmp_285_reg_1079}}}, {7'd0}}}, {tmp_284_reg_1074}}}, {meta_length_V_1_reg_1069}}}, {16'd0}}}, {p_Result_534_i_reg_1058}}}, {p_Result_533_i_reg_1053}}}, {p_Result_531_i_reg_1048}}}, {p_Result_530_i_reg_1043}}}, {p_Result_529_i_reg_1038}}}, {p_Result_528_i_reg_1033}}}, {p_Result_527_i_reg_1028}}}, {p_Result_526_i_reg_1023}}}, {p_Result_525_i_reg_1018}}}, {p_Result_524_i_reg_1013}};

assign rxEng_optionalFieldsMetaFifo_din = tmp_s_fu_951_p4;

assign rxEng_tupleBuffer_din = {{tmp_6_reg_1100}, {trunc_ln174_reg_1105}};

assign select_ln414_18_fu_466_p3 = ((icmp_ln414_fu_430_p2[0:0] == 1'b1) ? tmp_283_fu_456_p4 : tmp_288_fu_414_p1);

assign select_ln414_19_fu_474_p3 = ((icmp_ln414_fu_430_p2[0:0] == 1'b1) ? 256'd57896044618658097711785492504343953926634992332820282019728792003956564819968 : 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935);

assign select_ln414_20_fu_482_p3 = ((icmp_ln414_fu_430_p2[0:0] == 1'b1) ? 256'd1 : 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935);

assign select_ln414_fu_448_p3 = ((icmp_ln414_fu_430_p2[0:0] == 1'b1) ? st_fu_440_p3 : tmp_288_fu_414_p1);

assign select_ln492_fu_568_p3 = ((tmp_last_V_fu_393_p3[0:0] == 1'b1) ? 16'd0 : ap_phi_mux_header_idx_6_new_0_i_phi_fu_263_p4);

assign shl_ln3_fu_814_p3 = {{meta_dataOffset_V_1_fu_804_p4}, {2'd0}};

assign st_fu_440_p3 = {{trunc_ln414_fu_436_p1}, {255'd0}};

integer ap_tvar_int_0;

always @ (select_ln414_fu_448_p3) begin
    for (ap_tvar_int_0 = 256 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 255 - 0) begin
            tmp_283_fu_456_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_283_fu_456_p4[ap_tvar_int_0] = select_ln414_fu_448_p3[255 - ap_tvar_int_0];
        end
    end
end

assign tmp_288_fu_414_p1 = rxEng_dataBuffer2_dout[255:0];

assign tmp_fu_418_p3 = {{header_idx_2}, {1'd0}};

assign tmp_i_273_nbreadreq_fu_194_p3 = rxEng_checksumValidFifo_empty_n;

assign tmp_i_nbreadreq_fu_186_p3 = rxEng_dataBuffer2_empty_n;

assign tmp_last_V_fu_393_p3 = rxEng_dataBuffer2_dout[32'd576];

assign tmp_s_fu_951_p4 = {{{tmp_286_reg_1084}, {4'd0}}, {add_ln213_fu_946_p2}};

assign trunc_ln174_fu_884_p1 = ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_370[63:0];

assign trunc_ln414_fu_436_p1 = rxEng_dataBuffer2_dout[0:0];

assign xor_ln414_fu_496_p2 = (256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 ^ and_ln414_fu_490_p2);

assign xor_ln492_fu_561_p2 = (tmp_last_V_fu_393_p3 ^ 1'd1);

assign zext_ln1347_fu_654_p1 = ret_fu_646_p3;

assign zext_ln213_3_fu_822_p1 = shl_ln3_fu_814_p3;

assign zext_ln414_fu_426_p1 = tmp_fu_418_p3;

endmodule //toe_top_processPseudoHeader_512_s
