// Seed: 650029725
`timescale 1 ps / 1ps
module module_0 ();
  assign id_0 = (id_0);
  reg id_1;
  always @(posedge id_1) begin
    id_1 <= 1'b0 ^ (~id_0);
  end
endmodule
