# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../From the internet.srcs/sim_1/imports/new/T02_WaitForTb.vhd" \

# Do not sort compile order
nosort
