INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_510_filtered_samples.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_BRAM_16_510_filtered_samples
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_256_binary_sequences.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_BRAM_16_256_binary_sequences
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlation_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_correlation_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_128_low_pass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_BRAM_16_128_low_pass
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_BRAM_16_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_sequnces_bits_feader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_sequences_bits_feader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_internal_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_BRAM_internal_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_512_band_pass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_BRAM_16_512_band_pass
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_BRAM_16_512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_BRAM_16_512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_low_pass_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_low_pass_filter
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_low_pass_filter.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_samples_organizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_samples_organizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_correlator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_correlator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_band_pass_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_band_pass_filter
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_band_pass_filter.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/sim/rx_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/src/rx_top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/sim/rx_top_level_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_top_level_Testbench
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/sim/rx_top_level_Testbench.v:99]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joao/Downloads/work/ULS-RTL/Verilog/RTL/rx/vivado_2015_4/vivado_2015_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
