TITLE: Physical Design Engineer/lead - H1B

SKILLS: IT Hardware

Job Description Â Send me Jobs like this Years of experience: 5 plus years Base Location in India: Ahmedabad or Bangalore Job Profile: - Engineer would be responsible for doing physical design implementation, timing closure and Physical verification at block level. He/She would be communicating to client directly. - He/She should execute block level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. Technical Skill: - Expert in Physical Design Implementation on advanced technology nodes like 28nm, 20nm for block level implementation. - Good understanding on low power concepts - Good understanding on top level physical design, partitioning and timing constraints, IR Drop. - Expert in static timing analysis/fixing, power and noise analysis - Good understanding in Physical Verification - Knowledge in automation script (Tcl, Perl, etc) would be an added advantage. - Good communication skills is a MUST. - Experience leading small teams (3-5) is a plus (Primarily for Tech Lead) Salary: Not Disclosed by Recruiter Industry: Semiconductors / Electronics Functional Area: IT Hardware , Technical Support , Telecom Engineering Role Category:IT Hardware Role:Hardware Design Engineer Keyskills Timing Closure Timing Analysis TCL DRC Perl Floor Planning LVS Physical Verification Physical Design Synthesis Desired Candidate Profile Education- UG: Any Graduate - Any Specialization PG:Any Postgraduate - Any Specialization Doctorate:Doctorate Not Required Â Company Profile: Allegro Solutions Leading client of Allegro Solutions Download PPT Photo 1 Â View Contact Details