
*** Running vivado
    with args -log main_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Aug 29 14:36:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.383 ; gain = 12.902 ; free physical = 2797 ; free virtual = 12626
Command: link_design -top main_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1684.359 ; gain = 0.000 ; free physical = 2657 ; free virtual = 12486
INFO: [Netlist 29-17] Analyzing 300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.gen/sources_1/ip/xadc_joystic/xadc_joystic.xdc] for cell 'sh/joystick/inst'
Finished Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.gen/sources_1/ip/xadc_joystic/xadc_joystic.xdc] for cell 'sh/joystick/inst'
Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.855 ; gain = 0.000 ; free physical = 2540 ; free virtual = 12369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2018.363 ; gain = 106.508 ; free physical = 2483 ; free virtual = 12311

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22dbf4048

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2448.285 ; gain = 429.922 ; free physical = 2107 ; free virtual = 11935

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 22dbf4048

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1768 ; free virtual = 11596

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 22dbf4048

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1768 ; free virtual = 11596
Phase 1 Initialization | Checksum: 22dbf4048

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1768 ; free virtual = 11596

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 22dbf4048

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1768 ; free virtual = 11596

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 22dbf4048

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1768 ; free virtual = 11596
Phase 2 Timer Update And Timing Data Collection | Checksum: 22dbf4048

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1768 ; free virtual = 11596

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 22dbf4048

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1767 ; free virtual = 11596
Retarget | Checksum: 22dbf4048
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d3b96a08

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1767 ; free virtual = 11596
Constant propagation | Checksum: 1d3b96a08
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1767 ; free virtual = 11596
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1770 ; free virtual = 11599
Phase 5 Sweep | Checksum: 1fdd4734f

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2785.207 ; gain = 0.000 ; free physical = 1770 ; free virtual = 11599
Sweep | Checksum: 1fdd4734f
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fdd4734f

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2817.223 ; gain = 32.016 ; free physical = 1770 ; free virtual = 11599
BUFG optimization | Checksum: 1fdd4734f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fdd4734f

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2817.223 ; gain = 32.016 ; free physical = 1770 ; free virtual = 11599
Shift Register Optimization | Checksum: 1fdd4734f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f49df43e

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2817.223 ; gain = 32.016 ; free physical = 1770 ; free virtual = 11599
Post Processing Netlist | Checksum: 1f49df43e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2fde38241

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2817.223 ; gain = 32.016 ; free physical = 1770 ; free virtual = 11599

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1770 ; free virtual = 11599
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2fde38241

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2817.223 ; gain = 32.016 ; free physical = 1770 ; free virtual = 11599
Phase 9 Finalization | Checksum: 2fde38241

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2817.223 ; gain = 32.016 ; free physical = 1770 ; free virtual = 11599
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2fde38241

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2817.223 ; gain = 32.016 ; free physical = 1770 ; free virtual = 11599

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2fde38241

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1770 ; free virtual = 11599

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2fde38241

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1770 ; free virtual = 11599

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1770 ; free virtual = 11599
Ending Netlist Obfuscation Task | Checksum: 2fde38241

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1770 ; free virtual = 11599
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2817.223 ; gain = 905.367 ; free physical = 1770 ; free virtual = 11599
INFO: [Vivado 12-24828] Executing command : report_drc -file main_top_drc_opted.rpt -pb main_top_drc_opted.pb -rpx main_top_drc_opted.rpx
Command: report_drc -file main_top_drc_opted.rpt -pb main_top_drc_opted.pb -rpx main_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1712 ; free virtual = 11540
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1712 ; free virtual = 11540
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1712 ; free virtual = 11540
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1712 ; free virtual = 11540
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1712 ; free virtual = 11540
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1711 ; free virtual = 11541
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2817.223 ; gain = 0.000 ; free physical = 1711 ; free virtual = 11541
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.426 ; gain = 0.000 ; free physical = 1674 ; free virtual = 11503
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 212a0e7ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2848.426 ; gain = 0.000 ; free physical = 1674 ; free virtual = 11503
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.426 ; gain = 0.000 ; free physical = 1674 ; free virtual = 11503

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13333c64d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2848.426 ; gain = 0.000 ; free physical = 1666 ; free virtual = 11495

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 186c943c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1666 ; free virtual = 11495

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 186c943c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1666 ; free virtual = 11495
Phase 1 Placer Initialization | Checksum: 186c943c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1670 ; free virtual = 11499

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1db981699

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1749 ; free virtual = 11578

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d16fe9b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1749 ; free virtual = 11578

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b07b5e1f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1749 ; free virtual = 11578

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1505c9be0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1762 ; free virtual = 11591

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1968eab9f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1762 ; free virtual = 11591

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 15 LUTNM shape to break, 31 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 4, total 15, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 28 nets or LUTs. Breaked 15 LUTs, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1762 ; free virtual = 11591

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           15  |             13  |                    28  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |             13  |                    28  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1f0b7ccd5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1762 ; free virtual = 11591
Phase 2.5 Global Place Phase2 | Checksum: 243080a7b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1762 ; free virtual = 11591
Phase 2 Global Placement | Checksum: 243080a7b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1762 ; free virtual = 11591

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18f5b3119

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1761 ; free virtual = 11590

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c14591b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1759 ; free virtual = 11589

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28b36dbf0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1759 ; free virtual = 11589

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27ba4d308

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1759 ; free virtual = 11589

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2716cb73d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1755 ; free virtual = 11585

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 233e2eca8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1755 ; free virtual = 11584

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2962c03d8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1755 ; free virtual = 11584

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2884fd846

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1755 ; free virtual = 11584

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 302e9b462

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1751 ; free virtual = 11580
Phase 3 Detail Placement | Checksum: 302e9b462

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1751 ; free virtual = 11580

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27f147409

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.957 | TNS=-43.562 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fa3a8209

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1751 ; free virtual = 11580
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 34d83a030

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1751 ; free virtual = 11580
Phase 4.1.1.1 BUFG Insertion | Checksum: 27f147409

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1751 ; free virtual = 11580

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.005. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 251b880c0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1747 ; free virtual = 11576

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1747 ; free virtual = 11576
Phase 4.1 Post Commit Optimization | Checksum: 251b880c0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1747 ; free virtual = 11576

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 251b880c0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1747 ; free virtual = 11576

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 251b880c0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1747 ; free virtual = 11576
Phase 4.3 Placer Reporting | Checksum: 251b880c0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1747 ; free virtual = 11576

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1747 ; free virtual = 11576

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1747 ; free virtual = 11576
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 181538844

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1747 ; free virtual = 11576
Ending Placer Task | Checksum: 11842e38e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2887.469 ; gain = 39.043 ; free physical = 1747 ; free virtual = 11576
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2887.469 ; gain = 70.246 ; free physical = 1747 ; free virtual = 11576
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file main_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1738 ; free virtual = 11566
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_top_utilization_placed.rpt -pb main_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file main_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1727 ; free virtual = 11556
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1727 ; free virtual = 11556
Wrote PlaceDB: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1718 ; free virtual = 11550
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1718 ; free virtual = 11550
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1718 ; free virtual = 11550
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1716 ; free virtual = 11549
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1716 ; free virtual = 11549
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1716 ; free virtual = 11549
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1706 ; free virtual = 11536
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.08s |  WALL: 0.33s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1706 ; free virtual = 11536

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.005 | TNS=-0.021 |
Phase 1 Physical Synthesis Initialization | Checksum: 246806b65

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1706 ; free virtual = 11536
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.005 | TNS=-0.021 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 246806b65

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1706 ; free virtual = 11536

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.005 | TNS=-0.021 |
INFO: [Physopt 32-702] Processed net lcd/input_password_reg_n_0_[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net lcd/wrong_sysclk_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net lcd/send_byte/state_reg[4]_0[0]. Critical path length was reduced through logic transformation on cell lcd/send_byte/input_password[0][3]_i_1_comp.
INFO: [Physopt 32-735] Processed net lcd/send_byte/input_password[0][3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.130 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.130 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1702 ; free virtual = 11533
Phase 3 Critical Path Optimization | Checksum: 246806b65

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1702 ; free virtual = 11533

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.130 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.130 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1702 ; free virtual = 11533
Phase 4 Critical Path Optimization | Checksum: 246806b65

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1702 ; free virtual = 11533
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1702 ; free virtual = 11533
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.130 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.135  |          0.021  |            0  |              0  |                     1  |           0  |           2  |  00:00:00  |
|  Total          |          0.135  |          0.021  |            0  |              0  |                     1  |           0  |           3  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1702 ; free virtual = 11533
Ending Physical Synthesis Task | Checksum: 252161629

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1702 ; free virtual = 11533
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.469 ; gain = 0.000 ; free physical = 1702 ; free virtual = 11533
Wrote PlaceDB: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2889.297 ; gain = 1.828 ; free physical = 1696 ; free virtual = 11529
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.297 ; gain = 0.000 ; free physical = 1696 ; free virtual = 11529
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2889.297 ; gain = 0.000 ; free physical = 1696 ; free virtual = 11529
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2889.297 ; gain = 0.000 ; free physical = 1696 ; free virtual = 11529
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.297 ; gain = 0.000 ; free physical = 1693 ; free virtual = 11527
Write Physdb Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2889.297 ; gain = 1.828 ; free physical = 1693 ; free virtual = 11527
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1b9e18ba ConstDB: 0 ShapeSum: db6e2d5a RouteDB: a0815c57
Post Restoration Checksum: NetGraph: fdc5be6b | NumContArr: 7934659b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2fc4c1940

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2992.461 ; gain = 0.000 ; free physical = 1572 ; free virtual = 11403

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2fc4c1940

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2992.461 ; gain = 0.000 ; free physical = 1572 ; free virtual = 11403

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2fc4c1940

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2992.461 ; gain = 0.000 ; free physical = 1572 ; free virtual = 11403
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2935ee974

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3021.523 ; gain = 29.062 ; free physical = 1555 ; free virtual = 11386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.124  | TNS=0.000  | WHS=-0.144 | THS=-16.873|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2514
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2514
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ffe97710

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3021.523 ; gain = 29.062 ; free physical = 1554 ; free virtual = 11384

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2ffe97710

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3021.523 ; gain = 29.062 ; free physical = 1554 ; free virtual = 11384

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2ccdf7fba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3021.523 ; gain = 29.062 ; free physical = 1554 ; free virtual = 11384
Phase 4 Initial Routing | Checksum: 2ccdf7fba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3021.523 ; gain = 29.062 ; free physical = 1554 ; free virtual = 11384
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                          |
+====================+===================+==============================================+
| sys_clk_pin        | sys_clk_pin       | lcd/is_wrong_reg/D                           |
| sys_clk_pin        | sys_clk_pin       | lcd/password_complete_reg/D                  |
| sys_clk_pin        | sys_clk_pin       | nolabel_line45/dht11_inst/count_usec_e_reg/D |
| sys_clk_pin        | sys_clk_pin       | lcd/underscore_sent_reg/D                    |
+--------------------+-------------------+----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.184 | TNS=-2.499 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 297cbc59a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.249 | TNS=-3.539 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 309307f5f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375
Phase 5 Rip-up And Reroute | Checksum: 309307f5f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 294a832ab

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.104 | TNS=-1.219 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2fad6c10e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2fad6c10e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375
Phase 6 Delay and Skew Optimization | Checksum: 2fad6c10e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.090 | TNS=-0.995 | WHS=0.035  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d4e031b9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375
Phase 7 Post Hold Fix | Checksum: 2d4e031b9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.577055 %
  Global Horizontal Routing Utilization  = 0.559084 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2d4e031b9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d4e031b9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24e45aa52

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24e45aa52

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.090 | TNS=-0.995 | WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 24e45aa52

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375
Total Elapsed time in route_design: 25.48 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 215cc62cd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 215cc62cd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3037.523 ; gain = 45.062 ; free physical = 1544 ; free virtual = 11375

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3037.523 ; gain = 148.227 ; free physical = 1544 ; free virtual = 11375
INFO: [Vivado 12-24828] Executing command : report_drc -file main_top_drc_routed.rpt -pb main_top_drc_routed.pb -rpx main_top_drc_routed.rpx
Command: report_drc -file main_top_drc_routed.rpt -pb main_top_drc_routed.pb -rpx main_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file main_top_methodology_drc_routed.rpt -pb main_top_methodology_drc_routed.pb -rpx main_top_methodology_drc_routed.rpx
Command: report_methodology -file main_top_methodology_drc_routed.rpt -pb main_top_methodology_drc_routed.pb -rpx main_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file main_top_timing_summary_routed.rpt -pb main_top_timing_summary_routed.pb -rpx main_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file main_top_route_status.rpt -pb main_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file main_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file main_top_bus_skew_routed.rpt -pb main_top_bus_skew_routed.pb -rpx main_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file main_top_power_routed.rpt -pb main_top_power_summary_routed.pb -rpx main_top_power_routed.rpx
Command: report_power -file main_top_power_routed.rpt -pb main_top_power_summary_routed.pb -rpx main_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file main_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3180.117 ; gain = 142.594 ; free physical = 1428 ; free virtual = 11261
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.117 ; gain = 0.000 ; free physical = 1428 ; free virtual = 11261
Wrote PlaceDB: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3180.117 ; gain = 0.000 ; free physical = 1432 ; free virtual = 11268
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.117 ; gain = 0.000 ; free physical = 1432 ; free virtual = 11268
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3180.117 ; gain = 0.000 ; free physical = 1432 ; free virtual = 11268
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.117 ; gain = 0.000 ; free physical = 1432 ; free virtual = 11268
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.117 ; gain = 0.000 ; free physical = 1432 ; free virtual = 11268
Write Physdb Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3180.117 ; gain = 0.000 ; free physical = 1432 ; free virtual = 11268
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/impl_1/main_top_routed.dcp' has been generated.
Command: write_bitstream -force main_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10712960 bits.
Writing bitstream ./main_top.bit...
Writing bitstream ./main_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3427.258 ; gain = 247.141 ; free physical = 1149 ; free virtual = 10984
INFO: [Common 17-206] Exiting Vivado at Fri Aug 29 14:38:45 2025...
