// Seed: 3770958193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  genvar id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  wand id_3
);
  supply1 id_5;
  generate
    if (id_3) begin : id_6
      if (1) begin
        assign id_5 = id_1 == id_6;
      end
    end
  endgenerate
  xor (id_0, id_5, id_2, id_1);
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
endmodule
