// Seed: 3978625372
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    output wor   id_2
);
  id_4(
      .id_0(), .id_1(1), .id_2(id_2), .id_3(1'h0)
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    output tri1 id_2
);
  genvar id_4;
  wire id_5;
  always @(posedge id_0 or posedge 1'b0) if (id_4) id_4 <= id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2
  );
endmodule
