#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2019.06
# platform  : Linux 3.10.0-1127.13.1.el7.x86_64
# version   : 2019.06p001 64 bits
# build date: 2019.08.01 18:19:57 PDT
#----------------------------------------
# started Thu Jul 30 14:12:40 BRT 2020
# hostname  : optmaS1
# pid       : 8157
# arguments : '-label' 'session_0' '-console' 'optmaS1:34006' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_encoder/a/sessionLogs/session_0' '-init' '-hidden' '/home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_encoder/a/.tmp/.initCmds.tcl' 'run_formal.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2019 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_encoder/a/sessionLogs/session_0

/home/Mateus/workspace/UFMG_digital_design/rs_codec/formal/rs_encoder/a/jg.log
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/Mateus/.config/jasper/jaspergold.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% source compilation.itcl
% source requirements.tcl
% 
% foreach param [get_parameters] {
    set N [lindex $param 0]
    set K [lindex $param 1] 
    set RS_GF [lindex $param 2] 
    run_design_compilation $N $K $RS_GF
    clock clk
    task -create reset -set -source_task <embedded>\
    	-copy_stopats -copy_abstractions all\
    	-copy_assumes -copy <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01\
	-copy <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01:precondition1\
	-copy <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_02\
	-copy <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_02:precondition1\
	-copy <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_03\
	-copy <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_03:precondition1
    task -create functional -set -source_task <embedded>\
    	-copy_stopats -copy_abstractions all\
    	-copy_assumes -copy <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01\
	-copy <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01:precondition1\
    	-copy <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02\
	-copy <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02:precondition1

    #Checking reset requirements
    task -set reset
    reset -none
    prove -task reset
    check_return {get_property_list -include {status {cex unreachable}} -task {<constraints>}} {}

    #Setting reset expression and removing property already proven in the previous step
    reset rst
    task -set <embedded>
    assert -disable <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01
    cover -disable  <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01:precondition1
    assert -disable <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_02
    cover -disable  <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_02:precondition1
    assert -disable <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_03
    cover -disable  <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_03:precondition1
    assert -disable <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01
    cover -disable  <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01:precondition1
    assert -disable <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02
    cover -disable  <embedded>::rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02:precondition1

    clock clk
    reset rst
    prove -task <embedded>
    check_return {get_property_list -include {status {cex unreachable}} -task {<constraints>}} {}

    prove -task {<constraints>}
    check_return {get_property_list -include {status {cex unreachable}} -task {<constraints>}} {}

    #max bound should be Num max of valid signals + N-K + 3 = N + 3.
    task -set functional
    #assume i_consume
    set proof_bound [expr {$N + 3}]
    set_prove_target_bound $proof_bound
    set_max_trace_length $proof_bound
    prove -task functional
    check_return {get_property_list -include {status {cex unreachable}} -task {functional}} {}
}
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_types.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_types.vhd(4): analyzing package 'rs_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_functions.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_functions.vhd(18): analyzing package 'rs_functions'
[INFO (VHDL-1013)] ../../rtl/rs_functions.vhd(26): analyzing package body 'rs_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_components.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_components.vhd(12): analyzing package 'rs_components'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_constants.vhd'
[INFO (VHDL-1014)] ../../rtl/rs_constants.vhd(11): analyzing package 'rs_constants'
[INFO (VHDL-1013)] ../../rtl/rs_constants.vhd(4144): analyzing package body 'rs_constants'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(12): analyzing entity 'rs_encoder'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(36): analyzing architecture 'behavior'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(155): analyzing entity 'rs_encoder_control'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(186): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_encoder.vhd(365): analyzing entity 'rs_encoder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_encoder.vhd(383): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../../generic_components/rtl/async_dff.vhd'
[INFO (VHDL-1012)] ../../../generic_components/rtl/async_dff.vhd(11): analyzing entity 'async_dff'
[INFO (VHDL-1010)] ../../../generic_components/rtl/async_dff.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_adder.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_adder.vhd(4): analyzing entity 'rs_adder'
[INFO (VHDL-1010)] ../../rtl/rs_adder.vhd(16): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier_lut.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier_lut.vhd(15): analyzing entity 'rs_multiplier_lut'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier_lut.vhd(26): analyzing architecture 'lut'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_multiplier.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_multiplier.vhd(8): analyzing entity 'rs_multiplier'
[INFO (VHDL-1010)] ../../rtl/rs_multiplier.vhd(20): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_remainder_unit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_remainder_unit.vhd(8): analyzing entity 'rs_remainder_unit'
[INFO (VHDL-1010)] ../../rtl/rs_remainder_unit.vhd(24): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(6): analyzing entity 'rs_syndrome'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(35): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(128): analyzing entity 'rs_syndrome_control'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(155): analyzing architecture 'behavioral'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome.vhd(339): analyzing entity 'rs_syndrome_unit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome.vhd(355): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_syndrome_subunit.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_syndrome_subunit.vhd(9): analyzing entity 'rs_syndrome_subunit'
[INFO (VHDL-1010)] ../../rtl/rs_syndrome_subunit.vhd(25): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../rtl/rs_encoder_wrapper.vhd'
[INFO (VHDL-1012)] ../../rtl/rs_encoder_wrapper.vhd(15): analyzing entity 'rs_encoder_wrapper'
[INFO (VHDL-1010)] ../../rtl/rs_encoder_wrapper.vhd(40): analyzing architecture 'behavior'
[-- (VERI-1482)] Analyzing Verilog file '/home/tools/jasper_2019.06p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'fv_encoder.sv'
[WARN (VERI-1763)] fv_encoder.sv(97): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] fv_encoder.sv(98): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] fv_encoder.sv(99): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
INFO (ISW003): Top module name is "rs_encoder_wrapper".
[INFO (VHDL-1067)] ../../rtl/rs_encoder_wrapper.vhd(15): executing 'rs_encoder_wrapper(n=15,k=11,rs_gf=rs_gf_16)(behavior)'
[INFO (VHDL-1067)] ../../rtl/rs_encoder.vhd(12): executing 'rs_encoder(n=15,k=11,rs_gf=rs_gf_16)(behavior)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_encoder.vhd(155): executing 'rs_encoder_control(n=15,word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_encoder.vhd(201): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_encoder.vhd(202): creating type property for signal 'r_counter'
[INFO (VHDL-1172)] ../../rtl/rs_encoder.vhd(295): others clause is never selected
[INFO (VHDL-1067)] ../../rtl/rs_encoder.vhd(365): executing 'rs_encoder_unit(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=12)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=12)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_remainder_unit.vhd(8): executing 'rs_remainder_unit(word_length=4,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_remainder_unit.vhd(8): executing 'rs_remainder_unit(word_length=4,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_remainder_unit.vhd(8): executing 'rs_remainder_unit(word_length=4,mult_constant=15)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=15)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=15)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=8)(lut)'
INFO (IPM031): Clearing proof results of all properties.
INFO (ISW003): Top module name is "rs_encoder_wrapper".
[INFO (VHDL-1067)] ../../rtl/rs_encoder_wrapper.vhd(15): executing 'rs_encoder_wrapper(n=15,k=11,rs_gf=rs_gf_16)(behavior)'
[INFO (VHDL-1067)] ../../rtl/rs_encoder.vhd(12): executing 'rs_encoder(n=15,k=11,rs_gf=rs_gf_16)(behavior)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../../generic_components/rtl/async_dff.vhd(11): executing 'async_dff(word_length=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_encoder.vhd(155): executing 'rs_encoder_control(n=15,word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-9046)] ../../rtl/rs_encoder.vhd(201): creating type property for signal 'r_state'
[INFO (VHDL-9046)] ../../rtl/rs_encoder.vhd(202): creating type property for signal 'r_counter'
[INFO (VHDL-1172)] ../../rtl/rs_encoder.vhd(295): others clause is never selected
[INFO (VHDL-1067)] ../../rtl/rs_encoder.vhd(365): executing 'rs_encoder_unit(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_adder.vhd(4): executing 'rs_adder(word_length=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=12)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=12)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_remainder_unit.vhd(8): executing 'rs_remainder_unit(word_length=4,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=1)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_remainder_unit.vhd(8): executing 'rs_remainder_unit(word_length=4,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=3)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_remainder_unit.vhd(8): executing 'rs_remainder_unit(word_length=4,mult_constant=15)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=15)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=15)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome.vhd(339): executing 'rs_syndrome_unit(word_length=4,two_times_t=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=0)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=1)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=2)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=2)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=4)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=4)(lut)'
[INFO (VHDL-1067)] ../../rtl/rs_syndrome_subunit.vhd(9): executing 'rs_syndrome_subunit(word_length=4,i=3)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier.vhd(8): executing 'rs_multiplier(word_length=4,mult_constant=8)(behavioral)'
[INFO (VHDL-1067)] ../../rtl/rs_multiplier_lut.vhd(15): executing 'rs_multiplier_lut(word_length=4,mult_constant=8)(lut)'
[INFO] Connect: instantiating "fv_encod" as "mod2" in top module
[INFO (VERI-1018)] fv_encoder.sv(1): compiling module 'fv_encod:(WORD_LENGTH=4)'
[WARN (VERI-1209)] fv_encoder.sv(72): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] fv_encoder.sv(82): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] fv_encoder.sv(83): expression size 32 truncated to fit in target size 16
[INFO (VERI-8000)] fv_encoder.sv(94): Creating net DUT.RS_CONTROL.r_state
[INFO (VERI-8000)] fv_encoder.sv(176): Creating net RS_SYNDROME_UNIT_INST.o_syndrome
[INFO (VERI-8000)] fv_encoder.sv(177): Creating net DUT.rs_PROCESS_UNIT.r_cascade_outputs
[INFO (VERI-8000)] fv_encoder.sv(181): Creating net DUT.RS_CONTROL.o_select_parity_symbols
WARNING (WNL015): fv_encoder.sv(176): external reference RS_SYNDROME_UNIT_INST.o_syndrome inferred size mismatches target size.
WARNING (WNL015): fv_encoder.sv(177): external reference DUT.rs_PROCESS_UNIT.r_cascade_outputs inferred size mismatches target size.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM031): Clearing proof results of all properties.
Hpcustom1: Custom engine code is hT3NZbhPPfqY2AbBQnsjfOxn6c+6e6yL+/e8fYueaMCoQAEA
INFO (IPF036): Starting proof on task: "reset", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 96 design flops, 0 of 0 design latches, 205 of 221 internal elements.
WARNING (WRS031): 95 of 96 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom2: Custom engine code is hT3N/LhP/2Dz3DrVSe2lNjiSpGmyu5Klv2ELvwL2WCQ+iY7rtAZ05ZC7TYTjerFjm57AUr54KxI2LGPAdQPc+eiMri1dI47yA50CRDdixbORmxz6cC+fZzChw2WXiQWUpM8rQS1DvRGCnsdRtkwXwn5/wC8U1oGSk2zvtl/p5mB+RV+nlTid0KCMqOgMR7nmW6XEAQA
Ncustom3: Custom engine code is hT3NR7hPByLp3DrFSTPhwoIgCxPsqvZp21H/ym7EyTra3ms6eTBVZwJJnDhKmpN3woHootcWDlvmP07qcJRE1mUlIYMcSXUf1ExUD+hh5xN33vG9+qWOknUTM64CUjZpIk7qvPS+5IOws79QOzn5IqFPWD8RgByBUKPsu4ZUa9AO97P6cus4/HdmN+iijpsbAG5PrODXEeit9bdDREds7k7Rd2Vug5lgs78jIAEA
Ncustom4: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom5: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
0.0.PRE: Proof Simplification completed in 0,01 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: ProofGrid is starting event handling
0.0.Hts: Proofgrid shell started at 9177@optmaS1(local) jg_8157_optmaS1_1
0.0.N: Proofgrid shell started at 9176@optmaS1(local) jg_8157_optmaS1_1
0.0.Hts: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hts: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hts: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01:precondition1"	[0,00 s].
0.0.Hts: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_02:precondition1"	[0,00 s].
0.0.Hts: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_03:precondition1"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: A trace with 1 cycles was found. [0,00 s]
INFO (IPF047): 0.0.Hts: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hts: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_02:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hts: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_03:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hts: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01:precondition1"	[0,09 s].
0.0.Hts: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_02:precondition1"	[0,09 s].
0.0.Hts: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_03:precondition1"	[0,09 s].
0.0.Hts: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01"	[0,00 s].
0.0.Hts: Trace Attempt  1	[0,00 s]
0.0.Hts: Trace Attempt  2	[0,00 s]
0.0.Hts: Trace Attempt  3	[0,00 s]
0.0.Hts: Trace Attempt  4	[0,00 s]
0.0.Hts: Trace Attempt  5	[0,00 s]
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01"	[0,00 s].
0.0.N: Trace Attempt  1	[0,03 s]
0.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 0.0.N: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01" was proven in 0.00 s.
0.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01"	[0,00 s].
0.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_02"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.N: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_02" was proven in 0.00 s.
0.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_02"	[0,00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_03"	[0,00 s].
0.0.N: Trace Attempt  1	[0,00 s]
0.0.N: Requesting engine job to stop
0.0.Hts: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [0,05]
0.0.N: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 0.0.N: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_03" was proven in 0.00 s.
0.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_03"	[0,00 s].
0.0.N: Interrupted. [0,00 s]
0.0.N: Exited with Success (@ 0,08 s)
0: ProofGrid usable level: 0
0.0.Hts: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_001_CHECK_01"	[0,00 s].
0.0.Hts: Trace Attempt 48	[0,04 s]
0.0.Hts: Interrupted. [0,02 s]
0.0.Hts: Exited with Success (@ 0,10 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.32        0.05        0.00       12.34 %
    Hts        0.30        0.05        0.00       13.09 %
    all        0.31        0.05        0.00       12.70 %

    Data read    : 2.20 kiB
    Data written : 1.66 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "reset" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 3
                  - proven                    : 3 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task {<constraints>}'. expected: ''
0,0 seconds
WARNING (WRS005): Overriding setting from previous "reset" commands. You must specify all reset information in one command. Refer to "help reset" for guidance.
    For message help, type "help -message WRS005"
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
WARNING (WCK003): Clock "clk" is already declared.
WARNING (WRS005): Overriding setting from previous "reset" commands. You must specify all reset information in one command. Refer to "help reset" for guidance.
    For message help, type "help -message WRS005"
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "<embedded>", 77 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 95 of 96 design flops, 0 of 0 design latches, 213 of 221 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.DUT.rs_PROCESS_UNIT.FST_MULTIPLIER.MULT_LUT._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.DUT.rs_PROCESS_UNIT.GEN_RS_REMAINDER(0).RS_REMAINDER._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.DUT.rs_PROCESS_UNIT.GEN_RS_REMAINDER(0).RS_REMAINDER.MULTIPLIER.MULT_LUT._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.DUT.rs_PROCESS_UNIT.GEN_RS_REMAINDER(1).RS_REMAINDER._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.DUT.rs_PROCESS_UNIT.GEN_RS_REMAINDER(1).RS_REMAINDER.MULTIPLIER.MULT_LUT._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.DUT.rs_PROCESS_UNIT.GEN_RS_REMAINDER(2).RS_REMAINDER._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.DUT.rs_PROCESS_UNIT.GEN_RS_REMAINDER(2).RS_REMAINDER.MULTIPLIER.MULT_LUT._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(0).RS_SYNDROME_SUBUNIT_INST.MULTIPLIER.MULT_LUT._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(1).RS_SYNDROME_SUBUNIT_INST.MULTIPLIER.MULT_LUT._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(2).RS_SYNDROME_SUBUNIT_INST.MULTIPLIER.MULT_LUT._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property "rs_encoder_wrapper.RS_SYNDROME_UNIT_INST.GEN_RS_SYNDROME_UNIT(3).RS_SYNDROME_SUBUNIT_INST.MULTIPLIER.MULT_LUT._assert_1" was proven in 0.00 s.
1: Found proofs for 16 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.003s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.01 s]
1.0.N: Proof Simplification Iteration 4	[0.01 s]
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
1.0.PRE: Proof Simplification completed in 0,03 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 60
1: ProofGrid is starting event handling
1.0.AM: Proofgrid shell started at 9211@optmaS1(local) jg_8157_optmaS1_2
1.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.AM: A trace with 1 cycles was found. [0,00 s]
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_03:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_008_CHECK_01:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_018_CHECK_01:precondition1" was covered in 1 cycles in 0.00 s.
1.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Proofgrid shell started at 9210@optmaS1(local) jg_8157_optmaS1_2
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 134217728 was found for the property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,04 s]
1.0.AM: Trace Attempt  2	[0,04 s]
1.0.AM: Trace Attempt  3	[0,04 s]
1.0.AM: Trace Attempt  4	[0,05 s]
1.0.AM: Trace Attempt  5	[0,05 s]
1.0.N: Trace Attempt  1	[0,69 s]
1.0.N: Trace Attempt  2	[0,69 s]
1.0.N: Trace Attempt  3	[0,70 s]
1.0.N: Trace Attempt  4	[0,70 s]
1.0.N: Trace Attempt  5	[0,70 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: Trace Attempt 12	[0,72 s]
1.0.N: A proof was found: No trace exists. [0,76 s]
INFO (IPF057): 1.0.N: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01" was proven in 0.76 s.
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01"	[0,79 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_011_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: A trace with 3 cycles was found. [0,01 s]
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_011_CHECK_01:precondition1" was covered in 3 cycles in 0.01 s.
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_01:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "rs_encoder_wrapper.mod2.REQ_RS_ENC_011_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_02:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "rs_encoder_wrapper.mod2.REQ_RS_ENC_011_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_03c" was covered in 3 cycles in 0.01 s by the incidental trace "rs_encoder_wrapper.mod2.REQ_RS_ENC_011_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_005_CHECK_02:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "rs_encoder_wrapper.mod2.REQ_RS_ENC_011_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_009_CHECK_01:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "rs_encoder_wrapper.mod2.REQ_RS_ENC_011_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_015_CHECK_01:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "rs_encoder_wrapper.mod2.REQ_RS_ENC_011_CHECK_01:precondition1".
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_016_CHECK_01:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "rs_encoder_wrapper.mod2.REQ_RS_ENC_011_CHECK_01:precondition1".
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01"	[0,78 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_015_CHECK_01"	[0,00 s].
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_011_CHECK_01:precondition1"	[0,02 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_015_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,02 s]
1.0.N: Trace Attempt  4	[0,02 s]
1.0.AM: Trace Attempt  5	[0,03 s]
1.0.N: Trace Attempt  4	[0,03 s]
1: ProofGrid usable level: 48
1.0.AM: Trace Attempt  1	[0,04 s]
1.0.AM: Trace Attempt  2	[0,04 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,06 s]
INFO (IPF057): 1.0.AM: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_015_CHECK_01" was proven in 0.06 s.
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_015_CHECK_01"	[0,06 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 268435456 was found for the property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_01" in 0.00 s.
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_015_CHECK_01"	[0,06 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_01" was proven in 0.02 s.
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_01"	[0,02 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02"	[0,00 s].
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_01"	[0,02 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 536870912 was found for the property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,00 s]
1.0.AM: Trace Attempt  5	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 1.0.N: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02" was proven in 0.01 s.
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02"	[0,01 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02:precondition1"	[0,00 s].
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02"	[0,01 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02:precondition1"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A trace with 1 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02:precondition1" was covered in 1 cycles in 0.00 s.
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02:precondition1"	[0,00 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_03"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_02:precondition1"	[0,01 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_03"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 1073741824 was found for the property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_03" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.AM: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.AM: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_03" was proven in 0.02 s.
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_03"	[0,02 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01"	[0,00 s].
1.0.N: Trace Attempt  1	[0,02 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_002_CHECK_03"	[0,02 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 1073741824 was found for the property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01" in 0.00 s.
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,04 s]
1.0.AM: Trace Attempt  2	[0,04 s]
1.0.AM: Trace Attempt  3	[0,04 s]
1.0.AM: Trace Attempt  5	[0,05 s]
1.0.N: Trace Attempt  1	[0,05 s]
1.0.N: Trace Attempt  2	[0,05 s]
1.0.N: Trace Attempt  3	[0,05 s]
1.0.N: Trace Attempt  5	[0,06 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,06 s]
INFO (IPF057): 1.0.N: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01" was proven in 0.06 s.
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01"	[0,06 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01:precondition1"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0,00 s]
INFO (IPF008): 1.0.N: A max_length bound of 1073741824 was found for the property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01:precondition1" in 0.00 s.
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01"	[0,07 s].
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: A trace with 2 cycles was found. [0,00 s]
INFO (IPF047): 1.0.N: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 1.0.N: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_016_CHECK_02:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01:precondition1".
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_01:precondition1"	[0,01 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_02"	[0,00 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_02"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,02 s]
1.0.N: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.AM: Trace Attempt  1	[0,03 s]
1.0.AM: Trace Attempt  2	[0,03 s]
1.0.N: Trace Attempt  5	[0,03 s]
1.0.AM: Trace Attempt  3	[0,03 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.AM: Trace Attempt  5	[0,03 s]
1.0.N: Trace Attempt  6	[0,03 s]
1.0.N: A proof was found: No trace exists. [0,03 s]
INFO (IPF057): 1.0.N: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_02" was proven in 0.03 s.
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_02"	[0,03 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_03"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_02"	[0,03 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_03"	[0,00 s].
1.0.N: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  5	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,02 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,02 s]
1.0.N: Trace Attempt  5	[0,02 s]
1.0.N: Validation of fixpoint was successful. Time = 0.00
1.0.N: A proof was found: No trace exists. [0,02 s]
INFO (IPF057): 1.0.N: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_03" was proven in 0.02 s.
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_03"	[0,02 s].
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_03"	[0,02 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_03:precondition1"	[0,00 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_03:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.AM: A trace with 2 cycles was found. [0,01 s]
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_03:precondition1" was covered in 2 cycles in 0.02 s.
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_03:precondition1"	[0,02 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01:precondition1"	[0,00 s].
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_003_CHECK_03:precondition1"	[0,02 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: A trace with 3 cycles was found. [0,01 s]
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01:precondition1" was covered in 3 cycles in 0.01 s.
INFO (IPF047): 1.0.AM: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_010_CHECK_01:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01:precondition1".
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01:precondition1"	[0,01 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_02"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_01:precondition1"	[0,02 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_02"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,02 s]
1.0.N: Trace Attempt  5	[0,03 s]
1.0.AM: Trace Attempt  1	[0,04 s]
1.0.AM: Trace Attempt  2	[0,04 s]
1.0.AM: Trace Attempt  3	[0,04 s]
1.0.AM: Trace Attempt  4	[0,05 s]
1.0.AM: Trace Attempt  5	[0,05 s]
1.0.N: Trace Attempt  1	[0,06 s]
1.0.AM: Validation of fixpoint was successful. Time = 0.00
1.0.N: Trace Attempt  2	[0,06 s]
1.0.AM: Trace Attempt  7	[0,06 s]
1.0.AM: A proof was found: No trace exists. [0,07 s]
INFO (IPF057): 1.0.AM: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_02" was proven in 0.07 s.
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_02"	[0,07 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_02:precondition1"	[0,00 s].
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_02"	[0,07 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_02:precondition1"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  1	[0,01 s]
1.0.N: Trace Attempt  2	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  2	[0,01 s]
1.0.AM: Trace Attempt  3	[0,01 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.N: A trace with 3 cycles was found. [0,01 s]
INFO (IPF047): 1.0.N: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_02:precondition1" was covered in 3 cycles in 0.02 s.
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_02:precondition1"	[0,02 s].
1.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_03"	[0,00 s].
1.0.N: Trace Attempt  1	[0,00 s]
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_02:precondition1"	[0,02 s].
1.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_03"	[0,00 s].
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.N: Trace Attempt  2	[0,00 s]
1.0.N: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.N: Trace Attempt  3	[0,01 s]
1.0.AM: Trace Attempt  1	[0,00 s]
1.0.AM: Trace Attempt  2	[0,00 s]
1.0.AM: Trace Attempt  3	[0,00 s]
1.0.AM: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.AM: Trace Attempt  5	[0,01 s]
1.0.N: Trace Attempt  4	[0,01 s]
1.0.N: Trace Attempt  5	[0,02 s]
1.0.AM: Trace Attempt  1	[0,03 s]
1.0.AM: Trace Attempt  2	[0,03 s]
1.0.AM: Trace Attempt  3	[0,04 s]
1.0.AM: Trace Attempt  4	[0,05 s]
1.0.AM: Trace Attempt  5	[0,05 s]
INFO (IIM002): *** Stopping all proof jobs ***
1: ProofGrid usable level: 33
INFO (IPF144): 1: Initiating shutdown of proof [2,05]
1.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_03"	[0,89 s].
1.0.AM: Trace Attempt 17	[0,68 s]
1.0.AM: Interrupted. [0,83 s]
1.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_004_CHECK_03"	[0,90 s].
1.0.N: Trace Attempt 19	[0,90 s]
1.0.N: Interrupted. [1,10 s]
1.0.AM: Exited with Success (@ 2,09 s)
1.0.N: Exited with Success (@ 2,09 s)
1: ProofGrid usable level: 0
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        2.04        0.00       92.01 %
     AM        0.15        2.06        0.00       93.14 %
    all        0.16        2.05        0.00       92.57 %

    Data read    : 30.31 kiB
    Data written : 3.11 kiB

1: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 87
                 assertions                   : 52 (5 disabled)
                  - proven                    : 25 (48.0769%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 22 (42.3077%)
                  - unknown                   : 5 (5 disabled)                                 (9.61538%)
                  - error                     : 0 (0%)
                 covers                       : 35 (5 disabled)
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 18 (51.4286%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 12 (34.2857%)
                  - unknown                   : 5 (5 disabled)                                 (14.2857%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task {<constraints>}'. expected: ''
0,0 seconds
INFO (IPF036): Starting proof on task: "<constraints>", 2 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0s
2.0.PRE: Performing Proof Simplification...
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Proof Simplification Iteration 1	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 2.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
2.0.PRE: Proof Simplification completed in 0,00 s
2: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 2
2: ProofGrid is starting event handling
2.0.N: Proofgrid shell started at 9249@optmaS1(local) jg_8157_optmaS1_3
2.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.N: Starting proof for property "DUT.rs_CONTROL._type_constraint_r_state"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0,00 s]
INFO (IPF008): 2.0.N: A max_length bound of 128 was found for the property "DUT.rs_CONTROL._type_constraint_r_state" in 0.00 s.
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,01 s]
2.0.N: Trace Attempt  2	[0,01 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 2.0.N: The property "DUT.rs_CONTROL._type_constraint_r_state" was proven in 0.01 s.
2.0.N: Stopped processing property "DUT.rs_CONTROL._type_constraint_r_state"	[0,02 s].
2.0.N: Starting proof for property "DUT.rs_CONTROL._type_constraint_r_counter"	[0,00 s].
2.0.N: Trace Attempt  1	[0,00 s]
2.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0,00 s]
INFO (IPF008): 2.0.N: A max_length bound of 128 was found for the property "DUT.rs_CONTROL._type_constraint_r_counter" in 0.00 s.
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  2	[0,00 s]
2.0.N: Trace Attempt  3	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  4	[0,01 s]
2.0.N: Trace Attempt  5	[0,01 s]
2.0.N: Trace Attempt  1	[0,04 s]
2.0.N: Trace Attempt  2	[0,04 s]
2.0.N: Trace Attempt  3	[0,04 s]
2.0.N: Trace Attempt  5	[0,05 s]
2.0.N: Validation of fixpoint was successful. Time = 0.00
2.0.N: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0,09]
2.0.N: Trace Attempt  9	[0,07 s]
2.0.N: A proof was found: No trace exists. [0,08 s]
INFO (IPF057): 2.0.N: The property "DUT.rs_CONTROL._type_constraint_r_counter" was proven in 0.08 s.
2.0.N: Stopped processing property "DUT.rs_CONTROL._type_constraint_r_counter"	[0,08 s].
2.0.N: All properties determined. [0,03 s]
2.0.Tri: Proofgrid shell started at 9250@optmaS1(local) jg_8157_optmaS1_3
2.0.Tri: Requesting engine job to terminate
2.0.N: Exited with Success (@ 0,14 s)
2: ProofGrid usable level: 0
2.0.Tri: Interrupted. [0,00 s]
2.0.Tri: Exited with Success (@ 0,17 s)
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     times jobs never connected to ProofGrid       :     1
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.09        0.00       37.17 %
    Tri        0.30        0.00        0.00        0.00 %
    all        0.23        0.05        0.00       17.17 %

    Data read    : 2.18 kiB
    Data written : 727.00 B

2: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<constraints>" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 2
                  - proven                    : 2 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
Evaluating 'get_property_list -include {status {cex unreachable}} -task {<constraints>}'. expected: ''
0,0 seconds
INFO (IPF036): Starting proof on task: "functional", 4 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 3:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 18
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
3: Using multistage preprocessing
3: Starting reduce
3: Finished reduce in 0s
3.0.PRE: Performing Proof Simplification...
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: Proof Simplification Iteration 1	[0.00 s]
3.0.N: Proof Simplification Iteration 2	[0.00 s]
3.0.N: Proof Simplification Iteration 3	[0.00 s]
3.0.N: Proof Simplification Iteration 4	[0.00 s]
3.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 3.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
3.0.PRE: A proof was found: No trace exists. [0,00 s]
INFO (IPF057): 3.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
INFO (IPF047): 3.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
use check_assumptions -show -live to show this property in the property table
3.0.PRE: Proof Simplification completed in 0,01 s
3.0.N: Identified and disabled 1 duplicated target.
3: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
3: =============================== ProofGrid start ===============================
3: ProofGrid usable level: 3
3: ProofGrid is starting event handling
3.0.AM: Proofgrid shell started at 9273@optmaS1(local) jg_8157_optmaS1_4
3.0.N: Proofgrid shell started at 9272@optmaS1(local) jg_8157_optmaS1_4
3.0.AM: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
3.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01:precondition1"	[0,00 s].
3.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02:precondition1"	[0,00 s].
3.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
3.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01:precondition1"	[0,00 s].
3.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02:precondition1"	[0,00 s].
3.0.N: Trace Attempt  1	[0,00 s]
3.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0,00 s]
INFO (IPF008): 3.0.N: A max_length bound of 128 was found for the property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01:precondition1" in 0.00 s.
3.0.N: A max_length bound was found. The shortest trace is no longer than 128 cycles. [0,00 s]
INFO (IPF008): 3.0.N: A max_length bound of 128 was found for the property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02:precondition1" in 0.00 s.
3.0.N: Trace Attempt  2	[0,00 s]
3.0.N: Trace Attempt  2	[0,00 s]
3.0.N: Trace Attempt  3	[0,00 s]
3.0.N: Trace Attempt  3	[0,00 s]
3.0.N: Trace Attempt  4	[0,01 s]
3.0.N: Trace Attempt  4	[0,01 s]
3.0.N: Trace Attempt  5	[0,01 s]
3.0.N: Trace Attempt  6	[0,01 s]
3.0.N: A trace with 6 cycles was found. [0,01 s]
INFO (IPF047): 3.0.N: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01:precondition1" was covered in 6 cycles in 0.01 s.
INFO (IPF047): 3.0.N: The cover property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02:precondition1" was covered in 6 cycles in 0.01 s.
3.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01:precondition1"	[0,01 s].
3.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02:precondition1"	[0,01 s].
3.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02"	[0,00 s].
3.0.N: Trace Attempt  1	[0,00 s]
3.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0,00 s]
INFO (IPF008): 3.0.N: A max_length bound of 536870912 was found for the property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02" in 0.00 s.
3.0.N: Trace Attempt  2	[0,00 s]
3.0.N: Trace Attempt  2	[0,00 s]
3.0.N: Trace Attempt  3	[0,00 s]
3.0.N: Trace Attempt  3	[0,00 s]
3.0.N: Trace Attempt  4	[0,01 s]
3.0.N: Trace Attempt  5	[0,01 s]
3.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01:precondition1"	[0,02 s].
3.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02:precondition1"	[0,02 s].
3.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02"	[0,00 s].
3.0.AM: Trace Attempt  1	[0,00 s]
3.0.AM: Trace Attempt  1	[0,00 s]
3.0.AM: Trace Attempt  2	[0,00 s]
3.0.AM: Trace Attempt  1	[0,00 s]
3.0.AM: Trace Attempt  2	[0,00 s]
3.0.N: Trace Attempt  1	[0,01 s]
3.0.N: Trace Attempt  2	[0,01 s]
3.0.AM: Trace Attempt  3	[0,01 s]
3.0.N: Trace Attempt  3	[0,01 s]
3.0.AM: Trace Attempt  4	[0,01 s]
3.0.N: Validation of fixpoint was successful. Time = 0.00
3.0.N: A proof was found: No trace exists. [0,01 s]
INFO (IPF057): 3.0.N: The property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02" was proven in 0.01 s.
3.0.AM: Trace Attempt  5	[0,01 s]
3.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02"	[0,01 s].
3.0.AM: Last scan. Per property time limit: 0s
3.0.AM: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01"	[0,00 s].
3.0.AM: Trace Attempt  1	[0,00 s]
3.0.AM: Trace Attempt  1	[0,00 s]
3.0.AM: Trace Attempt  2	[0,00 s]
3.0.AM: Trace Attempt  3	[0,00 s]
3.0.AM: Trace Attempt  1	[0,00 s]
3.0.AM: Trace Attempt  2	[0,00 s]
3.0.AM: Trace Attempt  3	[0,01 s]
3.0.AM: Trace Attempt  4	[0,01 s]
3.0.AM: Trace Attempt  5	[0,01 s]
3.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_02"	[0,03 s].
3.0.N: Last scan. Per property time limit: 0s
3.0.N: Starting proof for property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01"	[0,00 s].
3.0.N: Trace Attempt  1	[0,00 s]
3.0.N: Trace Attempt  2	[0,00 s]
3.0.N: Trace Attempt  3	[0,00 s]
3.0.N: Trace Attempt  3	[0,00 s]
3.0.N: Trace Attempt  4	[0,01 s]
3.0.N: Trace Attempt  4	[0,01 s]
3.0.N: Trace Attempt  5	[0,01 s]
3.0.N: Trace Attempt  5	[0,02 s]
3.0.AM: Trace Attempt  1	[0,06 s]
3.0.AM: Trace Attempt  2	[0,06 s]
3.0.AM: Trace Attempt  3	[0,07 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 3: Initiating shutdown of proof [0,79]
3.0.N: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01"	[0,75 s].
3.0.AM: Stopped processing property "rs_encoder_wrapper.mod2.REQ_RS_ENC_017_CHECK_01"	[0,76 s].
3.0.AM: Trace Attempt 12	[0,76 s]
3.0.AM: Interrupted. [0,53 s]
3.0.AM: Exited with Success (@ 0,82 s)
3.0.N: Trace Attempt 10	[0,25 s]
3.0.N: Interrupted. [0,45 s]
3.0.N: Exited with Success (@ 0,86 s)
3: ProofGrid usable level: 0
3: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.82        0.00       89.69 %
     AM        0.08        0.80        0.00       90.53 %
    all        0.09        0.81        0.00       90.11 %

    Data read    : 5.30 kiB
    Data written : 1.64 kiB

3: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 4
                 assertions                   : 2
                  - proven                    : 1 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (50%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 2 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task {functional}'. expected: ''
0,0 seconds
[functional] % sch -dr -le 1
WARNING (WCD017): The switch "-level" has been deprecated.
[functional] % sch -dr -le $
WARNING (WCD017): The switch "-level" has been deprecated.
[functional] % sch -dr -le 2
WARNING (WCD017): The switch "-level" has been deprecated.
[functional] % sch -dr -le 3
WARNING (WCD017): The switch "-level" has been deprecated.
[functional] % sch -dr -le 4
WARNING (WCD017): The switch "-level" has been deprecated.
[functional] % sch -dr -le $
WARNING (WCD017): The switch "-level" has been deprecated.
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
