# timer_via_APB
64-bit count-up timer with 12-bit address space. Register set configurable via APB (slave). Supports 1-cycle wait state, error handling, byte access, and debug halt. Active-low async reset. Counter runs on system clock or divided up to 1/256. Timer interrupt enable/disable supported.
