

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_hsZnpH"
Parsing file _cuobjdump_complete_output_hsZnpH
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_SSa4Su"
Running: cat _ptx_SSa4Su | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1Wcpni
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1Wcpni --output-file  /dev/null 2> _ptx_SSa4Suinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_SSa4Su _ptx2_1Wcpni _ptx_SSa4Suinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=46000 (inst/sec) elapsed = 0:0:00:02 / Wed May  1 12:43:50 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 239393 (ipc=239.4) sim_rate=59848 (inst/sec) elapsed = 0:0:00:04 / Wed May  1 12:43:52 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 459048 (ipc=306.0) sim_rate=91809 (inst/sec) elapsed = 0:0:00:05 / Wed May  1 12:43:53 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=103577 (inst/sec) elapsed = 0:0:00:07 / Wed May  1 12:43:55 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 916693 (ipc=366.7) sim_rate=114586 (inst/sec) elapsed = 0:0:00:08 / Wed May  1 12:43:56 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 917655 (ipc=183.5) sim_rate=101961 (inst/sec) elapsed = 0:0:00:09 / Wed May  1 12:43:57 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=101970

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f588ba8f680 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 101970 (inst/sec)
gpgpu_simulation_rate = 660 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=116355 (inst/sec) elapsed = 0:0:00:11 / Wed May  1 12:43:59 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(165,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (748,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(749,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (767,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (767,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(768,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(769,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(177,0,0) tid=(46,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (847,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(848,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (854,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(855,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (869,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(870,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(885,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (912,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(913,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (931,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(932,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (935,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (935,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(936,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (954,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(955,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (960,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(961,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648787 (ipc=731.1) sim_rate=126829 (inst/sec) elapsed = 0:0:00:13 / Wed May  1 12:44:01 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1024,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1024,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(228,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1034,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1035,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1040,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1041,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1058,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1071,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1073,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1075,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1094,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1107,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1128,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1133,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1141,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(253,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1157,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1167,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1172,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1184,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1195,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1202,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1202,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1208,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1213,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1216,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1217,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1219,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1224,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1224,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1226,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1228,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1237,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1246,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1261,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1269,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1280,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1286,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1293,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1294,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1300,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1305,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1315,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1315,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1323,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1324,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1332,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1338,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1350,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1407,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1413,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1423,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1425,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1429,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7448  inst.: 1835095 (ipc=611.6) sim_rate=131078 (inst/sec) elapsed = 0:0:00:14 / Wed May  1 12:44:02 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3181,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4365,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4438,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4925,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5247,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5934,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 11948  inst.: 1836752 (ipc=153.2) sim_rate=122450 (inst/sec) elapsed = 0:0:00:15 / Wed May  1 12:44:03 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=122450

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38803
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 95, Miss_rate = 0.284, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 108, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 84, Miss_rate = 0.278, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1260
	L1D_total_cache_miss_rate = 0.2742
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1090
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 288, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1090
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8120	W0_Idle:49147	W0_Scoreboard:55890	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8720 {8:1090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148240 {136:1090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:488 	38 	84 	72 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	682 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1328 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	748 	344 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069         0         0         0      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      1197         0         0         0      4207      3007         0      2332       925         0      1653       916      1797      1766      2541      3990 
dram[2]:         0      4903      4026      3113         0      2645         0      5229         0      4325       947       925      1787      2109      2132      3872 
dram[3]:      1385      3299      2313      5122         0      4724      2624      3254      4504      4328       963       938      1800      1893      2382      2494 
dram[4]:      3407      3916         0         0         0      5522      2829         0      4978      2854      1272      2575      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516       919       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       125       160       126    none      none      none         126       176       124       387       421       430       424       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       404       383       419       268       373
dram[2]:     none         126       126       164    none         176    none         126    none         152       420       439       417       428       411       268
dram[3]:        268       132       124       160    none         197       126       124       132       268       431       460       434       390       261       260
dram[4]:        126       199    none      none      none         160       124    none         176       125       695       367       398       404       295       309
dram[5]:        268       147       126       268       124       268       127       271       126       126       424       431       437       429       305       261
maximum mf latency per bank:
dram[0]:        283       251       251       252         0         0         0       252       268       251       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       264         0       268         0       252         0       277       288       278       291       282       268       268
dram[3]:        268       264       252       252         0       252       252       252       264       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       251         0       268       251       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       255       271       252       252       277       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1510 dram_eff=0.2967
bk0: 8a 15689i bk1: 2a 15766i bk2: 4a 15753i bk3: 2a 15768i bk4: 0a 15793i bk5: 0a 15796i bk6: 0a 15799i bk7: 2a 15777i bk8: 4a 15748i bk9: 4a 15759i bk10: 42a 15643i bk11: 46a 15576i bk12: 46a 15671i bk13: 44a 15616i bk14: 6a 15766i bk15: 4a 15769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0256426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1282 dram_eff=0.3339
bk0: 4a 15769i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15772i bk5: 2a 15773i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15795i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1486 dram_eff=0.2934
bk0: 0a 15792i bk1: 2a 15771i bk2: 2a 15771i bk3: 4a 15742i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15794i bk7: 2a 15774i bk8: 0a 15798i bk9: 12a 15667i bk10: 40a 15681i bk11: 44a 15643i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0133595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1425 dram_eff=0.32
bk0: 2a 15776i bk1: 2a 15759i bk2: 4a 15755i bk3: 4a 15755i bk4: 0a 15793i bk5: 2a 15771i bk6: 2a 15771i bk7: 4a 15758i bk8: 2a 15762i bk9: 2a 15779i bk10: 42a 15639i bk11: 44a 15571i bk12: 46a 15661i bk13: 44a 15557i bk14: 8a 15761i bk15: 10a 15757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0246929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f58841d7ff0 :  mf: uid= 61879, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1466 dram_eff=0.3261
bk0: 2a 15765i bk1: 2a 15768i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15796i bk5: 4a 15762i bk6: 4a 15761i bk7: 0a 15798i bk8: 4a 15749i bk9: 2a 15775i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15653i bk13: 46a 15561i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1464 dram_eff=0.3101
bk0: 2a 15774i bk1: 6a 15741i bk2: 2a 15770i bk3: 2a 15776i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15771i bk7: 2a 15780i bk8: 2a 15774i bk9: 2a 15775i bk10: 46a 15636i bk11: 44a 15586i bk12: 44a 15663i bk13: 42a 15639i bk14: 8a 15715i bk15: 8a 15761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0242497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 51, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 58, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1339
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4832
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5921
icnt_total_pkts_simt_to_mem=1525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82032
	minimum = 6
	maximum = 32
Network latency average = 8.39233
	minimum = 6
	maximum = 21
Slowest packet = 1397
Flit latency average = 7.1541
	minimum = 6
	maximum = 17
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Accepted packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Injected flit rate average = 0.0244821
	minimum = 0.00498504 (at node 6)
	maximum = 0.0508475 (at node 23)
Accepted flit rate average= 0.0244821
	minimum = 0.00847458 (at node 19)
	maximum = 0.0435361 (at node 2)
Injected packet length average = 2.67699
Accepted packet length average = 2.67699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.0158 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.78711 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Accepted packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Injected flit rate average = 0.0230383 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.054257 (2 samples)
Accepted flit rate average = 0.0230383 (2 samples)
	minimum = 0.00776789 (2 samples)
	maximum = 0.0439604 (2 samples)
Injected packet size average = 2.78111 (2 samples)
Accepted packet size average = 2.78111 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 122450 (inst/sec)
gpgpu_simulation_rate = 797 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(47,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (349,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (349,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (349,11966), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(350,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(351,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (351,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (351,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(352,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(352,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(353,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (359,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (359,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(360,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(360,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(361,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(362,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(366,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(368,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (396,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (396,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(397,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(398,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(121,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (415,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(416,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (428,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(429,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (435,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(436,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (445,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(446,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (461,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(462,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (495,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(497,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2215349 (ipc=757.2) sim_rate=130314 (inst/sec) elapsed = 0:0:00:17 / Wed May  1 12:44:05 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (515,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(516,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (517,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (517,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(518,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(519,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(103,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (529,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(530,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (539,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(541,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (541,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(542,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (549,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(550,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (568,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(569,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (589,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(590,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (629,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(630,11966)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(157,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (705,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(706,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (708,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(709,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (715,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(716,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (727,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(728,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (735,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(736,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (745,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(746,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (747,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(748,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (753,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(754,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (756,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(757,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (758,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(759,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (764,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(765,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (776,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(777,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (781,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (781,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(782,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (782,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(783,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(783,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (784,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(785,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (785,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(786,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (793,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(794,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (797,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(798,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(180,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (801,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (801,11966), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(802,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(803,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (814,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(815,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (816,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (816,11966), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(817,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (817,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(818,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(818,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (819,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(820,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (820,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(821,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (823,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(824,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (826,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(827,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (828,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(829,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (833,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (833,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (833,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(834,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(834,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(835,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (836,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(837,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (846,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(847,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (849,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (849,11966), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(850,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(851,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (854,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(855,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (864,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(865,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (867,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(868,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (876,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(877,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (877,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (877,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(878,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(878,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (879,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(880,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (890,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(891,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (914,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(915,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (918,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (918,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(919,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(920,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(183,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (927,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(928,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (928,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(929,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (934,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (934,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(935,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(936,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (938,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(939,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (939,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(940,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (954,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(955,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (958,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(959,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (987,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(988,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2561567 (ipc=724.8) sim_rate=134819 (inst/sec) elapsed = 0:0:00:19 / Wed May  1 12:44:07 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1003,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1004,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1004,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1005,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1012,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1013,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1017,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1018,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1021,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1022,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1024,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1024,11966), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1025,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1026,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1035,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1035,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1036,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1037,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1048,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1049,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1057,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1057,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1058,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1059,11966)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(233,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1076,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1076,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1077,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1077,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1078,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1078,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1084,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1085,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1085,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1086,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1090,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1090,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1091,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1091,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1097,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1098,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1111,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1112,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1125,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1126,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1131,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1132,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1133,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1134,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1134,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1135,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1138,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1139,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1139,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1140,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1145,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1146,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1155,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1156,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1163,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1164,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1166,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1183,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1200,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1200,11966), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(208,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1215,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1215,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1216,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1217,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1221,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1223,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1230,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1234,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1236,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1237,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1255,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1255,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1256,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1261,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1265,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1273,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1284,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1295,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1296,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1309,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1333,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1348,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1364,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1370,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1377,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1378,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1391,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1399,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1402,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1407,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1407,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1409,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1415,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1415,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1417,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1417,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1424,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1450,11966), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753568 (ipc=611.2) sim_rate=131122 (inst/sec) elapsed = 0:0:00:21 / Wed May  1 12:44:09 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2617,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2672,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2804,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 14966  inst.: 2757724 (ipc=307.0) sim_rate=125351 (inst/sec) elapsed = 0:0:00:22 / Wed May  1 12:44:10 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3018,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3135,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3194,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3220,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3254,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3353,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3601,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3603,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3637,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3784,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3819,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3884,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4065,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4107,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4223,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4240,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4341,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4432,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4521,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4548,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4555,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4597,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4656,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4703,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4923,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4960,11966), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16966  inst.: 2762341 (ipc=185.1) sim_rate=120101 (inst/sec) elapsed = 0:0:00:23 / Wed May  1 12:44:11 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5073,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5211,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5281,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5356,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5523,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5569,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5681,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5863,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6017,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6023,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6092,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6109,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6588,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6802,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6803
gpu_sim_insn = 926846
gpu_ipc =     136.2408
gpu_tot_sim_cycle = 18769
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.2427
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 503
gpu_total_sim_rate=120156

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62288
	L1I_total_cache_misses = 991
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 742, Miss = 257, Miss_rate = 0.346, Pending_hits = 268, Reservation_fails = 0
	L1D_cache_core[1]: Access = 708, Miss = 244, Miss_rate = 0.345, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[2]: Access = 712, Miss = 243, Miss_rate = 0.341, Pending_hits = 267, Reservation_fails = 0
	L1D_cache_core[3]: Access = 618, Miss = 192, Miss_rate = 0.311, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[4]: Access = 576, Miss = 179, Miss_rate = 0.311, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[5]: Access = 524, Miss = 146, Miss_rate = 0.279, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[6]: Access = 540, Miss = 153, Miss_rate = 0.283, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 788, Miss = 283, Miss_rate = 0.359, Pending_hits = 232, Reservation_fails = 0
	L1D_cache_core[8]: Access = 424, Miss = 90, Miss_rate = 0.212, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[9]: Access = 650, Miss = 206, Miss_rate = 0.317, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[10]: Access = 636, Miss = 206, Miss_rate = 0.324, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[11]: Access = 584, Miss = 182, Miss_rate = 0.312, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[12]: Access = 484, Miss = 135, Miss_rate = 0.279, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[13]: Access = 540, Miss = 160, Miss_rate = 0.296, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[14]: Access = 770, Miss = 271, Miss_rate = 0.352, Pending_hits = 228, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2947
	L1D_total_cache_miss_rate = 0.3170
	L1D_total_cache_pending_hits = 3923
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1870
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 991
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
544, 150, 150, 150, 150, 150, 150, 236, 120, 120, 120, 120, 120, 346, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 303, 105, 105, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1870
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9095	W0_Idle:81756	W0_Scoreboard:140191	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14960 {8:1870,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254320 {136:1870,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 192 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18768 
mrq_lat_table:1195 	44 	109 	137 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2066 	986 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3090 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1406 	459 	20 	0 	0 	0 	0 	2 	9 	35 	912 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069      2099      2826      1431      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      2353      2882      1384      3504      4207      3007      2196      2332      1004      3000      1653      2621      1797      1766      2541      3990 
dram[2]:      1003      4903      4026      3113      2369      2645      2572      5229      2346      4325      2682       925      1816      2109      2132      3872 
dram[3]:      2231      3299      2313      5122      1966      4724      2624      3254      4504      4328      2146       938      1800      2089      2382      2494 
dram[4]:      3407      3916      3297      1444       878      5522      2829      1387      4978      2854      1272      4446      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516      1157       944      2072      1797      5594      2144 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 15.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1533/263 = 5.828897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         5         3         4         0         0         0         0 
dram[1]:         2         3         5         1         8         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 327
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        410       148       168       182       123       143       157       182       155       178       445       484       638       638       361       320
dram[1]:        113       124       153       125       162       138       128       185       190       123       452       481       590       565       326       467
dram[2]:        146       156       149       172       177       178       125       171       136       189       448       573       626       636       321       340
dram[3]:        187       143       175       174       185       187       141       190       173       133       473       548       605       529       372       331
dram[4]:        144       189       124       155       157       167       152       136       191       153      2340       428       547       612       448       338
dram[5]:        155       198       168       184       178       141       166       143       135       176       487       534       544       632       428       314
maximum mf latency per bank:
dram[0]:        283       279       277       279       252       282       269       282       268       277       283       287       281       291       270       280
dram[1]:        287       252       268       251       260       251       276       299       300       252       287       292       305       316       268       281
dram[2]:        272       262       281       280       268       277       254       279       263       279       288       278       291       282       268       268
dram[3]:        277       264       277       280       271       284       252       277       282       268       277       301       284       308       270       268
dram[4]:        252       282       252       277       285       285       252       268       278       253       278       286       293       301       286       288
dram[5]:        273       280       278       280       280       268       255       277       258       278       277       284       296       302       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24246 n_act=41 n_pre=25 n_req=259 n_rd=404 n_write=57 bw_util=0.03722
n_activity=3722 dram_eff=0.2477
bk0: 18a 24579i bk1: 14a 24606i bk2: 16a 24566i bk3: 10a 24628i bk4: 12a 24663i bk5: 10a 24638i bk6: 10a 24674i bk7: 10a 24668i bk8: 14a 24621i bk9: 12a 24631i bk10: 46a 24579i bk11: 56a 24424i bk12: 54a 24631i bk13: 48a 24586i bk14: 34a 24669i bk15: 40a 24591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0323336
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24249 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03698
n_activity=3661 dram_eff=0.2502
bk0: 10a 24668i bk1: 6a 24698i bk2: 10a 24648i bk3: 2a 24750i bk4: 14a 24621i bk5: 10a 24694i bk6: 10a 24648i bk7: 32a 24387i bk8: 20a 24585i bk9: 14a 24657i bk10: 50a 24480i bk11: 50a 24498i bk12: 64a 24535i bk13: 56a 24497i bk14: 26a 24701i bk15: 28a 24651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.032051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24264 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.0356
n_activity=3737 dram_eff=0.236
bk0: 8a 24695i bk1: 8a 24692i bk2: 14a 24599i bk3: 16a 24596i bk4: 4a 24721i bk5: 14a 24628i bk6: 6a 24709i bk7: 16a 24578i bk8: 12a 24632i bk9: 32a 24445i bk10: 44a 24606i bk11: 46a 24591i bk12: 56a 24547i bk13: 50a 24557i bk14: 28a 24699i bk15: 32a 24692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0178016
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24268 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.03463
n_activity=3598 dram_eff=0.2385
bk0: 16a 24575i bk1: 8a 24694i bk2: 10a 24647i bk3: 10a 24650i bk4: 6a 24692i bk5: 6a 24685i bk6: 8a 24685i bk7: 12a 24645i bk8: 20a 24540i bk9: 20a 24554i bk10: 50a 24530i bk11: 50a 24454i bk12: 54a 24618i bk13: 60a 24422i bk14: 30a 24678i bk15: 24a 24710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0287006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24209 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.03875
n_activity=3951 dram_eff=0.243
bk0: 14a 24658i bk1: 12a 24590i bk2: 4a 24731i bk3: 16a 24605i bk4: 18a 24554i bk5: 20a 24496i bk6: 10a 24673i bk7: 14a 24633i bk8: 12a 24643i bk9: 10a 24676i bk10: 52a 24533i bk11: 52a 24481i bk12: 58a 24469i bk13: 54a 24473i bk14: 40a 24621i bk15: 38a 24620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0317685
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24233 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03794
n_activity=3616 dram_eff=0.26
bk0: 12a 24645i bk1: 20a 24545i bk2: 20a 24532i bk3: 14a 24605i bk4: 16a 24579i bk5: 10a 24656i bk6: 10a 24668i bk7: 18a 24591i bk8: 14a 24638i bk9: 10a 24628i bk10: 50a 24541i bk11: 44a 24569i bk12: 52a 24602i bk13: 50a 24554i bk14: 34a 24626i bk15: 38a 24625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0274896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 270, Miss = 102, Miss_rate = 0.378, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 231, Miss = 100, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 257, Miss = 102, Miss_rate = 0.397, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[3]: Access = 218, Miss = 99, Miss_rate = 0.454, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 197, Miss = 86, Miss_rate = 0.437, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 247, Miss = 107, Miss_rate = 0.433, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 97, Miss_rate = 0.449, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 210, Miss = 95, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 588, Miss = 104, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 227, Miss = 108, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 228, Miss = 104, Miss_rate = 0.456, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 221, Miss = 102, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3110
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3878
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10852
icnt_total_pkts_simt_to_mem=4277
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.8004
	minimum = 6
	maximum = 41
Network latency average = 7.63919
	minimum = 6
	maximum = 30
Slowest packet = 2915
Flit latency average = 6.67552
	minimum = 6
	maximum = 26
Slowest flit = 7985
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0192834
	minimum = 0.00323387 (at node 8)
	maximum = 0.0626194 (at node 23)
Accepted packet rate average = 0.0192834
	minimum = 0.00323387 (at node 8)
	maximum = 0.0626194 (at node 23)
Injected flit rate average = 0.041828
	minimum = 0.00323387 (at node 8)
	maximum = 0.106718 (at node 23)
Accepted flit rate average= 0.041828
	minimum = 0.0161693 (at node 8)
	maximum = 0.114214 (at node 23)
Injected packet length average = 2.16911
Accepted packet length average = 2.16911
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93509 (3 samples)
	minimum = 6 (3 samples)
	maximum = 36.6667 (3 samples)
Network latency average = 8.55693 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.41658 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0119504 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0310596 (3 samples)
Accepted packet rate average = 0.0119504 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0310596 (3 samples)
Injected flit rate average = 0.0293015 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0717438 (3 samples)
Accepted flit rate average = 0.0293015 (3 samples)
	minimum = 0.0105684 (3 samples)
	maximum = 0.0673783 (3 samples)
Injected packet size average = 2.45193 (3 samples)
Accepted packet size average = 2.45193 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 120156 (inst/sec)
gpgpu_simulation_rate = 816 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18769)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(10,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(72,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (368,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(369,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (379,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(380,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (396,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (396,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(397,18769)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(397,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (399,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(400,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (403,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(404,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (407,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(408,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (411,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(412,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (412,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(413,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (427,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(428,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (429,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(430,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (443,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(444,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (445,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(446,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (450,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (450,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (450,18769), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(451,18769)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(451,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (451,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(452,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(452,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (453,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(454,18769)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(94,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (458,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(459,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (486,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(487,18769)
GPGPU-Sim uArch: cycles simulated: 19269  inst.: 3104004 (ipc=680.8) sim_rate=124160 (inst/sec) elapsed = 0:0:00:25 / Wed May  1 12:44:13 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (506,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(507,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (514,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(515,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (521,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(522,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (524,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(525,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (530,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (530,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,18769)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(531,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (533,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (533,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(534,18769)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(534,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (540,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(541,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (542,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(543,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (545,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(546,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (561,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(562,18769)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (663,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (663,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(664,18769)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(664,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (671,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(672,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (701,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(702,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (712,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(713,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (779,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(780,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (799,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(800,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (800,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(801,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (809,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(810,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (825,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(826,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (838,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (838,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(839,18769)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(839,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (870,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(871,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (881,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(882,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (960,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(961,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1028,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1029,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1095,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1096,18769)
GPGPU-Sim uArch: cycles simulated: 20269  inst.: 3261473 (ipc=331.9) sim_rate=125441 (inst/sec) elapsed = 0:0:00:26 / Wed May  1 12:44:14 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(40,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2438,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2439,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2588,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2589,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2794,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2795,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2831,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2832,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2835,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2836,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2930,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2931,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2954,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2955,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3060,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3061,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3062,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3063,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3174,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3175,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3233,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3234,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3302,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3303,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3327,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3328,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3328,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3329,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3339,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3340,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3348,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3349,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3357,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3358,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3381,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3382,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3389,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3390,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3437,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3438,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3486,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(3487,18769)
GPGPU-Sim uArch: cycles simulated: 22269  inst.: 3339068 (ipc=164.4) sim_rate=123669 (inst/sec) elapsed = 0:0:00:27 / Wed May  1 12:44:15 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3536,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3537,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3835,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3836,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3857,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3858,18769)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(109,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3886,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3887,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3939,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3940,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3964,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3965,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3974,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3975,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4014,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4015,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4082,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4083,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4090,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4091,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4106,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4107,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4122,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4123,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4318,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4319,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4320,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4321,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4354,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4354,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4355,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4355,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4359,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4360,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4398,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4399,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4400,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4401,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4467,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4468,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4485,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4486,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4564,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4565,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4595,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4596,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4618,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4618,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4619,18769)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4619,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4789,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4790,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4807,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4808,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4839,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4840,18769)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(184,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4852,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4853,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4880,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4881,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4888,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4889,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4919,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4920,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4967,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4968,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4998,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4999,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5089,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5090,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5097,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5098,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5125,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5126,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5227,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5228,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5398,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5399,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5405,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5406,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5420,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5421,18769)
GPGPU-Sim uArch: cycles simulated: 24269  inst.: 3505582 (ipc=134.9) sim_rate=125199 (inst/sec) elapsed = 0:0:00:28 / Wed May  1 12:44:16 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5551,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5552,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5569,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5570,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5594,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5595,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5691,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5692,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5700,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5701,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5779,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5780,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5904,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5905,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5991,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5992,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6034,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6035,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6074,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6075,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6075,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6076,18769)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(210,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6142,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6143,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6154,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6155,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6156,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6157,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6204,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6205,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6206,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6207,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6212,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6213,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6341,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6342,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6347,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6348,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6524,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6525,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6901,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6902,18769)
GPGPU-Sim uArch: cycles simulated: 25769  inst.: 3592717 (ipc=118.4) sim_rate=123886 (inst/sec) elapsed = 0:0:00:29 / Wed May  1 12:44:17 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7047,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7048,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7094,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7095,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7166,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7167,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7174,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7175,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7182,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7183,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7286,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7287,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7718,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7719,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8217,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8218,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8626,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(8627,18769)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(166,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 27769  inst.: 3641772 (ipc=97.6) sim_rate=121392 (inst/sec) elapsed = 0:0:00:30 / Wed May  1 12:44:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9125,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9126,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9595,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9596,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9628,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9629,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9885,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9886,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9993,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9994,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10451,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(10452,18769)
GPGPU-Sim uArch: cycles simulated: 29269  inst.: 3668857 (ipc=86.2) sim_rate=118350 (inst/sec) elapsed = 0:0:00:31 / Wed May  1 12:44:19 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (10579,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(10580,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10687,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10688,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11062,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11063,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11250,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11251,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11499,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11500,18769)
GPGPU-Sim uArch: cycles simulated: 30269  inst.: 3693353 (ipc=80.8) sim_rate=115417 (inst/sec) elapsed = 0:0:00:32 / Wed May  1 12:44:20 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11602,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11603,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (11666,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(11667,18769)
GPGPU-Sim uArch: cycles simulated: 30769  inst.: 3706453 (ipc=78.6) sim_rate=112316 (inst/sec) elapsed = 0:0:00:33 / Wed May  1 12:44:21 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12044,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12045,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12268,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12269,18769)
GPGPU-Sim uArch: cycles simulated: 31269  inst.: 3716641 (ipc=76.2) sim_rate=109312 (inst/sec) elapsed = 0:0:00:34 / Wed May  1 12:44:22 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12542,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12543,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12602,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12603,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12642,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12643,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12753,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12754,18769)
GPGPU-Sim uArch: cycles simulated: 31769  inst.: 3731550 (ipc=74.5) sim_rate=106615 (inst/sec) elapsed = 0:0:00:35 / Wed May  1 12:44:23 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(189,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13320,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13321,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13324,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13325,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13336,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(13337,18769)
GPGPU-Sim uArch: cycles simulated: 32769  inst.: 3753632 (ipc=70.7) sim_rate=104267 (inst/sec) elapsed = 0:0:00:36 / Wed May  1 12:44:24 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14000,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14001,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14311,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14312,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14355,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14356,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14359,18769), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33269  inst.: 3764366 (ipc=69.0) sim_rate=101739 (inst/sec) elapsed = 0:0:00:37 / Wed May  1 12:44:25 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14798,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14903,18769), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33769  inst.: 3771958 (ipc=67.2) sim_rate=99262 (inst/sec) elapsed = 0:0:00:38 / Wed May  1 12:44:26 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15015,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15021,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15197,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15347,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15365,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15608,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15629,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15673,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15832,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15989,18769), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 34769  inst.: 3783044 (ipc=63.7) sim_rate=97001 (inst/sec) elapsed = 0:0:00:39 / Wed May  1 12:44:27 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16036,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16238,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16255,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16302,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16338,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16373,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16392,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16469,18769), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 35269  inst.: 3787517 (ipc=62.1) sim_rate=94687 (inst/sec) elapsed = 0:0:00:40 / Wed May  1 12:44:28 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16501,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16733,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16881,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16887,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16999,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17033,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17035,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17156,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17176,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17373,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17396,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17442,18769), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 36269  inst.: 3794986 (ipc=58.9) sim_rate=92560 (inst/sec) elapsed = 0:0:00:41 / Wed May  1 12:44:29 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17735,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17755,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17775,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17904,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17956,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17972,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18157,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18242,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18313,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18392,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18693,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18704,18769), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37769  inst.: 3807798 (ipc=55.0) sim_rate=90661 (inst/sec) elapsed = 0:0:00:42 / Wed May  1 12:44:30 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19017,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19072,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19076,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19187,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19191,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19645,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19904,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19969,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19992,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20218,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20281,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20347,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20618,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20726,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20807,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20821,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20942,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21592,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21803,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21886,18769), 3 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(254,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22223,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22225,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22252,18769), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 41269  inst.: 3833454 (ipc=47.5) sim_rate=89150 (inst/sec) elapsed = 0:0:00:43 / Wed May  1 12:44:31 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22583,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22648,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22739,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22838,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22872,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22923,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22947,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23008,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23041,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23293,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23543,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24140,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24160,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24235,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24479,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24690,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24764,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24836,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (24891,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (25076,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25087,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25838,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25839
gpu_sim_insn = 1079297
gpu_ipc =      41.7701
gpu_tot_sim_cycle = 44608
gpu_tot_sim_insn = 3842895
gpu_tot_ipc =      86.1481
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6546
gpu_stall_icnt2sh    = 19749
gpu_total_sim_rate=89369

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 150368
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3678, Miss = 1940, Miss_rate = 0.527, Pending_hits = 411, Reservation_fails = 10234
	L1D_cache_core[1]: Access = 4451, Miss = 2344, Miss_rate = 0.527, Pending_hits = 399, Reservation_fails = 9846
	L1D_cache_core[2]: Access = 4199, Miss = 2182, Miss_rate = 0.520, Pending_hits = 417, Reservation_fails = 11233
	L1D_cache_core[3]: Access = 4020, Miss = 2152, Miss_rate = 0.535, Pending_hits = 431, Reservation_fails = 11761
	L1D_cache_core[4]: Access = 2620, Miss = 1337, Miss_rate = 0.510, Pending_hits = 392, Reservation_fails = 7264
	L1D_cache_core[5]: Access = 3162, Miss = 1657, Miss_rate = 0.524, Pending_hits = 411, Reservation_fails = 6561
	L1D_cache_core[6]: Access = 3109, Miss = 1635, Miss_rate = 0.526, Pending_hits = 400, Reservation_fails = 9498
	L1D_cache_core[7]: Access = 3480, Miss = 1772, Miss_rate = 0.509, Pending_hits = 363, Reservation_fails = 8543
	L1D_cache_core[8]: Access = 3569, Miss = 1791, Miss_rate = 0.502, Pending_hits = 396, Reservation_fails = 9260
	L1D_cache_core[9]: Access = 3298, Miss = 1691, Miss_rate = 0.513, Pending_hits = 409, Reservation_fails = 8830
	L1D_cache_core[10]: Access = 4305, Miss = 2405, Miss_rate = 0.559, Pending_hits = 450, Reservation_fails = 12566
	L1D_cache_core[11]: Access = 3576, Miss = 1835, Miss_rate = 0.513, Pending_hits = 419, Reservation_fails = 8466
	L1D_cache_core[12]: Access = 3980, Miss = 2097, Miss_rate = 0.527, Pending_hits = 423, Reservation_fails = 11202
	L1D_cache_core[13]: Access = 3134, Miss = 1622, Miss_rate = 0.518, Pending_hits = 403, Reservation_fails = 7847
	L1D_cache_core[14]: Access = 2891, Miss = 1411, Miss_rate = 0.488, Pending_hits = 356, Reservation_fails = 8169
	L1D_total_cache_accesses = 53472
	L1D_total_cache_misses = 27871
	L1D_total_cache_miss_rate = 0.5212
	L1D_total_cache_pending_hits = 6080
	L1D_total_cache_reservation_fails = 141280
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27287
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89401
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26807
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51879
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 149367
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
604, 380, 897, 380, 210, 380, 210, 410, 307, 634, 165, 651, 475, 787, 617, 673, 180, 180, 406, 744, 434, 180, 604, 350, 165, 165, 503, 165, 165, 363, 165, 645, 462, 135, 615, 135, 417, 587, 249, 305, 180, 434, 180, 180, 574, 378, 180, 266, 
gpgpu_n_tot_thrd_icount = 8531904
gpgpu_n_tot_w_icount = 266622
gpgpu_n_stall_shd_mem = 150501
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11659
gpgpu_n_mem_write_global = 16740
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293251
gpgpu_n_store_insn = 18249
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537964
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 147090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:229617	W0_Idle:103066	W0_Scoreboard:416897	W1:113902	W2:23551	W3:5181	W4:1011	W5:97	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 93272 {8:11659,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 669600 {40:16740,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1585624 {136:11659,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133920 {8:16740,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 76 
maxdqlatency = 0 
maxmflatency = 859 
averagemflatency = 318 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 44607 
mrq_lat_table:5067 	165 	261 	621 	421 	90 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9517 	16328 	2569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7158 	1041 	1336 	4669 	8471 	5751 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5236 	4635 	1724 	79 	0 	0 	0 	2 	9 	35 	912 	9245 	6537 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        16        14        26        16        20        25        20        25        20        22        27        24        17        17 
dram[1]:        16        15        25        14        22        20        22        14        16        22        20        22        25        23        16         9 
dram[2]:        16        18        20        18        20        20        24        14        22        18        20        22        22        22        14        16 
dram[3]:        24        16        19        20        29        22        25        17        30        18        20        22        27        20        15        12 
dram[4]:        14        18        16        18        16        16        19        17        25        26        22        22        22        23        11        15 
dram[5]:         8        10        12        24        22        22        16        18        16        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      3196      3651      5929      4069      4567      3352      5158      5200      4321      6012      7625      7996      5058      5118      2906      3372 
dram[1]:      4237      3116      4307      3504      4207      5987      3703      3506      5613      4188      7310      4950      4803      5098      5396      3990 
dram[2]:      2840      4903      4026      4041      4603      5176      4292      5229      3776      4925      6009      4706      5010      3283      2897      5804 
dram[3]:      3293      3888      6773      5122      5133      4724      3782      4661      4504      4328      5697      6770      3512      2089      5053      2663 
dram[4]:      3407      7043      3297      9077      4391      5522      4940      4600      5871      3662      3784      5490      2922      3028      3182      2519 
dram[5]:      2446      2422      3761      3889      4470      4325      6260      5279      3994      3525      4758      7451      2965      2378      5802      3203 
average row accesses per activate:
dram[0]:  7.444445  4.533333  4.470588  3.320000  4.647059  3.307692  3.863636  4.190476  3.608696  3.809524  5.222222  3.933333  6.285714  4.400000  4.100000  4.363636 
dram[1]:  5.071429  4.923077  6.333333  4.588235  3.791667  3.608696  4.150000  3.066667  3.333333  4.200000  4.692307  3.687500  6.166667  4.625000  4.777778  4.600000 
dram[2]:  5.846154  7.000000  4.000000  3.565217  3.800000  3.192308  3.280000  3.695652  3.956522  3.913043  6.444445  4.307693  3.461539  4.363636  4.888889  6.000000 
dram[3]:  4.611111  4.375000  4.190476  4.823529  5.307693  4.045455  5.785714  4.181818  4.181818  2.810811  4.615385  5.181818  5.285714  3.384615  3.615385  4.555555 
dram[4]:  5.214286  3.416667  8.000000  4.050000  3.500000  4.529412  3.444444  5.428571  4.086957  5.437500  3.941176  4.727273  3.214286  3.666667  4.100000  4.500000 
dram[5]:  4.333333  3.619048  3.952381  6.416667  4.000000  4.200000  5.166667  5.866667  3.600000  3.269231  4.923077  4.545455  4.333333  4.200000  5.500000  3.142857 
average row locality = 6627/1575 = 4.207619
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        46        53        50        56        55        58        55        51        38        51        44        44        41        48 
dram[1]:        41        37        45        48        59        52        52        61        58        57        49        49        37        37        43        46 
dram[2]:        43        34        50        52        47        53        50        56        58        59        46        48        45        47        44        42 
dram[3]:        49        40        54        52        39        57        51        59        62        73        49        48        37        44        47        41 
dram[4]:        43        52        41        51        55        47        61        46        62        57        56        42        45        44        41        36 
dram[5]:        47        49        52        47        47        52        64        57        59        57        53        42        39        42        44        44 
total reads: 4689
bank skew: 73/34 = 2.15
chip skew: 802/768 = 1.04
number of total write accesses:
dram[0]:        28        29        30        30        29        30        30        30        28        29         9         8         0         0         0         0 
dram[1]:        30        27        31        30        32        31        31        31        32        27        12        10         0         0         0         0 
dram[2]:        33        29        30        30        29        30        32        29        33        31        12         8         0         1         0         0 
dram[3]:        34        30        34        30        30        32        30        33        30        31        11         9         0         0         0         0 
dram[4]:        30        30        31        30        29        30        32        30        32        30        11        10         0         0         0         0 
dram[5]:        31        27        31        30        29        32        29        31        31        28        11         8         0         0         0         0 
total reads: 1938
min_bank_accesses = 0!
chip skew: 334/310 = 1.08
average mf latency per bank:
dram[0]:        529       460       465       503       565       536       518       642       723       757      1916      1953      2905      3199      3254      2700
dram[1]:        458       420       500       477       574       458       572       533       607       790      1591      1788      3849      3574      2762      2857
dram[2]:        585       567       586       495       496       481       661       591       720       639      1770      1694      3179      3268      2631      3155
dram[3]:        481       473       534       529       415       499       532       560       745       626      1566      1851      3584      2804      2748      2935
dram[4]:        677       580       605       603       731       460       835       679       840       652     27103      1819      3784      2993      4039      3344
dram[5]:        420       526       551       459       517       553       780       716       714       669      1640      1981      3307      3420      3123      2803
maximum mf latency per bank:
dram[0]:        703       625       686       765       600       696       639       725       685       663       713       620       727       656       649       669
dram[1]:        745       798       604       734       615       690       686       773       666       735       637       581       610       664       736       709
dram[2]:        737       657       744       786       682       703       674       677       711       692       755       730       626       653       805       742
dram[3]:        734       760       647       797       727       771       751       738       752       796       678       747       633       596       677       656
dram[4]:        763       730       859       782       766       699       798       643       790       653       836       620       765       769       821       613
dram[5]:        745       708       730       714       604       671       649       751       781       716       620       696       660       635       712       694

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56534 n_act=258 n_pre=242 n_req=1078 n_rd=1536 n_write=310 bw_util=0.0627
n_activity=15450 dram_eff=0.239
bk0: 78a 58101i bk1: 78a 57910i bk2: 92a 57848i bk3: 106a 57471i bk4: 100a 57727i bk5: 112a 57442i bk6: 110a 57528i bk7: 116a 57594i bk8: 110a 57518i bk9: 102a 57667i bk10: 76a 58284i bk11: 102a 58021i bk12: 88a 58476i bk13: 88a 58350i bk14: 82a 58408i bk15: 96a 58351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0868886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56506 n_act=262 n_pre=246 n_req=1095 n_rd=1542 n_write=324 bw_util=0.06338
n_activity=16253 dram_eff=0.2296
bk0: 82a 57919i bk1: 74a 57998i bk2: 90a 57953i bk3: 96a 57848i bk4: 118a 57526i bk5: 104a 57644i bk6: 104a 57606i bk7: 122a 57411i bk8: 116a 57449i bk9: 114a 57692i bk10: 98a 58094i bk11: 98a 57962i bk12: 74a 58515i bk13: 74a 58404i bk14: 86a 58385i bk15: 92a 58393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0767493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x80233a00, atomic=0 1 entries : 0x7f588a43de70 :  mf: uid=384438, sid02:w17, part=2, addr=0x80233a00, load , size=32, unknown  status = IN_PARTITION_DRAM (44604), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56487 n_act=267 n_pre=251 n_req=1101 n_rd=1548 n_write=327 bw_util=0.06369
n_activity=16218 dram_eff=0.2312
bk0: 86a 57921i bk1: 68a 58121i bk2: 100a 57613i bk3: 104a 57625i bk4: 94a 57780i bk5: 106a 57477i bk6: 100a 57499i bk7: 112a 57582i bk8: 116a 57498i bk9: 118a 57549i bk10: 92a 58184i bk11: 96a 58192i bk12: 90a 58317i bk13: 94a 58295i bk14: 88a 58386i bk15: 84a 58468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.078176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56422 n_act=268 n_pre=252 n_req=1136 n_rd=1604 n_write=334 bw_util=0.06583
n_activity=16420 dram_eff=0.2361
bk0: 98a 57692i bk1: 80a 57799i bk2: 108a 57645i bk3: 104a 57707i bk4: 78a 57820i bk5: 114a 57574i bk6: 102a 57785i bk7: 118a 57651i bk8: 124a 57530i bk9: 146a 57124i bk10: 98a 58074i bk11: 96a 58110i bk12: 74a 58505i bk13: 88a 58268i bk14: 94a 58294i bk15: 82a 58469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0825577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56493 n_act=260 n_pre=244 n_req=1104 n_rd=1558 n_write=325 bw_util=0.06396
n_activity=16497 dram_eff=0.2283
bk0: 86a 57969i bk1: 104a 57594i bk2: 82a 58007i bk3: 102a 57693i bk4: 110a 57588i bk5: 94a 57753i bk6: 122a 57469i bk7: 92a 57854i bk8: 124a 57487i bk9: 114a 57773i bk10: 112a 58059i bk11: 84a 58212i bk12: 90a 58275i bk13: 88a 58255i bk14: 82a 58407i bk15: 72a 58524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0726393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56468 n_act=260 n_pre=244 n_req=1113 n_rd=1590 n_write=318 bw_util=0.06481
n_activity=15812 dram_eff=0.2413
bk0: 94a 57732i bk1: 98a 57641i bk2: 104a 57660i bk3: 94a 57906i bk4: 94a 57766i bk5: 104a 57663i bk6: 128a 57594i bk7: 114a 57790i bk8: 118a 57515i bk9: 114a 57470i bk10: 106a 58128i bk11: 84a 58167i bk12: 78a 58381i bk13: 84a 58368i bk14: 88a 58468i bk15: 88a 58325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0819463

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1974, Miss = 368, Miss_rate = 0.186, Pending_hits = 8, Reservation_fails = 227
L2_cache_bank[1]: Access = 2085, Miss = 400, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1977, Miss = 384, Miss_rate = 0.194, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 1923, Miss = 387, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 2006, Miss = 383, Miss_rate = 0.191, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2028, Miss = 391, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1946, Miss = 388, Miss_rate = 0.199, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1958, Miss = 414, Miss_rate = 0.211, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 6521, Miss = 404, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1993, Miss = 375, Miss_rate = 0.188, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 2070, Miss = 405, Miss_rate = 0.196, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 1993, Miss = 390, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 28474
L2_total_cache_misses = 4689
L2_total_cache_miss_rate = 0.1647
L2_total_cache_pending_hits = 64
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2781
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1903
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=75380
icnt_total_pkts_simt_to_mem=45214
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.2138
	minimum = 6
	maximum = 488
Network latency average = 35.2409
	minimum = 6
	maximum = 362
Slowest packet = 9319
Flit latency average = 28.3984
	minimum = 6
	maximum = 361
Slowest flit = 49264
Fragmentation average = 0.0555709
	minimum = 0
	maximum = 202
Injected packet rate average = 0.0727124
	minimum = 0.0448934 (at node 14)
	maximum = 0.229614 (at node 23)
Accepted packet rate average = 0.0727124
	minimum = 0.0448934 (at node 14)
	maximum = 0.229614 (at node 23)
Injected flit rate average = 0.151171
	minimum = 0.0731452 (at node 4)
	maximum = 0.357018 (at node 23)
Accepted flit rate average= 0.151171
	minimum = 0.100623 (at node 18)
	maximum = 0.427377 (at node 23)
Injected packet length average = 2.07903
Accepted packet length average = 2.07903
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0048 (4 samples)
	minimum = 6 (4 samples)
	maximum = 149.5 (4 samples)
Network latency average = 15.2279 (4 samples)
	minimum = 6 (4 samples)
	maximum = 112.5 (4 samples)
Flit latency average = 12.662 (4 samples)
	minimum = 6 (4 samples)
	maximum = 109.5 (4 samples)
Fragmentation average = 0.0138927 (4 samples)
	minimum = 0 (4 samples)
	maximum = 50.5 (4 samples)
Injected packet rate average = 0.0271409 (4 samples)
	minimum = 0.0147492 (4 samples)
	maximum = 0.0806982 (4 samples)
Accepted packet rate average = 0.0271409 (4 samples)
	minimum = 0.0147492 (4 samples)
	maximum = 0.0806982 (4 samples)
Injected flit rate average = 0.0597689 (4 samples)
	minimum = 0.0218121 (4 samples)
	maximum = 0.143062 (4 samples)
Accepted flit rate average = 0.0597689 (4 samples)
	minimum = 0.033082 (4 samples)
	maximum = 0.157378 (4 samples)
Injected packet size average = 2.20217 (4 samples)
Accepted packet size average = 2.20217 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 89369 (inst/sec)
gpgpu_simulation_rate = 1037 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44608)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(26,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(43,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(13,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 45108  inst.: 4146351 (ipc=606.9) sim_rate=94235 (inst/sec) elapsed = 0:0:00:44 / Wed May  1 12:44:32 2019
GPGPU-Sim uArch: cycles simulated: 46108  inst.: 4162836 (ipc=213.3) sim_rate=92507 (inst/sec) elapsed = 0:0:00:45 / Wed May  1 12:44:33 2019
GPGPU-Sim uArch: cycles simulated: 47108  inst.: 4171524 (ipc=131.5) sim_rate=90685 (inst/sec) elapsed = 0:0:00:46 / Wed May  1 12:44:34 2019
GPGPU-Sim uArch: cycles simulated: 48108  inst.: 4180457 (ipc=96.4) sim_rate=88945 (inst/sec) elapsed = 0:0:00:47 / Wed May  1 12:44:35 2019
GPGPU-Sim uArch: cycles simulated: 49108  inst.: 4186101 (ipc=76.3) sim_rate=87210 (inst/sec) elapsed = 0:0:00:48 / Wed May  1 12:44:36 2019
GPGPU-Sim uArch: cycles simulated: 49608  inst.: 4189446 (ipc=69.3) sim_rate=85498 (inst/sec) elapsed = 0:0:00:49 / Wed May  1 12:44:37 2019
GPGPU-Sim uArch: cycles simulated: 50608  inst.: 4196725 (ipc=59.0) sim_rate=83934 (inst/sec) elapsed = 0:0:00:50 / Wed May  1 12:44:38 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(25,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 51608  inst.: 4205073 (ipc=51.7) sim_rate=82452 (inst/sec) elapsed = 0:0:00:51 / Wed May  1 12:44:39 2019
GPGPU-Sim uArch: cycles simulated: 52108  inst.: 4208593 (ipc=48.8) sim_rate=80934 (inst/sec) elapsed = 0:0:00:52 / Wed May  1 12:44:40 2019
GPGPU-Sim uArch: cycles simulated: 52608  inst.: 4212302 (ipc=46.2) sim_rate=79477 (inst/sec) elapsed = 0:0:00:53 / Wed May  1 12:44:41 2019
GPGPU-Sim uArch: cycles simulated: 53108  inst.: 4216172 (ipc=43.9) sim_rate=78077 (inst/sec) elapsed = 0:0:00:54 / Wed May  1 12:44:42 2019
GPGPU-Sim uArch: cycles simulated: 54108  inst.: 4223955 (ipc=40.1) sim_rate=76799 (inst/sec) elapsed = 0:0:00:55 / Wed May  1 12:44:43 2019
GPGPU-Sim uArch: cycles simulated: 55108  inst.: 4232195 (ipc=37.1) sim_rate=75574 (inst/sec) elapsed = 0:0:00:56 / Wed May  1 12:44:44 2019
GPGPU-Sim uArch: cycles simulated: 56608  inst.: 4244220 (ipc=33.4) sim_rate=74460 (inst/sec) elapsed = 0:0:00:57 / Wed May  1 12:44:45 2019
GPGPU-Sim uArch: cycles simulated: 58108  inst.: 4253832 (ipc=30.4) sim_rate=73341 (inst/sec) elapsed = 0:0:00:58 / Wed May  1 12:44:46 2019
GPGPU-Sim uArch: cycles simulated: 60108  inst.: 4267622 (ipc=27.4) sim_rate=72332 (inst/sec) elapsed = 0:0:00:59 / Wed May  1 12:44:47 2019
GPGPU-Sim uArch: cycles simulated: 61608  inst.: 4278400 (ipc=25.6) sim_rate=71306 (inst/sec) elapsed = 0:0:01:00 / Wed May  1 12:44:48 2019
GPGPU-Sim uArch: cycles simulated: 63608  inst.: 4293683 (ipc=23.7) sim_rate=70388 (inst/sec) elapsed = 0:0:01:01 / Wed May  1 12:44:49 2019
GPGPU-Sim uArch: cycles simulated: 64108  inst.: 4297270 (ipc=23.3) sim_rate=69310 (inst/sec) elapsed = 0:0:01:02 / Wed May  1 12:44:50 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(59,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 65108  inst.: 4304743 (ipc=22.5) sim_rate=68329 (inst/sec) elapsed = 0:0:01:03 / Wed May  1 12:44:51 2019
GPGPU-Sim uArch: cycles simulated: 66108  inst.: 4312348 (ipc=21.8) sim_rate=67380 (inst/sec) elapsed = 0:0:01:04 / Wed May  1 12:44:52 2019
GPGPU-Sim uArch: cycles simulated: 67108  inst.: 4320394 (ipc=21.2) sim_rate=66467 (inst/sec) elapsed = 0:0:01:05 / Wed May  1 12:44:53 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22814,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22815,44608)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23234,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23235,44608)
GPGPU-Sim uArch: cycles simulated: 68108  inst.: 4331086 (ipc=20.8) sim_rate=65622 (inst/sec) elapsed = 0:0:01:06 / Wed May  1 12:44:54 2019
GPGPU-Sim uArch: cycles simulated: 68608  inst.: 4335611 (ipc=20.5) sim_rate=64710 (inst/sec) elapsed = 0:0:01:07 / Wed May  1 12:44:55 2019
GPGPU-Sim uArch: cycles simulated: 69608  inst.: 4345220 (ipc=20.1) sim_rate=63900 (inst/sec) elapsed = 0:0:01:08 / Wed May  1 12:44:56 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25336,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25337,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25947,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25948,44608)
GPGPU-Sim uArch: cycles simulated: 70608  inst.: 4356521 (ipc=19.8) sim_rate=63137 (inst/sec) elapsed = 0:0:01:09 / Wed May  1 12:44:57 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26601,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26602,44608)
GPGPU-Sim uArch: cycles simulated: 71608  inst.: 4367385 (ipc=19.4) sim_rate=62391 (inst/sec) elapsed = 0:0:01:10 / Wed May  1 12:44:58 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27696,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27697,44608)
GPGPU-Sim uArch: cycles simulated: 73108  inst.: 4386589 (ipc=19.1) sim_rate=61782 (inst/sec) elapsed = 0:0:01:11 / Wed May  1 12:44:59 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28608,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28609,44608)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(57,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29452,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29453,44608)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30149,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30150,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30164,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30165,44608)
GPGPU-Sim uArch: cycles simulated: 75108  inst.: 4410803 (ipc=18.6) sim_rate=61261 (inst/sec) elapsed = 0:0:01:12 / Wed May  1 12:45:00 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31401,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31402,44608)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31491,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31492,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31786,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31787,44608)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31963,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31964,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32214,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32215,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32263,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(32264,44608)
GPGPU-Sim uArch: cycles simulated: 77108  inst.: 4443446 (ipc=18.5) sim_rate=60869 (inst/sec) elapsed = 0:0:01:13 / Wed May  1 12:45:01 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33178,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33179,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33556,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33557,44608)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33884,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33885,44608)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34010,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34011,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34078,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34079,44608)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34238,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34239,44608)
GPGPU-Sim uArch: cycles simulated: 79108  inst.: 4477272 (ipc=18.4) sim_rate=60503 (inst/sec) elapsed = 0:0:01:14 / Wed May  1 12:45:02 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34524,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34525,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34693,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34694,44608)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34731,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34732,44608)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(104,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 81108  inst.: 4506515 (ipc=18.2) sim_rate=60086 (inst/sec) elapsed = 0:0:01:15 / Wed May  1 12:45:03 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37077,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37078,44608)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37097,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37098,44608)
GPGPU-Sim uArch: cycles simulated: 82108  inst.: 4518188 (ipc=18.0) sim_rate=59449 (inst/sec) elapsed = 0:0:01:16 / Wed May  1 12:45:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37733,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37734,44608)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37809,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37810,44608)
GPGPU-Sim uArch: cycles simulated: 82608  inst.: 4526110 (ipc=18.0) sim_rate=58780 (inst/sec) elapsed = 0:0:01:17 / Wed May  1 12:45:05 2019
GPGPU-Sim uArch: cycles simulated: 83608  inst.: 4540012 (ipc=17.9) sim_rate=58205 (inst/sec) elapsed = 0:0:01:18 / Wed May  1 12:45:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39661,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39662,44608)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39982,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39983,44608)
GPGPU-Sim uArch: cycles simulated: 84608  inst.: 4552929 (ipc=17.8) sim_rate=57632 (inst/sec) elapsed = 0:0:01:19 / Wed May  1 12:45:07 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40171,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40172,44608)
GPGPU-Sim uArch: cycles simulated: 85608  inst.: 4566766 (ipc=17.7) sim_rate=57084 (inst/sec) elapsed = 0:0:01:20 / Wed May  1 12:45:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41097,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(41098,44608)
GPGPU-Sim uArch: cycles simulated: 86608  inst.: 4578197 (ipc=17.5) sim_rate=56520 (inst/sec) elapsed = 0:0:01:21 / Wed May  1 12:45:09 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(95,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 87608  inst.: 4590194 (ipc=17.4) sim_rate=55977 (inst/sec) elapsed = 0:0:01:22 / Wed May  1 12:45:10 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43780,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(43781,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43961,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(43962,44608)
GPGPU-Sim uArch: cycles simulated: 88608  inst.: 4604145 (ipc=17.3) sim_rate=55471 (inst/sec) elapsed = 0:0:01:23 / Wed May  1 12:45:11 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44469,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(44470,44608)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44552,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(44553,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (44808,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(44809,44608)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44838,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44839,44608)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (45104,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(45105,44608)
GPGPU-Sim uArch: cycles simulated: 90108  inst.: 4628209 (ipc=17.3) sim_rate=55097 (inst/sec) elapsed = 0:0:01:24 / Wed May  1 12:45:12 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46863,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(46864,44608)
GPGPU-Sim uArch: cycles simulated: 91608  inst.: 4647425 (ipc=17.1) sim_rate=54675 (inst/sec) elapsed = 0:0:01:25 / Wed May  1 12:45:13 2019
GPGPU-Sim uArch: cycles simulated: 93608  inst.: 4667152 (ipc=16.8) sim_rate=54269 (inst/sec) elapsed = 0:0:01:26 / Wed May  1 12:45:14 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (49772,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(49773,44608)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(131,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (50133,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(50134,44608)
GPGPU-Sim uArch: cycles simulated: 95608  inst.: 4692181 (ipc=16.7) sim_rate=53933 (inst/sec) elapsed = 0:0:01:27 / Wed May  1 12:45:15 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (51080,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(51081,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (51094,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(51095,44608)
GPGPU-Sim uArch: cycles simulated: 97108  inst.: 4711564 (ipc=16.5) sim_rate=53540 (inst/sec) elapsed = 0:0:01:28 / Wed May  1 12:45:16 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (52952,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(52953,44608)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (52970,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(52971,44608)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (53299,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(53300,44608)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (53318,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(53319,44608)
GPGPU-Sim uArch: cycles simulated: 98108  inst.: 4729512 (ipc=16.6) sim_rate=53140 (inst/sec) elapsed = 0:0:01:29 / Wed May  1 12:45:17 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (53558,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(53559,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (53640,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(53641,44608)
GPGPU-Sim uArch: cycles simulated: 99108  inst.: 4747670 (ipc=16.6) sim_rate=52751 (inst/sec) elapsed = 0:0:01:30 / Wed May  1 12:45:18 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (55190,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(55191,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (55206,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(55207,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (55269,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(55270,44608)
GPGPU-Sim uArch: cycles simulated: 100108  inst.: 4764123 (ipc=16.6) sim_rate=52353 (inst/sec) elapsed = 0:0:01:31 / Wed May  1 12:45:19 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(119,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 101108  inst.: 4779938 (ipc=16.6) sim_rate=51955 (inst/sec) elapsed = 0:0:01:32 / Wed May  1 12:45:20 2019
GPGPU-Sim uArch: cycles simulated: 102108  inst.: 4789744 (ipc=16.5) sim_rate=51502 (inst/sec) elapsed = 0:0:01:33 / Wed May  1 12:45:21 2019
GPGPU-Sim uArch: cycles simulated: 103108  inst.: 4799832 (ipc=16.4) sim_rate=51062 (inst/sec) elapsed = 0:0:01:34 / Wed May  1 12:45:22 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (58614,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(58615,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (58634,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(58635,44608)
GPGPU-Sim uArch: cycles simulated: 103608  inst.: 4807460 (ipc=16.3) sim_rate=50604 (inst/sec) elapsed = 0:0:01:35 / Wed May  1 12:45:23 2019
GPGPU-Sim uArch: cycles simulated: 104108  inst.: 4813578 (ipc=16.3) sim_rate=50141 (inst/sec) elapsed = 0:0:01:36 / Wed May  1 12:45:24 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (60580,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(60581,44608)
GPGPU-Sim uArch: cycles simulated: 105608  inst.: 4833839 (ipc=16.2) sim_rate=49833 (inst/sec) elapsed = 0:0:01:37 / Wed May  1 12:45:25 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61286,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(61287,44608)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (61488,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(61489,44608)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (61529,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(61530,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (61560,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(61561,44608)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(139,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 107608  inst.: 4870981 (ipc=16.3) sim_rate=49703 (inst/sec) elapsed = 0:0:01:38 / Wed May  1 12:45:26 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (63362,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(63363,44608)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63646,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(63647,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63967,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(63968,44608)
GPGPU-Sim uArch: cycles simulated: 109108  inst.: 4894974 (ipc=16.3) sim_rate=49444 (inst/sec) elapsed = 0:0:01:39 / Wed May  1 12:45:27 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (65411,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(65412,44608)
GPGPU-Sim uArch: cycles simulated: 111108  inst.: 4919757 (ipc=16.2) sim_rate=49197 (inst/sec) elapsed = 0:0:01:40 / Wed May  1 12:45:28 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (67304,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(67305,44608)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (67400,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(67401,44608)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (68050,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(68051,44608)
GPGPU-Sim uArch: cycles simulated: 113108  inst.: 4945311 (ipc=16.1) sim_rate=48963 (inst/sec) elapsed = 0:0:01:41 / Wed May  1 12:45:29 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (68629,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(68630,44608)
GPGPU-Sim uArch: cycles simulated: 114108  inst.: 4960297 (ipc=16.1) sim_rate=48630 (inst/sec) elapsed = 0:0:01:42 / Wed May  1 12:45:30 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(101,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 114608  inst.: 4967783 (ipc=16.1) sim_rate=48230 (inst/sec) elapsed = 0:0:01:43 / Wed May  1 12:45:31 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (70198,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(70199,44608)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (70400,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(70401,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (70402,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(70403,44608)
GPGPU-Sim uArch: cycles simulated: 115108  inst.: 4975983 (ipc=16.1) sim_rate=47845 (inst/sec) elapsed = 0:0:01:44 / Wed May  1 12:45:32 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (71048,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(71049,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (71080,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(71081,44608)
GPGPU-Sim uArch: cycles simulated: 116108  inst.: 4990730 (ipc=16.1) sim_rate=47530 (inst/sec) elapsed = 0:0:01:45 / Wed May  1 12:45:33 2019
GPGPU-Sim uArch: cycles simulated: 116608  inst.: 5002056 (ipc=16.1) sim_rate=47189 (inst/sec) elapsed = 0:0:01:46 / Wed May  1 12:45:34 2019
GPGPU-Sim uArch: cycles simulated: 117108  inst.: 5010525 (ipc=16.1) sim_rate=46827 (inst/sec) elapsed = 0:0:01:47 / Wed May  1 12:45:35 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (72969,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(72970,44608)
GPGPU-Sim uArch: cycles simulated: 117608  inst.: 5016795 (ipc=16.1) sim_rate=46451 (inst/sec) elapsed = 0:0:01:48 / Wed May  1 12:45:36 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (73398,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(73399,44608)
GPGPU-Sim uArch: cycles simulated: 118608  inst.: 5031938 (ipc=16.1) sim_rate=46164 (inst/sec) elapsed = 0:0:01:49 / Wed May  1 12:45:37 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (74497,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(74498,44608)
GPGPU-Sim uArch: cycles simulated: 119108  inst.: 5039639 (ipc=16.1) sim_rate=45814 (inst/sec) elapsed = 0:0:01:50 / Wed May  1 12:45:38 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (75494,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(75495,44608)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(123,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 121108  inst.: 5067186 (ipc=16.0) sim_rate=45650 (inst/sec) elapsed = 0:0:01:51 / Wed May  1 12:45:39 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (77515,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(77516,44608)
GPGPU-Sim uArch: cycles simulated: 123108  inst.: 5094788 (ipc=15.9) sim_rate=45489 (inst/sec) elapsed = 0:0:01:52 / Wed May  1 12:45:40 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (78919,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(78920,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (79761,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(79762,44608)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (80383,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(80384,44608)
GPGPU-Sim uArch: cycles simulated: 125108  inst.: 5121615 (ipc=15.9) sim_rate=45324 (inst/sec) elapsed = 0:0:01:53 / Wed May  1 12:45:41 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (81851,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(81852,44608)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (82179,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(82180,44608)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(144,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 127108  inst.: 5152249 (ipc=15.9) sim_rate=45195 (inst/sec) elapsed = 0:0:01:54 / Wed May  1 12:45:42 2019
GPGPU-Sim uArch: cycles simulated: 129108  inst.: 5176915 (ipc=15.8) sim_rate=45016 (inst/sec) elapsed = 0:0:01:55 / Wed May  1 12:45:43 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (84715,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(84716,44608)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (84848,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(84849,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (85434,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(85435,44608)
GPGPU-Sim uArch: cycles simulated: 130108  inst.: 5192901 (ipc=15.8) sim_rate=44766 (inst/sec) elapsed = 0:0:01:56 / Wed May  1 12:45:44 2019
GPGPU-Sim uArch: cycles simulated: 131108  inst.: 5208577 (ipc=15.8) sim_rate=44517 (inst/sec) elapsed = 0:0:01:57 / Wed May  1 12:45:45 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (86733,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(86734,44608)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (87176,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(87177,44608)
GPGPU-Sim uArch: cycles simulated: 132108  inst.: 5225848 (ipc=15.8) sim_rate=44286 (inst/sec) elapsed = 0:0:01:58 / Wed May  1 12:45:46 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (87518,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(87519,44608)
GPGPU-Sim uArch: cycles simulated: 133108  inst.: 5238492 (ipc=15.8) sim_rate=44020 (inst/sec) elapsed = 0:0:01:59 / Wed May  1 12:45:47 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(134,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 134108  inst.: 5250639 (ipc=15.7) sim_rate=43755 (inst/sec) elapsed = 0:0:02:00 / Wed May  1 12:45:48 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (89814,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(89815,44608)
GPGPU-Sim uArch: cycles simulated: 135108  inst.: 5263662 (ipc=15.7) sim_rate=43501 (inst/sec) elapsed = 0:0:02:01 / Wed May  1 12:45:49 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (91120,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(91121,44608)
GPGPU-Sim uArch: cycles simulated: 136108  inst.: 5277185 (ipc=15.7) sim_rate=43255 (inst/sec) elapsed = 0:0:02:02 / Wed May  1 12:45:50 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (91775,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(91776,44608)
GPGPU-Sim uArch: cycles simulated: 136608  inst.: 5284237 (ipc=15.7) sim_rate=42961 (inst/sec) elapsed = 0:0:02:03 / Wed May  1 12:45:51 2019
GPGPU-Sim uArch: cycles simulated: 138608  inst.: 5306533 (ipc=15.6) sim_rate=42794 (inst/sec) elapsed = 0:0:02:04 / Wed May  1 12:45:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (94809,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(94810,44608)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (95397,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(95398,44608)
GPGPU-Sim uArch: cycles simulated: 140108  inst.: 5327063 (ipc=15.5) sim_rate=42616 (inst/sec) elapsed = 0:0:02:05 / Wed May  1 12:45:53 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (95792,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(95793,44608)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(185,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (96488,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(96489,44608)
GPGPU-Sim uArch: cycles simulated: 141108  inst.: 5341719 (ipc=15.5) sim_rate=42394 (inst/sec) elapsed = 0:0:02:06 / Wed May  1 12:45:54 2019
GPGPU-Sim uArch: cycles simulated: 143108  inst.: 5371024 (ipc=15.5) sim_rate=42291 (inst/sec) elapsed = 0:0:02:07 / Wed May  1 12:45:55 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (99462,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(99463,44608)
GPGPU-Sim uArch: cycles simulated: 145108  inst.: 5393903 (ipc=15.4) sim_rate=42139 (inst/sec) elapsed = 0:0:02:08 / Wed May  1 12:45:56 2019
GPGPU-Sim uArch: cycles simulated: 147108  inst.: 5417401 (ipc=15.4) sim_rate=41995 (inst/sec) elapsed = 0:0:02:09 / Wed May  1 12:45:57 2019
GPGPU-Sim uArch: cycles simulated: 148108  inst.: 5428764 (ipc=15.3) sim_rate=41759 (inst/sec) elapsed = 0:0:02:10 / Wed May  1 12:45:58 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (103766,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(103767,44608)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(122,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 149108  inst.: 5440996 (ipc=15.3) sim_rate=41534 (inst/sec) elapsed = 0:0:02:11 / Wed May  1 12:45:59 2019
GPGPU-Sim uArch: cycles simulated: 150108  inst.: 5455736 (ipc=15.3) sim_rate=41331 (inst/sec) elapsed = 0:0:02:12 / Wed May  1 12:46:00 2019
GPGPU-Sim uArch: cycles simulated: 151108  inst.: 5466745 (ipc=15.2) sim_rate=41103 (inst/sec) elapsed = 0:0:02:13 / Wed May  1 12:46:01 2019
GPGPU-Sim uArch: cycles simulated: 152108  inst.: 5481106 (ipc=15.2) sim_rate=40903 (inst/sec) elapsed = 0:0:02:14 / Wed May  1 12:46:02 2019
GPGPU-Sim uArch: cycles simulated: 153108  inst.: 5491237 (ipc=15.2) sim_rate=40675 (inst/sec) elapsed = 0:0:02:15 / Wed May  1 12:46:03 2019
GPGPU-Sim uArch: cycles simulated: 154108  inst.: 5504246 (ipc=15.2) sim_rate=40472 (inst/sec) elapsed = 0:0:02:16 / Wed May  1 12:46:04 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110012,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(110013,44608)
GPGPU-Sim uArch: cycles simulated: 155108  inst.: 5517360 (ipc=15.2) sim_rate=40272 (inst/sec) elapsed = 0:0:02:17 / Wed May  1 12:46:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (111106,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(111107,44608)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(129,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 156608  inst.: 5537257 (ipc=15.1) sim_rate=40125 (inst/sec) elapsed = 0:0:02:18 / Wed May  1 12:46:06 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (112193,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(112194,44608)
GPGPU-Sim uArch: cycles simulated: 158608  inst.: 5568581 (ipc=15.1) sim_rate=40061 (inst/sec) elapsed = 0:0:02:19 / Wed May  1 12:46:07 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114528,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(114529,44608)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (115345,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(115346,44608)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (115790,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(115791,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (115879,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(115880,44608)
GPGPU-Sim uArch: cycles simulated: 160608  inst.: 5595902 (ipc=15.1) sim_rate=39970 (inst/sec) elapsed = 0:0:02:20 / Wed May  1 12:46:08 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (116564,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(116565,44608)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (116809,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(116810,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117272,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(117273,44608)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(131,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (117858,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(117859,44608)
GPGPU-Sim uArch: cycles simulated: 162608  inst.: 5631132 (ipc=15.2) sim_rate=39937 (inst/sec) elapsed = 0:0:02:21 / Wed May  1 12:46:09 2019
GPGPU-Sim uArch: cycles simulated: 164608  inst.: 5661911 (ipc=15.2) sim_rate=39872 (inst/sec) elapsed = 0:0:02:22 / Wed May  1 12:46:10 2019
GPGPU-Sim uArch: cycles simulated: 166608  inst.: 5684512 (ipc=15.1) sim_rate=39751 (inst/sec) elapsed = 0:0:02:23 / Wed May  1 12:46:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (122096,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(122097,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (122325,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(122326,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (122910,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(122911,44608)
GPGPU-Sim uArch: cycles simulated: 168608  inst.: 5712221 (ipc=15.1) sim_rate=39668 (inst/sec) elapsed = 0:0:02:24 / Wed May  1 12:46:12 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(188,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 169608  inst.: 5726100 (ipc=15.1) sim_rate=39490 (inst/sec) elapsed = 0:0:02:25 / Wed May  1 12:46:13 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (125456,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(125457,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (125525,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(125526,44608)
GPGPU-Sim uArch: cycles simulated: 170608  inst.: 5739914 (ipc=15.1) sim_rate=39314 (inst/sec) elapsed = 0:0:02:26 / Wed May  1 12:46:14 2019
GPGPU-Sim uArch: cycles simulated: 171108  inst.: 5745730 (ipc=15.0) sim_rate=39086 (inst/sec) elapsed = 0:0:02:27 / Wed May  1 12:46:15 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (126793,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(126794,44608)
GPGPU-Sim uArch: cycles simulated: 171608  inst.: 5752910 (ipc=15.0) sim_rate=38871 (inst/sec) elapsed = 0:0:02:28 / Wed May  1 12:46:16 2019
GPGPU-Sim uArch: cycles simulated: 172108  inst.: 5763230 (ipc=15.1) sim_rate=38679 (inst/sec) elapsed = 0:0:02:29 / Wed May  1 12:46:17 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (127713,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(127714,44608)
GPGPU-Sim uArch: cycles simulated: 172608  inst.: 5772372 (ipc=15.1) sim_rate=38482 (inst/sec) elapsed = 0:0:02:30 / Wed May  1 12:46:18 2019
GPGPU-Sim uArch: cycles simulated: 173108  inst.: 5780176 (ipc=15.1) sim_rate=38279 (inst/sec) elapsed = 0:0:02:31 / Wed May  1 12:46:19 2019
GPGPU-Sim uArch: cycles simulated: 174108  inst.: 5792730 (ipc=15.1) sim_rate=38110 (inst/sec) elapsed = 0:0:02:32 / Wed May  1 12:46:20 2019
GPGPU-Sim uArch: cycles simulated: 174608  inst.: 5797997 (ipc=15.0) sim_rate=37895 (inst/sec) elapsed = 0:0:02:33 / Wed May  1 12:46:21 2019
GPGPU-Sim uArch: cycles simulated: 175608  inst.: 5809319 (ipc=15.0) sim_rate=37722 (inst/sec) elapsed = 0:0:02:34 / Wed May  1 12:46:22 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(198,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 176608  inst.: 5820070 (ipc=15.0) sim_rate=37548 (inst/sec) elapsed = 0:0:02:35 / Wed May  1 12:46:23 2019
GPGPU-Sim uArch: cycles simulated: 178608  inst.: 5843521 (ipc=14.9) sim_rate=37458 (inst/sec) elapsed = 0:0:02:36 / Wed May  1 12:46:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (134183,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(134184,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (134340,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(134341,44608)
GPGPU-Sim uArch: cycles simulated: 180108  inst.: 5866518 (ipc=14.9) sim_rate=37366 (inst/sec) elapsed = 0:0:02:37 / Wed May  1 12:46:25 2019
GPGPU-Sim uArch: cycles simulated: 182108  inst.: 5890149 (ipc=14.9) sim_rate=37279 (inst/sec) elapsed = 0:0:02:38 / Wed May  1 12:46:26 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (138792,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(138793,44608)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(154,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 184108  inst.: 5911521 (ipc=14.8) sim_rate=37179 (inst/sec) elapsed = 0:0:02:39 / Wed May  1 12:46:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (139645,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(139646,44608)
GPGPU-Sim uArch: cycles simulated: 185108  inst.: 5926399 (ipc=14.8) sim_rate=37039 (inst/sec) elapsed = 0:0:02:40 / Wed May  1 12:46:28 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (140640,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(140641,44608)
GPGPU-Sim uArch: cycles simulated: 186108  inst.: 5940192 (ipc=14.8) sim_rate=36895 (inst/sec) elapsed = 0:0:02:41 / Wed May  1 12:46:29 2019
GPGPU-Sim uArch: cycles simulated: 187108  inst.: 5952628 (ipc=14.8) sim_rate=36744 (inst/sec) elapsed = 0:0:02:42 / Wed May  1 12:46:30 2019
GPGPU-Sim uArch: cycles simulated: 188108  inst.: 5963331 (ipc=14.8) sim_rate=36584 (inst/sec) elapsed = 0:0:02:43 / Wed May  1 12:46:31 2019
GPGPU-Sim uArch: cycles simulated: 189108  inst.: 5974465 (ipc=14.8) sim_rate=36429 (inst/sec) elapsed = 0:0:02:44 / Wed May  1 12:46:32 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (144589,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(144590,44608)
GPGPU-Sim uArch: cycles simulated: 189608  inst.: 5982018 (ipc=14.8) sim_rate=36254 (inst/sec) elapsed = 0:0:02:45 / Wed May  1 12:46:33 2019
GPGPU-Sim uArch: cycles simulated: 190608  inst.: 5993964 (ipc=14.7) sim_rate=36108 (inst/sec) elapsed = 0:0:02:46 / Wed May  1 12:46:34 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (146106,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(146107,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (146434,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(146435,44608)
GPGPU-Sim uArch: cycles simulated: 191108  inst.: 6002060 (ipc=14.7) sim_rate=35940 (inst/sec) elapsed = 0:0:02:47 / Wed May  1 12:46:35 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(198,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 191608  inst.: 6010389 (ipc=14.7) sim_rate=35776 (inst/sec) elapsed = 0:0:02:48 / Wed May  1 12:46:36 2019
GPGPU-Sim uArch: cycles simulated: 192108  inst.: 6017137 (ipc=14.7) sim_rate=35604 (inst/sec) elapsed = 0:0:02:49 / Wed May  1 12:46:37 2019
GPGPU-Sim uArch: cycles simulated: 194108  inst.: 6043400 (ipc=14.7) sim_rate=35549 (inst/sec) elapsed = 0:0:02:50 / Wed May  1 12:46:38 2019
GPGPU-Sim uArch: cycles simulated: 196108  inst.: 6069354 (ipc=14.7) sim_rate=35493 (inst/sec) elapsed = 0:0:02:51 / Wed May  1 12:46:39 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (152762,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(152763,44608)
GPGPU-Sim uArch: cycles simulated: 198108  inst.: 6099577 (ipc=14.7) sim_rate=35462 (inst/sec) elapsed = 0:0:02:52 / Wed May  1 12:46:40 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(213,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (153839,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(153840,44608)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (154334,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(154335,44608)
GPGPU-Sim uArch: cycles simulated: 200108  inst.: 6129537 (ipc=14.7) sim_rate=35430 (inst/sec) elapsed = 0:0:02:53 / Wed May  1 12:46:41 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (156369,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(156370,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (157249,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(157250,44608)
GPGPU-Sim uArch: cycles simulated: 202108  inst.: 6158069 (ipc=14.7) sim_rate=35391 (inst/sec) elapsed = 0:0:02:54 / Wed May  1 12:46:42 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (157846,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(157847,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (158373,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(158374,44608)
GPGPU-Sim uArch: cycles simulated: 203108  inst.: 6175517 (ipc=14.7) sim_rate=35288 (inst/sec) elapsed = 0:0:02:55 / Wed May  1 12:46:43 2019
GPGPU-Sim uArch: cycles simulated: 204108  inst.: 6188089 (ipc=14.7) sim_rate=35159 (inst/sec) elapsed = 0:0:02:56 / Wed May  1 12:46:44 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (159756,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(159757,44608)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(163,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 204608  inst.: 6196299 (ipc=14.7) sim_rate=35007 (inst/sec) elapsed = 0:0:02:57 / Wed May  1 12:46:45 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (160683,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(160684,44608)
GPGPU-Sim uArch: cycles simulated: 205608  inst.: 6211517 (ipc=14.7) sim_rate=34896 (inst/sec) elapsed = 0:0:02:58 / Wed May  1 12:46:46 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (161020,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(161021,44608)
GPGPU-Sim uArch: cycles simulated: 206108  inst.: 6221348 (ipc=14.7) sim_rate=34756 (inst/sec) elapsed = 0:0:02:59 / Wed May  1 12:46:47 2019
GPGPU-Sim uArch: cycles simulated: 206608  inst.: 6230616 (ipc=14.7) sim_rate=34614 (inst/sec) elapsed = 0:0:03:00 / Wed May  1 12:46:48 2019
GPGPU-Sim uArch: cycles simulated: 207108  inst.: 6238435 (ipc=14.7) sim_rate=34466 (inst/sec) elapsed = 0:0:03:01 / Wed May  1 12:46:49 2019
GPGPU-Sim uArch: cycles simulated: 207608  inst.: 6245570 (ipc=14.7) sim_rate=34316 (inst/sec) elapsed = 0:0:03:02 / Wed May  1 12:46:50 2019
GPGPU-Sim uArch: cycles simulated: 208608  inst.: 6259471 (ipc=14.7) sim_rate=34204 (inst/sec) elapsed = 0:0:03:03 / Wed May  1 12:46:51 2019
GPGPU-Sim uArch: cycles simulated: 209108  inst.: 6264860 (ipc=14.7) sim_rate=34048 (inst/sec) elapsed = 0:0:03:04 / Wed May  1 12:46:52 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (165022,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(165023,44608)
GPGPU-Sim uArch: cycles simulated: 210108  inst.: 6279016 (ipc=14.7) sim_rate=33940 (inst/sec) elapsed = 0:0:03:05 / Wed May  1 12:46:53 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (165972,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(165973,44608)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(221,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (166424,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(166425,44608)
GPGPU-Sim uArch: cycles simulated: 211608  inst.: 6304158 (ipc=14.7) sim_rate=33893 (inst/sec) elapsed = 0:0:03:06 / Wed May  1 12:46:54 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (167454,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(167455,44608)
GPGPU-Sim uArch: cycles simulated: 213608  inst.: 6333589 (ipc=14.7) sim_rate=33869 (inst/sec) elapsed = 0:0:03:07 / Wed May  1 12:46:55 2019
GPGPU-Sim uArch: cycles simulated: 215608  inst.: 6358890 (ipc=14.7) sim_rate=33823 (inst/sec) elapsed = 0:0:03:08 / Wed May  1 12:46:56 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (171910,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(171911,44608)
GPGPU-Sim uArch: cycles simulated: 217108  inst.: 6381684 (ipc=14.7) sim_rate=33765 (inst/sec) elapsed = 0:0:03:09 / Wed May  1 12:46:57 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(215,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 218108  inst.: 6396494 (ipc=14.7) sim_rate=33665 (inst/sec) elapsed = 0:0:03:10 / Wed May  1 12:46:58 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (173752,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(173753,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (174142,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(174143,44608)
GPGPU-Sim uArch: cycles simulated: 219108  inst.: 6412682 (ipc=14.7) sim_rate=33574 (inst/sec) elapsed = 0:0:03:11 / Wed May  1 12:46:59 2019
GPGPU-Sim uArch: cycles simulated: 220108  inst.: 6428409 (ipc=14.7) sim_rate=33481 (inst/sec) elapsed = 0:0:03:12 / Wed May  1 12:47:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (175694,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(175695,44608)
GPGPU-Sim uArch: cycles simulated: 221108  inst.: 6443277 (ipc=14.7) sim_rate=33384 (inst/sec) elapsed = 0:0:03:13 / Wed May  1 12:47:01 2019
GPGPU-Sim uArch: cycles simulated: 222108  inst.: 6458197 (ipc=14.7) sim_rate=33289 (inst/sec) elapsed = 0:0:03:14 / Wed May  1 12:47:02 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (177988,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(177989,44608)
GPGPU-Sim uArch: cycles simulated: 222608  inst.: 6466488 (ipc=14.7) sim_rate=33161 (inst/sec) elapsed = 0:0:03:15 / Wed May  1 12:47:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (178236,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(178237,44608)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(223,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (178810,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(178811,44608)
GPGPU-Sim uArch: cycles simulated: 223608  inst.: 6491395 (ipc=14.8) sim_rate=33119 (inst/sec) elapsed = 0:0:03:16 / Wed May  1 12:47:04 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (179077,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(179078,44608)
GPGPU-Sim uArch: cycles simulated: 225108  inst.: 6515167 (ipc=14.8) sim_rate=33071 (inst/sec) elapsed = 0:0:03:17 / Wed May  1 12:47:05 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (181130,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(181131,44608)
GPGPU-Sim uArch: cycles simulated: 226608  inst.: 6538856 (ipc=14.8) sim_rate=33024 (inst/sec) elapsed = 0:0:03:18 / Wed May  1 12:47:06 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (182422,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(182423,44608)
GPGPU-Sim uArch: cycles simulated: 228108  inst.: 6561900 (ipc=14.8) sim_rate=32974 (inst/sec) elapsed = 0:0:03:19 / Wed May  1 12:47:07 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(192,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 230108  inst.: 6590595 (ipc=14.8) sim_rate=32952 (inst/sec) elapsed = 0:0:03:20 / Wed May  1 12:47:08 2019
GPGPU-Sim uArch: cycles simulated: 232108  inst.: 6620301 (ipc=14.8) sim_rate=32936 (inst/sec) elapsed = 0:0:03:21 / Wed May  1 12:47:09 2019
GPGPU-Sim uArch: cycles simulated: 234108  inst.: 6645259 (ipc=14.8) sim_rate=32897 (inst/sec) elapsed = 0:0:03:22 / Wed May  1 12:47:10 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (189824,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(189825,44608)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (190186,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(190187,44608)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (190425,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(190426,44608)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (190496,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(190497,44608)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(241,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 236108  inst.: 6680308 (ipc=14.8) sim_rate=32907 (inst/sec) elapsed = 0:0:03:23 / Wed May  1 12:47:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (192069,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(192070,44608)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (192102,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(192103,44608)
GPGPU-Sim uArch: cycles simulated: 238108  inst.: 6716354 (ipc=14.8) sim_rate=32923 (inst/sec) elapsed = 0:0:03:24 / Wed May  1 12:47:12 2019
GPGPU-Sim uArch: cycles simulated: 239108  inst.: 6730924 (ipc=14.8) sim_rate=32833 (inst/sec) elapsed = 0:0:03:25 / Wed May  1 12:47:13 2019
GPGPU-Sim uArch: cycles simulated: 240108  inst.: 6745268 (ipc=14.8) sim_rate=32744 (inst/sec) elapsed = 0:0:03:26 / Wed May  1 12:47:14 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (195613,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(195614,44608)
GPGPU-Sim uArch: cycles simulated: 241108  inst.: 6760461 (ipc=14.8) sim_rate=32659 (inst/sec) elapsed = 0:0:03:27 / Wed May  1 12:47:15 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(238,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 242108  inst.: 6775520 (ipc=14.8) sim_rate=32574 (inst/sec) elapsed = 0:0:03:28 / Wed May  1 12:47:16 2019
GPGPU-Sim uArch: cycles simulated: 243108  inst.: 6787993 (ipc=14.8) sim_rate=32478 (inst/sec) elapsed = 0:0:03:29 / Wed May  1 12:47:17 2019
GPGPU-Sim uArch: cycles simulated: 244108  inst.: 6802286 (ipc=14.8) sim_rate=32391 (inst/sec) elapsed = 0:0:03:30 / Wed May  1 12:47:18 2019
GPGPU-Sim uArch: cycles simulated: 245108  inst.: 6817930 (ipc=14.8) sim_rate=32312 (inst/sec) elapsed = 0:0:03:31 / Wed May  1 12:47:19 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (200910,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(200911,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (201878,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(201879,44608)
GPGPU-Sim uArch: cycles simulated: 247108  inst.: 6849799 (ipc=14.8) sim_rate=32310 (inst/sec) elapsed = 0:0:03:32 / Wed May  1 12:47:20 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (202957,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(202958,44608)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(234,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 249108  inst.: 6880802 (ipc=14.9) sim_rate=32304 (inst/sec) elapsed = 0:0:03:33 / Wed May  1 12:47:21 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (205070,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(205071,44608)
GPGPU-Sim uArch: cycles simulated: 251108  inst.: 6912743 (ipc=14.9) sim_rate=32302 (inst/sec) elapsed = 0:0:03:34 / Wed May  1 12:47:22 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (206716,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(206717,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (207014,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(207015,44608)
GPGPU-Sim uArch: cycles simulated: 252608  inst.: 6939078 (ipc=14.9) sim_rate=32274 (inst/sec) elapsed = 0:0:03:35 / Wed May  1 12:47:23 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (209041,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(209042,44608)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(239,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 254608  inst.: 6969914 (ipc=14.9) sim_rate=32268 (inst/sec) elapsed = 0:0:03:36 / Wed May  1 12:47:24 2019
GPGPU-Sim uArch: cycles simulated: 256608  inst.: 6999704 (ipc=14.9) sim_rate=32256 (inst/sec) elapsed = 0:0:03:37 / Wed May  1 12:47:25 2019
GPGPU-Sim uArch: cycles simulated: 258608  inst.: 7027472 (ipc=14.9) sim_rate=32236 (inst/sec) elapsed = 0:0:03:38 / Wed May  1 12:47:26 2019
GPGPU-Sim uArch: cycles simulated: 259608  inst.: 7038775 (ipc=14.9) sim_rate=32140 (inst/sec) elapsed = 0:0:03:39 / Wed May  1 12:47:27 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(202,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 260608  inst.: 7053372 (ipc=14.9) sim_rate=32060 (inst/sec) elapsed = 0:0:03:40 / Wed May  1 12:47:28 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (216255,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(216256,44608)
GPGPU-Sim uArch: cycles simulated: 261108  inst.: 7062120 (ipc=14.9) sim_rate=31955 (inst/sec) elapsed = 0:0:03:41 / Wed May  1 12:47:29 2019
GPGPU-Sim uArch: cycles simulated: 261608  inst.: 7069071 (ipc=14.9) sim_rate=31842 (inst/sec) elapsed = 0:0:03:42 / Wed May  1 12:47:30 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (217303,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(217304,44608)
GPGPU-Sim uArch: cycles simulated: 262608  inst.: 7087095 (ipc=14.9) sim_rate=31780 (inst/sec) elapsed = 0:0:03:43 / Wed May  1 12:47:31 2019
GPGPU-Sim uArch: cycles simulated: 263108  inst.: 7094353 (ipc=14.9) sim_rate=31671 (inst/sec) elapsed = 0:0:03:44 / Wed May  1 12:47:32 2019
GPGPU-Sim uArch: cycles simulated: 263608  inst.: 7101520 (ipc=14.9) sim_rate=31562 (inst/sec) elapsed = 0:0:03:45 / Wed May  1 12:47:33 2019
GPGPU-Sim uArch: cycles simulated: 264608  inst.: 7114959 (ipc=14.9) sim_rate=31482 (inst/sec) elapsed = 0:0:03:46 / Wed May  1 12:47:34 2019
GPGPU-Sim uArch: cycles simulated: 265108  inst.: 7121346 (ipc=14.9) sim_rate=31371 (inst/sec) elapsed = 0:0:03:47 / Wed May  1 12:47:35 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (221727,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(221728,44608)
GPGPU-Sim uArch: cycles simulated: 266608  inst.: 7142610 (ipc=14.9) sim_rate=31327 (inst/sec) elapsed = 0:0:03:48 / Wed May  1 12:47:36 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(188,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (223375,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 268108  inst.: 7159645 (ipc=14.8) sim_rate=31264 (inst/sec) elapsed = 0:0:03:49 / Wed May  1 12:47:37 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (224367,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 270108  inst.: 7187704 (ipc=14.8) sim_rate=31250 (inst/sec) elapsed = 0:0:03:50 / Wed May  1 12:47:38 2019
GPGPU-Sim uArch: cycles simulated: 272108  inst.: 7220054 (ipc=14.8) sim_rate=31255 (inst/sec) elapsed = 0:0:03:51 / Wed May  1 12:47:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (227569,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (227831,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (228791,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (228877,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (228981,44608), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(202,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 274108  inst.: 7250282 (ipc=14.8) sim_rate=31251 (inst/sec) elapsed = 0:0:03:52 / Wed May  1 12:47:40 2019
GPGPU-Sim uArch: cycles simulated: 274608  inst.: 7258041 (ipc=14.8) sim_rate=31150 (inst/sec) elapsed = 0:0:03:53 / Wed May  1 12:47:41 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (230646,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 275608  inst.: 7276297 (ipc=14.9) sim_rate=31095 (inst/sec) elapsed = 0:0:03:54 / Wed May  1 12:47:42 2019
GPGPU-Sim uArch: cycles simulated: 276108  inst.: 7283016 (ipc=14.9) sim_rate=30991 (inst/sec) elapsed = 0:0:03:55 / Wed May  1 12:47:43 2019
GPGPU-Sim uArch: cycles simulated: 277108  inst.: 7294650 (ipc=14.8) sim_rate=30909 (inst/sec) elapsed = 0:0:03:56 / Wed May  1 12:47:44 2019
GPGPU-Sim uArch: cycles simulated: 278108  inst.: 7311429 (ipc=14.9) sim_rate=30849 (inst/sec) elapsed = 0:0:03:57 / Wed May  1 12:47:45 2019
GPGPU-Sim uArch: cycles simulated: 278608  inst.: 7317090 (ipc=14.8) sim_rate=30744 (inst/sec) elapsed = 0:0:03:58 / Wed May  1 12:47:46 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (234106,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (234391,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (234502,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (234586,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 279608  inst.: 7333196 (ipc=14.9) sim_rate=30682 (inst/sec) elapsed = 0:0:03:59 / Wed May  1 12:47:47 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (235031,44608), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(218,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 280108  inst.: 7341136 (ipc=14.9) sim_rate=30588 (inst/sec) elapsed = 0:0:04:00 / Wed May  1 12:47:48 2019
GPGPU-Sim uArch: cycles simulated: 281108  inst.: 7354781 (ipc=14.8) sim_rate=30517 (inst/sec) elapsed = 0:0:04:01 / Wed May  1 12:47:49 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (238121,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 283108  inst.: 7382151 (ipc=14.8) sim_rate=30504 (inst/sec) elapsed = 0:0:04:02 / Wed May  1 12:47:50 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (238517,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (239265,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 285108  inst.: 7407244 (ipc=14.8) sim_rate=30482 (inst/sec) elapsed = 0:0:04:03 / Wed May  1 12:47:51 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(211,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 287108  inst.: 7433755 (ipc=14.8) sim_rate=30466 (inst/sec) elapsed = 0:0:04:04 / Wed May  1 12:47:52 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (243859,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 289108  inst.: 7458369 (ipc=14.8) sim_rate=30442 (inst/sec) elapsed = 0:0:04:05 / Wed May  1 12:47:53 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (246382,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 291608  inst.: 7494858 (ipc=14.8) sim_rate=30466 (inst/sec) elapsed = 0:0:04:06 / Wed May  1 12:47:54 2019
GPGPU-Sim uArch: cycles simulated: 293608  inst.: 7518362 (ipc=14.8) sim_rate=30438 (inst/sec) elapsed = 0:0:04:07 / Wed May  1 12:47:55 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (249437,44608), 3 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(203,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (249965,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 294608  inst.: 7535526 (ipc=14.8) sim_rate=30385 (inst/sec) elapsed = 0:0:04:08 / Wed May  1 12:47:56 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (250220,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (250619,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (250758,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 295608  inst.: 7550197 (ipc=14.8) sim_rate=30322 (inst/sec) elapsed = 0:0:04:09 / Wed May  1 12:47:57 2019
GPGPU-Sim uArch: cycles simulated: 296608  inst.: 7565173 (ipc=14.8) sim_rate=30260 (inst/sec) elapsed = 0:0:04:10 / Wed May  1 12:47:58 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (252047,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 297608  inst.: 7575240 (ipc=14.8) sim_rate=30180 (inst/sec) elapsed = 0:0:04:11 / Wed May  1 12:47:59 2019
GPGPU-Sim uArch: cycles simulated: 298108  inst.: 7582913 (ipc=14.8) sim_rate=30090 (inst/sec) elapsed = 0:0:04:12 / Wed May  1 12:48:00 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (253929,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (253985,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 299108  inst.: 7597104 (ipc=14.8) sim_rate=30028 (inst/sec) elapsed = 0:0:04:13 / Wed May  1 12:48:01 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (255000,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 300108  inst.: 7609094 (ipc=14.7) sim_rate=29957 (inst/sec) elapsed = 0:0:04:14 / Wed May  1 12:48:02 2019
GPGPU-Sim uArch: cycles simulated: 300608  inst.: 7615573 (ipc=14.7) sim_rate=29864 (inst/sec) elapsed = 0:0:04:15 / Wed May  1 12:48:03 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(238,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 301608  inst.: 7630197 (ipc=14.7) sim_rate=29805 (inst/sec) elapsed = 0:0:04:16 / Wed May  1 12:48:04 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (257508,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 302608  inst.: 7642088 (ipc=14.7) sim_rate=29735 (inst/sec) elapsed = 0:0:04:17 / Wed May  1 12:48:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (259574,44608), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 305108  inst.: 7675583 (ipc=14.7) sim_rate=29750 (inst/sec) elapsed = 0:0:04:18 / Wed May  1 12:48:06 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (260510,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (261078,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (261358,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (261500,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (261736,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 307608  inst.: 7708494 (ipc=14.7) sim_rate=29762 (inst/sec) elapsed = 0:0:04:19 / Wed May  1 12:48:07 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(201,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 309608  inst.: 7734230 (ipc=14.7) sim_rate=29747 (inst/sec) elapsed = 0:0:04:20 / Wed May  1 12:48:08 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (265291,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (265310,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 312108  inst.: 7767228 (ipc=14.7) sim_rate=29759 (inst/sec) elapsed = 0:0:04:21 / Wed May  1 12:48:09 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (269073,44608), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 314108  inst.: 7791646 (ipc=14.7) sim_rate=29739 (inst/sec) elapsed = 0:0:04:22 / Wed May  1 12:48:10 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (269890,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (269990,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 314608  inst.: 7797169 (ipc=14.6) sim_rate=29647 (inst/sec) elapsed = 0:0:04:23 / Wed May  1 12:48:11 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (270678,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 315608  inst.: 7808717 (ipc=14.6) sim_rate=29578 (inst/sec) elapsed = 0:0:04:24 / Wed May  1 12:48:12 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (271326,44608), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(235,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (271756,44608), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 316608  inst.: 7820668 (ipc=14.6) sim_rate=29511 (inst/sec) elapsed = 0:0:04:25 / Wed May  1 12:48:13 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (272028,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 317608  inst.: 7832820 (ipc=14.6) sim_rate=29446 (inst/sec) elapsed = 0:0:04:26 / Wed May  1 12:48:14 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (273039,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (274013,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (274412,44608), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 319108  inst.: 7851057 (ipc=14.6) sim_rate=29404 (inst/sec) elapsed = 0:0:04:27 / Wed May  1 12:48:15 2019
GPGPU-Sim uArch: cycles simulated: 320108  inst.: 7862934 (ipc=14.6) sim_rate=29339 (inst/sec) elapsed = 0:0:04:28 / Wed May  1 12:48:16 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (275553,44608), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 321108  inst.: 7874142 (ipc=14.6) sim_rate=29271 (inst/sec) elapsed = 0:0:04:29 / Wed May  1 12:48:17 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (276877,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (277176,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 322108  inst.: 7886132 (ipc=14.6) sim_rate=29207 (inst/sec) elapsed = 0:0:04:30 / Wed May  1 12:48:18 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (278098,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (278606,44608), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 323608  inst.: 7903996 (ipc=14.6) sim_rate=29166 (inst/sec) elapsed = 0:0:04:31 / Wed May  1 12:48:19 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (279217,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (279241,44608), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(229,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (280046,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (280310,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (280884,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (281059,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (281340,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 326108  inst.: 7929352 (ipc=14.5) sim_rate=29152 (inst/sec) elapsed = 0:0:04:32 / Wed May  1 12:48:20 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (282509,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (283019,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (284416,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 329608  inst.: 7965441 (ipc=14.5) sim_rate=29177 (inst/sec) elapsed = 0:0:04:33 / Wed May  1 12:48:21 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (285506,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (285564,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (285613,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (285750,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (286252,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (287028,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (287745,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (288639,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 333608  inst.: 8004913 (ipc=14.4) sim_rate=29215 (inst/sec) elapsed = 0:0:04:34 / Wed May  1 12:48:22 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (289266,44608), 2 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(250,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (289750,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (289996,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (290209,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (290284,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (290576,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (290807,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (291333,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (291350,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (292401,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (292932,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (293136,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (294226,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 339108  inst.: 8036878 (ipc=14.2) sim_rate=29225 (inst/sec) elapsed = 0:0:04:35 / Wed May  1 12:48:23 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (295556,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (296740,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (296978,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (296986,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (298333,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (299365,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (299447,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (300563,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 300564
gpu_sim_insn = 4208479
gpu_ipc =      14.0019
gpu_tot_sim_cycle = 345172
gpu_tot_sim_insn = 8051374
gpu_tot_ipc =      23.3257
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 608471
gpu_stall_icnt2sh    = 1712028
gpu_total_sim_rate=29277

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 480746
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 34675, Miss = 27941, Miss_rate = 0.806, Pending_hits = 2071, Reservation_fails = 239582
	L1D_cache_core[1]: Access = 38531, Miss = 31087, Miss_rate = 0.807, Pending_hits = 2151, Reservation_fails = 257376
	L1D_cache_core[2]: Access = 38040, Miss = 30752, Miss_rate = 0.808, Pending_hits = 2307, Reservation_fails = 254544
	L1D_cache_core[3]: Access = 36812, Miss = 29935, Miss_rate = 0.813, Pending_hits = 2234, Reservation_fails = 250450
	L1D_cache_core[4]: Access = 37078, Miss = 30312, Miss_rate = 0.818, Pending_hits = 2202, Reservation_fails = 255315
	L1D_cache_core[5]: Access = 40666, Miss = 33512, Miss_rate = 0.824, Pending_hits = 2511, Reservation_fails = 260135
	L1D_cache_core[6]: Access = 36536, Miss = 29841, Miss_rate = 0.817, Pending_hits = 2224, Reservation_fails = 252004
	L1D_cache_core[7]: Access = 37187, Miss = 30220, Miss_rate = 0.813, Pending_hits = 2237, Reservation_fails = 255289
	L1D_cache_core[8]: Access = 38279, Miss = 30980, Miss_rate = 0.809, Pending_hits = 2239, Reservation_fails = 256271
	L1D_cache_core[9]: Access = 39376, Miss = 32300, Miss_rate = 0.820, Pending_hits = 2334, Reservation_fails = 263438
	L1D_cache_core[10]: Access = 39229, Miss = 31928, Miss_rate = 0.814, Pending_hits = 2330, Reservation_fails = 260458
	L1D_cache_core[11]: Access = 38595, Miss = 31370, Miss_rate = 0.813, Pending_hits = 2339, Reservation_fails = 258357
	L1D_cache_core[12]: Access = 35981, Miss = 28893, Miss_rate = 0.803, Pending_hits = 2089, Reservation_fails = 246929
	L1D_cache_core[13]: Access = 34969, Miss = 28322, Miss_rate = 0.810, Pending_hits = 2092, Reservation_fails = 236219
	L1D_cache_core[14]: Access = 36597, Miss = 29687, Miss_rate = 0.811, Pending_hits = 2155, Reservation_fails = 248008
	L1D_total_cache_accesses = 562551
	L1D_total_cache_misses = 457080
	L1D_total_cache_miss_rate = 0.8125
	L1D_total_cache_pending_hits = 33515
	L1D_total_cache_reservation_fails = 3794375
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 76049
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 228081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2373397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75569
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1420978
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 479745
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1641, 1165, 1495, 1221, 1096, 1350, 1051, 1402, 1299, 1660, 1185, 1688, 1101, 1701, 1232, 1344, 1217, 1155, 1370, 1596, 1370, 1217, 1389, 1314, 1157, 1090, 1618, 1045, 1230, 1034, 1247, 1385, 1045, 707, 1142, 628, 1028, 1198, 765, 1011, 735, 1056, 735, 595, 1269, 888, 718, 774, 
gpgpu_n_tot_thrd_icount = 28450592
gpgpu_n_tot_w_icount = 889081
gpgpu_n_stall_shd_mem = 4145637
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 228081
gpgpu_n_mem_write_global = 230648
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 947765
gpgpu_n_store_insn = 344353
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 919547
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4142226
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6661075	W0_Idle:718209	W0_Scoreboard:1385033	W1:252972	W2:110215	W3:69271	W4:44969	W5:32420	W6:27948	W7:25827	W8:22804	W9:19242	W10:18715	W11:17110	W12:15268	W13:13204	W14:11511	W15:9176	W16:7924	W17:7077	W18:6133	W19:5044	W20:3451	W21:3981	W22:3768	W23:2623	W24:2031	W25:1185	W26:824	W27:386	W28:268	W29:104	W30:30	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1824648 {8:228081,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9235168 {40:230525,72:40,136:83,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31019016 {136:228081,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1845184 {8:230648,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 288 
maxdqlatency = 0 
maxmflatency = 1061 
averagemflatency = 385 
max_icnt2mem_latency = 829 
max_icnt2sh_latency = 345171 
mrq_lat_table:14351 	1538 	453 	917 	1178 	219 	96 	43 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63010 	325009 	70721 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22462 	10024 	32590 	154420 	108798 	128917 	1593 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20083 	99262 	100747 	7878 	125 	1 	0 	2 	9 	35 	912 	9245 	18736 	44419 	100221 	57069 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	622 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        28        25        21        29        26        22        25        26        25        31        23        27        28        31        28 
dram[1]:        20        26        25        20        22        26        29        30        30        29        31        29        25        23        16        13 
dram[2]:        20        26        20        18        26        26        26        27        24        23        27        23        26        26        28        25 
dram[3]:        24        16        23        28        29        28        31        30        30        26        20        23        27        24        19        15 
dram[4]:        29        27        22        18        24        22        20        21        29        27        22        22        25        23        26        23 
dram[5]:        34        16        24        24        24        23        27        32        30        23        25        23        25        21        16        16 
maximum service time to same row:
dram[0]:     85530     83082     45675     46710     50343     48412     41431     40876     63727     63167     91915     90960     66883     66343     72523     72857 
dram[1]:     47870     71883     39064     29660     50779     73067     92916     99934     56561    114577     91279    100651     63510     47179     56940     59162 
dram[2]:     75629     79922     67049     61070     58644     43835     49259     60161     47643     50979     70384     45703     66710     65881     90594     85957 
dram[3]:     44072     34947     44456     59339     70509     55913     93356     99842    100631    104826     89070     96050     58169     65164     61228     41025 
dram[4]:     58479     59331     78740     59135     46359     49543     38925     51360     67669     53697     81133     63919     63412     65809     71935     41029 
dram[5]:     50446     38834     48591     75595     63944     45144    108428    107286    108680    101681     66843    103385     60147     50825     76416     38047 
average row accesses per activate:
dram[0]:  8.272727  6.300000  5.800000  4.590909  7.482759  5.461538  4.745098  5.065217  5.239130  4.452830  5.733333  5.187500  5.214286  4.382353  9.733334  7.650000 
dram[1]:  6.482759  8.000000  5.852941  4.627907  4.844444  4.782609  6.555555  5.488372  5.187500  6.024390  6.448276  4.885714  6.521739  5.172414  6.080000  5.961538 
dram[2]:  8.000000  7.640000  4.767442  4.902439  6.424242  5.837838  7.121212  7.000000  5.062500  4.622642  5.500000  4.743590  4.750000  4.696970  8.368421  6.608696 
dram[3]:  4.302326  4.750000  6.964286  8.291667  6.758621  5.473684  8.103448  7.419355  5.347826  4.327586  4.295455  5.838710  7.555555  5.214286  5.923077  4.323529 
dram[4]:  7.444445  5.342105  8.458333  4.145833  5.250000  6.900000  5.062500  7.724138  7.806452  8.851851  5.333333  6.178571  4.766667  4.242424  6.320000  5.555555 
dram[5]:  4.106383  3.509091  5.000000  5.473684  5.891892  5.625000  7.966667  9.920000  5.659091  4.641510  5.138889  4.702703  4.833333  5.259259  4.806452  4.812500 
average row locality = 18796/3332 = 5.641057
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       151       156       171       169       185       180       210       200       208       203       160       156       146       149       146       153 
dram[1]:       156       166       166       166       185       187       203       203       215       215       175       161       150       150       152       155 
dram[2]:       159       158       173       168       180       184       203       199       210       213       175       175       152       154       159       152 
dram[3]:       150       158       161       167       163       176       202       197       214       219       177       171       136       146       154       147 
dram[4]:       169       171       170       165       178       175       209       191       209       207       181       163       143       140       158       150 
dram[5]:       160       161       173       174       186       193       206       216       216       214       174       164       145       142       149       154 
total reads: 16706
bank skew: 219/136 = 1.61
chip skew: 2827/2738 = 1.03
number of total write accesses:
dram[0]:        31        33        32        33        32        33        32        33        33        33        12        10         0         0         0         0 
dram[1]:        32        34        33        33        33        33        33        33        34        32        12        10         0         0         0         0 
dram[2]:        33        33        32        33        32        32        32        32        33        32        12        10         0         1         0         0 
dram[3]:        35        32        34        32        33        32        33        33        32        32        12        10         0         0         0         0 
dram[4]:        32        32        33        34        32        32        34        33        33        32        11        10         0         0         0         0 
dram[5]:        33        32        32        34        32        32        33        32        33        32        11        10         0         0         0         0 
total reads: 2090
min_bank_accesses = 0!
chip skew: 352/346 = 1.02
average mf latency per bank:
dram[0]:       5368      5464      5520      5335      4893      4888      4349      4465      4389      4682     12410     13493     17287     17480     20504     19786
dram[1]:       5441      5449      5554      5676      5201      5366      4879      4740      4584      4692     11857     13683     17627     18121     20634     20788
dram[2]:       5486      5408      5157      5416      5099      4892      4450      4547      4666      4550     11782     12600     17512     16887     19123     20138
dram[3]:       5578      5537      5600      5603      5283      4992      4626      4581      4494      4313     11719     12582     19120     18278     20017     21189
dram[4]:       6736      5098      7050      5476      6951      5154      5956      4551      5984      4408     75957     13262     24378     18864     26540     20475
dram[5]:       5470      5544      5520      5525      4968      4969      4302      4407      4360      4550     12500     13367     18379     19116     20661     20157
maximum mf latency per bank:
dram[0]:        899       887       779       865       792       837       799       840       885       763       806       867       832       858       847       819
dram[1]:        770       821       821       758       871       832       807       773       789       824       857       843       853       869       845       853
dram[2]:        804       875       803       786       846       816       864       784       797       802       803       837       861       942       900       838
dram[3]:        829       831       906       855       812       837       807       908       823       801       809       842       973       860       844       806
dram[4]:        957       834       965       846      1034       788       990       962      1037       899      1061       906       955       936      1022       824
dram[5]:        810       769       843       911       770       780       805       805       927       767       884      1000       865       834       838       815

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455624 n_nop=448699 n_act=554 n_pre=538 n_req=3090 n_rd=5486 n_write=347 bw_util=0.0256
n_activity=45111 dram_eff=0.2586
bk0: 302a 453944i bk1: 312a 453691i bk2: 342a 453514i bk3: 338a 453169i bk4: 370a 453481i bk5: 360a 453142i bk6: 420a 452637i bk7: 400a 452841i bk8: 416a 452918i bk9: 406a 452819i bk10: 320a 453716i bk11: 312a 453626i bk12: 292a 453973i bk13: 298a 453606i bk14: 292a 454284i bk15: 306a 454177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0353032
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455624 n_nop=448564 n_act=557 n_pre=541 n_req=3157 n_rd=5610 n_write=352 bw_util=0.02617
n_activity=46980 dram_eff=0.2538
bk0: 312a 453692i bk1: 332a 453710i bk2: 332a 453517i bk3: 332a 453382i bk4: 370a 453085i bk5: 374a 453080i bk6: 406a 453079i bk7: 406a 452970i bk8: 430a 452877i bk9: 430a 453113i bk10: 350a 453788i bk11: 322a 453696i bk12: 300a 454218i bk13: 300a 453977i bk14: 304a 454069i bk15: 310a 453964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0236094
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455624 n_nop=448565 n_act=550 n_pre=534 n_req=3161 n_rd=5628 n_write=347 bw_util=0.02623
n_activity=45696 dram_eff=0.2615
bk0: 318a 453804i bk1: 316a 453842i bk2: 346a 453106i bk3: 336a 453313i bk4: 360a 453405i bk5: 368a 453203i bk6: 406a 453080i bk7: 398a 453040i bk8: 420a 452939i bk9: 426a 452709i bk10: 350a 453616i bk11: 350a 453543i bk12: 304a 453902i bk13: 308a 453713i bk14: 318a 454073i bk15: 304a 453901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0451535
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455624 n_nop=448720 n_act=547 n_pre=531 n_req=3088 n_rd=5476 n_write=350 bw_util=0.02557
n_activity=46192 dram_eff=0.2523
bk0: 300a 453296i bk1: 316a 453309i bk2: 322a 453661i bk3: 334a 453709i bk4: 326a 453560i bk5: 352a 453343i bk6: 404a 453351i bk7: 394a 453435i bk8: 428a 452947i bk9: 438a 452636i bk10: 354a 453452i bk11: 342a 453749i bk12: 272a 454462i bk13: 292a 454092i bk14: 308a 454189i bk15: 294a 454054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0200736
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455624 n_nop=448692 n_act=521 n_pre=505 n_req=3127 n_rd=5558 n_write=348 bw_util=0.02592
n_activity=47079 dram_eff=0.2509
bk0: 338a 453767i bk1: 342a 453354i bk2: 340a 453771i bk3: 330a 453182i bk4: 356a 453362i bk5: 350a 453426i bk6: 418a 452886i bk7: 382a 453246i bk8: 418a 453323i bk9: 414a 453413i bk10: 362a 453566i bk11: 326a 453732i bk12: 286a 453861i bk13: 280a 453648i bk14: 316a 453937i bk15: 300a 453830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0381652
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455624 n_nop=448434 n_act=603 n_pre=587 n_req=3173 n_rd=5654 n_write=346 bw_util=0.02634
n_activity=48372 dram_eff=0.2481
bk0: 320a 453225i bk1: 322a 452919i bk2: 346a 453298i bk3: 348a 453333i bk4: 372a 453262i bk5: 386a 453160i bk6: 412a 453244i bk7: 432a 453386i bk8: 432a 453077i bk9: 428a 452822i bk10: 348a 453705i bk11: 328a 453617i bk12: 290a 454045i bk13: 284a 454172i bk14: 298a 454099i bk15: 308a 454040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0234272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35628, Miss = 1377, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 230
L2_cache_bank[1]: Access = 36206, Miss = 1366, Miss_rate = 0.038, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 36013, Miss = 1402, Miss_rate = 0.039, Pending_hits = 11, Reservation_fails = 115
L2_cache_bank[3]: Access = 36815, Miss = 1403, Miss_rate = 0.038, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 35723, Miss = 1411, Miss_rate = 0.039, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 36099, Miss = 1403, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 207
L2_cache_bank[6]: Access = 36148, Miss = 1357, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 36157, Miss = 1381, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 60163, Miss = 1417, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 72
L2_cache_bank[9]: Access = 36379, Miss = 1362, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 42
L2_cache_bank[10]: Access = 36806, Miss = 1409, Miss_rate = 0.038, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 36667, Miss = 1418, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 458804
L2_total_cache_misses = 16706
L2_total_cache_miss_rate = 0.0364
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 666
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 213409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 324
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 228558
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.261
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1371398
icnt_total_pkts_simt_to_mem=689741
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.0817
	minimum = 6
	maximum = 652
Network latency average = 39.03
	minimum = 6
	maximum = 611
Slowest packet = 59585
Flit latency average = 29.5065
	minimum = 6
	maximum = 610
Slowest flit = 875862
Fragmentation average = 0.10018
	minimum = 0
	maximum = 364
Injected packet rate average = 0.106055
	minimum = 0.0867569 (at node 0)
	maximum = 0.178471 (at node 23)
Accepted packet rate average = 0.106055
	minimum = 0.0867569 (at node 0)
	maximum = 0.178471 (at node 23)
Injected flit rate average = 0.239124
	minimum = 0.130478 (at node 0)
	maximum = 0.41834 (at node 23)
Accepted flit rate average= 0.239124
	minimum = 0.165575 (at node 19)
	maximum = 0.323425 (at node 5)
Injected packet length average = 2.25472
Accepted packet length average = 2.25472
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.4202 (5 samples)
	minimum = 6 (5 samples)
	maximum = 250 (5 samples)
Network latency average = 19.9883 (5 samples)
	minimum = 6 (5 samples)
	maximum = 212.2 (5 samples)
Flit latency average = 16.0309 (5 samples)
	minimum = 6 (5 samples)
	maximum = 209.6 (5 samples)
Fragmentation average = 0.0311502 (5 samples)
	minimum = 0 (5 samples)
	maximum = 113.2 (5 samples)
Injected packet rate average = 0.0429237 (5 samples)
	minimum = 0.0291507 (5 samples)
	maximum = 0.100253 (5 samples)
Accepted packet rate average = 0.0429237 (5 samples)
	minimum = 0.0291507 (5 samples)
	maximum = 0.100253 (5 samples)
Injected flit rate average = 0.0956399 (5 samples)
	minimum = 0.0435453 (5 samples)
	maximum = 0.198118 (5 samples)
Accepted flit rate average = 0.0956399 (5 samples)
	minimum = 0.0595807 (5 samples)
	maximum = 0.190588 (5 samples)
Injected packet size average = 2.22814 (5 samples)
Accepted packet size average = 2.22814 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 35 sec (275 sec)
gpgpu_simulation_rate = 29277 (inst/sec)
gpgpu_simulation_rate = 1255 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,345172)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,345172)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,345172)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,345172)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,345172)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,345172)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,345172)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(82,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(31,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(80,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(68,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 345672  inst.: 8388349 (ipc=674.0) sim_rate=30282 (inst/sec) elapsed = 0:0:04:37 / Wed May  1 12:48:25 2019
GPGPU-Sim uArch: cycles simulated: 346172  inst.: 8445483 (ipc=394.1) sim_rate=30379 (inst/sec) elapsed = 0:0:04:38 / Wed May  1 12:48:26 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(13,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 346672  inst.: 8479243 (ipc=285.2) sim_rate=30391 (inst/sec) elapsed = 0:0:04:39 / Wed May  1 12:48:27 2019
GPGPU-Sim uArch: cycles simulated: 347172  inst.: 8496257 (ipc=222.4) sim_rate=30343 (inst/sec) elapsed = 0:0:04:40 / Wed May  1 12:48:28 2019
GPGPU-Sim uArch: cycles simulated: 347672  inst.: 8503055 (ipc=180.7) sim_rate=30259 (inst/sec) elapsed = 0:0:04:41 / Wed May  1 12:48:29 2019
GPGPU-Sim uArch: cycles simulated: 348672  inst.: 8511403 (ipc=131.4) sim_rate=30182 (inst/sec) elapsed = 0:0:04:42 / Wed May  1 12:48:30 2019
GPGPU-Sim uArch: cycles simulated: 349172  inst.: 8515989 (ipc=116.2) sim_rate=30091 (inst/sec) elapsed = 0:0:04:43 / Wed May  1 12:48:31 2019
GPGPU-Sim uArch: cycles simulated: 349672  inst.: 8520474 (ipc=104.2) sim_rate=30001 (inst/sec) elapsed = 0:0:04:44 / Wed May  1 12:48:32 2019
GPGPU-Sim uArch: cycles simulated: 350672  inst.: 8535737 (ipc=88.1) sim_rate=29949 (inst/sec) elapsed = 0:0:04:45 / Wed May  1 12:48:33 2019
GPGPU-Sim uArch: cycles simulated: 351172  inst.: 8542909 (ipc=81.9) sim_rate=29870 (inst/sec) elapsed = 0:0:04:46 / Wed May  1 12:48:34 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(41,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 353172  inst.: 8570320 (ipc=64.9) sim_rate=29861 (inst/sec) elapsed = 0:0:04:47 / Wed May  1 12:48:35 2019
GPGPU-Sim uArch: cycles simulated: 354672  inst.: 8588914 (ipc=56.6) sim_rate=29822 (inst/sec) elapsed = 0:0:04:48 / Wed May  1 12:48:36 2019
GPGPU-Sim uArch: cycles simulated: 356672  inst.: 8616730 (ipc=49.2) sim_rate=29815 (inst/sec) elapsed = 0:0:04:49 / Wed May  1 12:48:37 2019
GPGPU-Sim uArch: cycles simulated: 358672  inst.: 8643365 (ipc=43.9) sim_rate=29804 (inst/sec) elapsed = 0:0:04:50 / Wed May  1 12:48:38 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(12,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 359672  inst.: 8656739 (ipc=41.7) sim_rate=29748 (inst/sec) elapsed = 0:0:04:51 / Wed May  1 12:48:39 2019
GPGPU-Sim uArch: cycles simulated: 360672  inst.: 8670774 (ipc=40.0) sim_rate=29694 (inst/sec) elapsed = 0:0:04:52 / Wed May  1 12:48:40 2019
GPGPU-Sim uArch: cycles simulated: 361672  inst.: 8682967 (ipc=38.3) sim_rate=29634 (inst/sec) elapsed = 0:0:04:53 / Wed May  1 12:48:41 2019
GPGPU-Sim uArch: cycles simulated: 362672  inst.: 8693353 (ipc=36.7) sim_rate=29569 (inst/sec) elapsed = 0:0:04:54 / Wed May  1 12:48:42 2019
GPGPU-Sim uArch: cycles simulated: 363672  inst.: 8705985 (ipc=35.4) sim_rate=29511 (inst/sec) elapsed = 0:0:04:55 / Wed May  1 12:48:43 2019
GPGPU-Sim uArch: cycles simulated: 364672  inst.: 8716695 (ipc=34.1) sim_rate=29448 (inst/sec) elapsed = 0:0:04:56 / Wed May  1 12:48:44 2019
GPGPU-Sim uArch: cycles simulated: 365672  inst.: 8730900 (ipc=33.1) sim_rate=29396 (inst/sec) elapsed = 0:0:04:57 / Wed May  1 12:48:45 2019
GPGPU-Sim uArch: cycles simulated: 366172  inst.: 8737573 (ipc=32.7) sim_rate=29320 (inst/sec) elapsed = 0:0:04:58 / Wed May  1 12:48:46 2019
GPGPU-Sim uArch: cycles simulated: 366672  inst.: 8744677 (ipc=32.2) sim_rate=29246 (inst/sec) elapsed = 0:0:04:59 / Wed May  1 12:48:47 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(3,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 368672  inst.: 8768176 (ipc=30.5) sim_rate=29227 (inst/sec) elapsed = 0:0:05:00 / Wed May  1 12:48:48 2019
GPGPU-Sim uArch: cycles simulated: 370172  inst.: 8785946 (ipc=29.4) sim_rate=29189 (inst/sec) elapsed = 0:0:05:01 / Wed May  1 12:48:49 2019
GPGPU-Sim uArch: cycles simulated: 372172  inst.: 8810434 (ipc=28.1) sim_rate=29173 (inst/sec) elapsed = 0:0:05:02 / Wed May  1 12:48:50 2019
GPGPU-Sim uArch: cycles simulated: 373672  inst.: 8828594 (ipc=27.3) sim_rate=29137 (inst/sec) elapsed = 0:0:05:03 / Wed May  1 12:48:51 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(7,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 375172  inst.: 8847124 (ipc=26.5) sim_rate=29102 (inst/sec) elapsed = 0:0:05:04 / Wed May  1 12:48:52 2019
GPGPU-Sim uArch: cycles simulated: 376172  inst.: 8857708 (ipc=26.0) sim_rate=29041 (inst/sec) elapsed = 0:0:05:05 / Wed May  1 12:48:53 2019
GPGPU-Sim uArch: cycles simulated: 377172  inst.: 8868799 (ipc=25.5) sim_rate=28983 (inst/sec) elapsed = 0:0:05:06 / Wed May  1 12:48:54 2019
GPGPU-Sim uArch: cycles simulated: 378172  inst.: 8880069 (ipc=25.1) sim_rate=28925 (inst/sec) elapsed = 0:0:05:07 / Wed May  1 12:48:55 2019
GPGPU-Sim uArch: cycles simulated: 379172  inst.: 8892080 (ipc=24.7) sim_rate=28870 (inst/sec) elapsed = 0:0:05:08 / Wed May  1 12:48:56 2019
GPGPU-Sim uArch: cycles simulated: 379672  inst.: 8897502 (ipc=24.5) sim_rate=28794 (inst/sec) elapsed = 0:0:05:09 / Wed May  1 12:48:57 2019
GPGPU-Sim uArch: cycles simulated: 380672  inst.: 8908972 (ipc=24.2) sim_rate=28738 (inst/sec) elapsed = 0:0:05:10 / Wed May  1 12:48:58 2019
GPGPU-Sim uArch: cycles simulated: 381672  inst.: 8921808 (ipc=23.8) sim_rate=28687 (inst/sec) elapsed = 0:0:05:11 / Wed May  1 12:48:59 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(4,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 383672  inst.: 8945665 (ipc=23.2) sim_rate=28672 (inst/sec) elapsed = 0:0:05:12 / Wed May  1 12:49:00 2019
GPGPU-Sim uArch: cycles simulated: 385172  inst.: 8961850 (ipc=22.8) sim_rate=28632 (inst/sec) elapsed = 0:0:05:13 / Wed May  1 12:49:01 2019
GPGPU-Sim uArch: cycles simulated: 386672  inst.: 8981189 (ipc=22.4) sim_rate=28602 (inst/sec) elapsed = 0:0:05:14 / Wed May  1 12:49:02 2019
GPGPU-Sim uArch: cycles simulated: 388672  inst.: 9004578 (ipc=21.9) sim_rate=28585 (inst/sec) elapsed = 0:0:05:15 / Wed May  1 12:49:03 2019
GPGPU-Sim uArch: cycles simulated: 390672  inst.: 9026270 (ipc=21.4) sim_rate=28564 (inst/sec) elapsed = 0:0:05:16 / Wed May  1 12:49:04 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(33,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 392172  inst.: 9045993 (ipc=21.2) sim_rate=28536 (inst/sec) elapsed = 0:0:05:17 / Wed May  1 12:49:05 2019
GPGPU-Sim uArch: cycles simulated: 392672  inst.: 9051832 (ipc=21.1) sim_rate=28464 (inst/sec) elapsed = 0:0:05:18 / Wed May  1 12:49:06 2019
GPGPU-Sim uArch: cycles simulated: 393672  inst.: 9063648 (ipc=20.9) sim_rate=28412 (inst/sec) elapsed = 0:0:05:19 / Wed May  1 12:49:07 2019
GPGPU-Sim uArch: cycles simulated: 394172  inst.: 9071855 (ipc=20.8) sim_rate=28349 (inst/sec) elapsed = 0:0:05:20 / Wed May  1 12:49:08 2019
GPGPU-Sim uArch: cycles simulated: 394672  inst.: 9077336 (ipc=20.7) sim_rate=28278 (inst/sec) elapsed = 0:0:05:21 / Wed May  1 12:49:09 2019
GPGPU-Sim uArch: cycles simulated: 395172  inst.: 9083380 (ipc=20.6) sim_rate=28209 (inst/sec) elapsed = 0:0:05:22 / Wed May  1 12:49:10 2019
GPGPU-Sim uArch: cycles simulated: 396172  inst.: 9096214 (ipc=20.5) sim_rate=28161 (inst/sec) elapsed = 0:0:05:23 / Wed May  1 12:49:11 2019
GPGPU-Sim uArch: cycles simulated: 396672  inst.: 9101590 (ipc=20.4) sim_rate=28091 (inst/sec) elapsed = 0:0:05:24 / Wed May  1 12:49:12 2019
GPGPU-Sim uArch: cycles simulated: 397172  inst.: 9107616 (ipc=20.3) sim_rate=28023 (inst/sec) elapsed = 0:0:05:25 / Wed May  1 12:49:13 2019
GPGPU-Sim uArch: cycles simulated: 398672  inst.: 9127804 (ipc=20.1) sim_rate=27999 (inst/sec) elapsed = 0:0:05:26 / Wed May  1 12:49:14 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(13,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 400172  inst.: 9148797 (ipc=20.0) sim_rate=27977 (inst/sec) elapsed = 0:0:05:27 / Wed May  1 12:49:15 2019
GPGPU-Sim uArch: cycles simulated: 402172  inst.: 9173707 (ipc=19.7) sim_rate=27968 (inst/sec) elapsed = 0:0:05:28 / Wed May  1 12:49:16 2019
GPGPU-Sim uArch: cycles simulated: 403672  inst.: 9191914 (ipc=19.5) sim_rate=27938 (inst/sec) elapsed = 0:0:05:29 / Wed May  1 12:49:17 2019
GPGPU-Sim uArch: cycles simulated: 405672  inst.: 9217969 (ipc=19.3) sim_rate=27933 (inst/sec) elapsed = 0:0:05:30 / Wed May  1 12:49:18 2019
GPGPU-Sim uArch: cycles simulated: 406172  inst.: 9225677 (ipc=19.3) sim_rate=27872 (inst/sec) elapsed = 0:0:05:31 / Wed May  1 12:49:19 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(49,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 407172  inst.: 9237665 (ipc=19.1) sim_rate=27824 (inst/sec) elapsed = 0:0:05:32 / Wed May  1 12:49:20 2019
GPGPU-Sim uArch: cycles simulated: 407672  inst.: 9245169 (ipc=19.1) sim_rate=27763 (inst/sec) elapsed = 0:0:05:33 / Wed May  1 12:49:21 2019
GPGPU-Sim uArch: cycles simulated: 408672  inst.: 9260076 (ipc=19.0) sim_rate=27724 (inst/sec) elapsed = 0:0:05:34 / Wed May  1 12:49:22 2019
GPGPU-Sim uArch: cycles simulated: 409172  inst.: 9266636 (ipc=19.0) sim_rate=27661 (inst/sec) elapsed = 0:0:05:35 / Wed May  1 12:49:23 2019
GPGPU-Sim uArch: cycles simulated: 409672  inst.: 9272939 (ipc=18.9) sim_rate=27598 (inst/sec) elapsed = 0:0:05:36 / Wed May  1 12:49:24 2019
GPGPU-Sim uArch: cycles simulated: 410672  inst.: 9287778 (ipc=18.9) sim_rate=27560 (inst/sec) elapsed = 0:0:05:37 / Wed May  1 12:49:25 2019
GPGPU-Sim uArch: cycles simulated: 411172  inst.: 9293936 (ipc=18.8) sim_rate=27496 (inst/sec) elapsed = 0:0:05:38 / Wed May  1 12:49:26 2019
GPGPU-Sim uArch: cycles simulated: 412172  inst.: 9305796 (ipc=18.7) sim_rate=27450 (inst/sec) elapsed = 0:0:05:39 / Wed May  1 12:49:27 2019
GPGPU-Sim uArch: cycles simulated: 413672  inst.: 9327113 (ipc=18.6) sim_rate=27432 (inst/sec) elapsed = 0:0:05:40 / Wed May  1 12:49:28 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(65,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 415672  inst.: 9354694 (ipc=18.5) sim_rate=27433 (inst/sec) elapsed = 0:0:05:41 / Wed May  1 12:49:29 2019
GPGPU-Sim uArch: cycles simulated: 417672  inst.: 9381471 (ipc=18.3) sim_rate=27431 (inst/sec) elapsed = 0:0:05:42 / Wed May  1 12:49:30 2019
GPGPU-Sim uArch: cycles simulated: 419172  inst.: 9401469 (ipc=18.2) sim_rate=27409 (inst/sec) elapsed = 0:0:05:43 / Wed May  1 12:49:31 2019
GPGPU-Sim uArch: cycles simulated: 420672  inst.: 9419763 (ipc=18.1) sim_rate=27383 (inst/sec) elapsed = 0:0:05:44 / Wed May  1 12:49:32 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(70,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 421672  inst.: 9433993 (ipc=18.1) sim_rate=27344 (inst/sec) elapsed = 0:0:05:45 / Wed May  1 12:49:33 2019
GPGPU-Sim uArch: cycles simulated: 422672  inst.: 9447052 (ipc=18.0) sim_rate=27303 (inst/sec) elapsed = 0:0:05:46 / Wed May  1 12:49:34 2019
GPGPU-Sim uArch: cycles simulated: 423672  inst.: 9458104 (ipc=17.9) sim_rate=27256 (inst/sec) elapsed = 0:0:05:47 / Wed May  1 12:49:35 2019
GPGPU-Sim uArch: cycles simulated: 424672  inst.: 9468409 (ipc=17.8) sim_rate=27208 (inst/sec) elapsed = 0:0:05:48 / Wed May  1 12:49:36 2019
GPGPU-Sim uArch: cycles simulated: 425672  inst.: 9481133 (ipc=17.8) sim_rate=27166 (inst/sec) elapsed = 0:0:05:49 / Wed May  1 12:49:37 2019
GPGPU-Sim uArch: cycles simulated: 426672  inst.: 9492515 (ipc=17.7) sim_rate=27121 (inst/sec) elapsed = 0:0:05:50 / Wed May  1 12:49:38 2019
GPGPU-Sim uArch: cycles simulated: 427672  inst.: 9502839 (ipc=17.6) sim_rate=27073 (inst/sec) elapsed = 0:0:05:51 / Wed May  1 12:49:39 2019
GPGPU-Sim uArch: cycles simulated: 428672  inst.: 9515038 (ipc=17.5) sim_rate=27031 (inst/sec) elapsed = 0:0:05:52 / Wed May  1 12:49:40 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(63,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 430172  inst.: 9531984 (ipc=17.4) sim_rate=27002 (inst/sec) elapsed = 0:0:05:53 / Wed May  1 12:49:41 2019
GPGPU-Sim uArch: cycles simulated: 432172  inst.: 9556205 (ipc=17.3) sim_rate=26994 (inst/sec) elapsed = 0:0:05:54 / Wed May  1 12:49:42 2019
GPGPU-Sim uArch: cycles simulated: 433672  inst.: 9572194 (ipc=17.2) sim_rate=26963 (inst/sec) elapsed = 0:0:05:55 / Wed May  1 12:49:43 2019
GPGPU-Sim uArch: cycles simulated: 435672  inst.: 9596190 (ipc=17.1) sim_rate=26955 (inst/sec) elapsed = 0:0:05:56 / Wed May  1 12:49:44 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(45,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 437672  inst.: 9620368 (ipc=17.0) sim_rate=26947 (inst/sec) elapsed = 0:0:05:57 / Wed May  1 12:49:45 2019
GPGPU-Sim uArch: cycles simulated: 438672  inst.: 9631297 (ipc=16.9) sim_rate=26903 (inst/sec) elapsed = 0:0:05:58 / Wed May  1 12:49:46 2019
GPGPU-Sim uArch: cycles simulated: 439672  inst.: 9643324 (ipc=16.8) sim_rate=26861 (inst/sec) elapsed = 0:0:05:59 / Wed May  1 12:49:47 2019
GPGPU-Sim uArch: cycles simulated: 440672  inst.: 9656611 (ipc=16.8) sim_rate=26823 (inst/sec) elapsed = 0:0:06:00 / Wed May  1 12:49:48 2019
GPGPU-Sim uArch: cycles simulated: 441672  inst.: 9670156 (ipc=16.8) sim_rate=26787 (inst/sec) elapsed = 0:0:06:01 / Wed May  1 12:49:49 2019
GPGPU-Sim uArch: cycles simulated: 442672  inst.: 9682214 (ipc=16.7) sim_rate=26746 (inst/sec) elapsed = 0:0:06:02 / Wed May  1 12:49:50 2019
GPGPU-Sim uArch: cycles simulated: 443672  inst.: 9692319 (ipc=16.7) sim_rate=26700 (inst/sec) elapsed = 0:0:06:03 / Wed May  1 12:49:51 2019
GPGPU-Sim uArch: cycles simulated: 444172  inst.: 9699327 (ipc=16.6) sim_rate=26646 (inst/sec) elapsed = 0:0:06:04 / Wed May  1 12:49:52 2019
GPGPU-Sim uArch: cycles simulated: 445172  inst.: 9713765 (ipc=16.6) sim_rate=26613 (inst/sec) elapsed = 0:0:06:05 / Wed May  1 12:49:53 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(89,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 446172  inst.: 9724613 (ipc=16.6) sim_rate=26569 (inst/sec) elapsed = 0:0:06:06 / Wed May  1 12:49:54 2019
GPGPU-Sim uArch: cycles simulated: 447672  inst.: 9746448 (ipc=16.5) sim_rate=26557 (inst/sec) elapsed = 0:0:06:07 / Wed May  1 12:49:55 2019
GPGPU-Sim uArch: cycles simulated: 449672  inst.: 9772659 (ipc=16.5) sim_rate=26556 (inst/sec) elapsed = 0:0:06:08 / Wed May  1 12:49:56 2019
GPGPU-Sim uArch: cycles simulated: 451672  inst.: 9798118 (ipc=16.4) sim_rate=26553 (inst/sec) elapsed = 0:0:06:09 / Wed May  1 12:49:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (107541,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(107542,345172)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(90,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 453672  inst.: 9824696 (ipc=16.3) sim_rate=26553 (inst/sec) elapsed = 0:0:06:10 / Wed May  1 12:49:58 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (109247,345172), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(109248,345172)
GPGPU-Sim uArch: cycles simulated: 455172  inst.: 9842521 (ipc=16.3) sim_rate=26529 (inst/sec) elapsed = 0:0:06:11 / Wed May  1 12:49:59 2019
GPGPU-Sim uArch: cycles simulated: 456172  inst.: 9856765 (ipc=16.3) sim_rate=26496 (inst/sec) elapsed = 0:0:06:12 / Wed May  1 12:50:00 2019
GPGPU-Sim uArch: cycles simulated: 456672  inst.: 9863819 (ipc=16.3) sim_rate=26444 (inst/sec) elapsed = 0:0:06:13 / Wed May  1 12:50:01 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (111635,345172), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(111636,345172)
GPGPU-Sim uArch: cycles simulated: 457172  inst.: 9874187 (ipc=16.3) sim_rate=26401 (inst/sec) elapsed = 0:0:06:14 / Wed May  1 12:50:02 2019
GPGPU-Sim uArch: cycles simulated: 458172  inst.: 9890258 (ipc=16.3) sim_rate=26374 (inst/sec) elapsed = 0:0:06:15 / Wed May  1 12:50:03 2019
GPGPU-Sim uArch: cycles simulated: 458672  inst.: 9897106 (ipc=16.3) sim_rate=26322 (inst/sec) elapsed = 0:0:06:16 / Wed May  1 12:50:04 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (113647,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(113648,345172)
GPGPU-Sim uArch: cycles simulated: 459172  inst.: 9905579 (ipc=16.3) sim_rate=26274 (inst/sec) elapsed = 0:0:06:17 / Wed May  1 12:50:05 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(18,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 460172  inst.: 9925290 (ipc=16.3) sim_rate=26257 (inst/sec) elapsed = 0:0:06:18 / Wed May  1 12:50:06 2019
GPGPU-Sim uArch: cycles simulated: 460672  inst.: 9932577 (ipc=16.3) sim_rate=26207 (inst/sec) elapsed = 0:0:06:19 / Wed May  1 12:50:07 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (116468,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(116469,345172)
GPGPU-Sim uArch: cycles simulated: 461672  inst.: 9945253 (ipc=16.3) sim_rate=26171 (inst/sec) elapsed = 0:0:06:20 / Wed May  1 12:50:08 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (116555,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(116556,345172)
GPGPU-Sim uArch: cycles simulated: 463172  inst.: 9967044 (ipc=16.2) sim_rate=26160 (inst/sec) elapsed = 0:0:06:21 / Wed May  1 12:50:09 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (119417,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(119418,345172)
GPGPU-Sim uArch: cycles simulated: 465172  inst.: 9998354 (ipc=16.2) sim_rate=26173 (inst/sec) elapsed = 0:0:06:22 / Wed May  1 12:50:10 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (120342,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(120343,345172)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(97,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (121079,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(121080,345172)
GPGPU-Sim uArch: cycles simulated: 467172  inst.: 10029811 (ipc=16.2) sim_rate=26187 (inst/sec) elapsed = 0:0:06:23 / Wed May  1 12:50:11 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (123323,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(123324,345172)
GPGPU-Sim uArch: cycles simulated: 468672  inst.: 10055860 (ipc=16.2) sim_rate=26187 (inst/sec) elapsed = 0:0:06:24 / Wed May  1 12:50:12 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (123787,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(123788,345172)
GPGPU-Sim uArch: cycles simulated: 470672  inst.: 10087490 (ipc=16.2) sim_rate=26201 (inst/sec) elapsed = 0:0:06:25 / Wed May  1 12:50:13 2019
GPGPU-Sim uArch: cycles simulated: 471172  inst.: 10095182 (ipc=16.2) sim_rate=26153 (inst/sec) elapsed = 0:0:06:26 / Wed May  1 12:50:14 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(37,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 472172  inst.: 10111102 (ipc=16.2) sim_rate=26126 (inst/sec) elapsed = 0:0:06:27 / Wed May  1 12:50:15 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (127230,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(127231,345172)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (127332,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(127333,345172)
GPGPU-Sim uArch: cycles simulated: 472672  inst.: 10122970 (ipc=16.2) sim_rate=26090 (inst/sec) elapsed = 0:0:06:28 / Wed May  1 12:50:16 2019
GPGPU-Sim uArch: cycles simulated: 473172  inst.: 10130147 (ipc=16.2) sim_rate=26041 (inst/sec) elapsed = 0:0:06:29 / Wed May  1 12:50:17 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (128280,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(128281,345172)
GPGPU-Sim uArch: cycles simulated: 473672  inst.: 10139738 (ipc=16.3) sim_rate=25999 (inst/sec) elapsed = 0:0:06:30 / Wed May  1 12:50:18 2019
GPGPU-Sim uArch: cycles simulated: 474172  inst.: 10146564 (ipc=16.2) sim_rate=25950 (inst/sec) elapsed = 0:0:06:31 / Wed May  1 12:50:19 2019
GPGPU-Sim uArch: cycles simulated: 475172  inst.: 10162101 (ipc=16.2) sim_rate=25923 (inst/sec) elapsed = 0:0:06:32 / Wed May  1 12:50:20 2019
GPGPU-Sim uArch: cycles simulated: 476172  inst.: 10176906 (ipc=16.2) sim_rate=25895 (inst/sec) elapsed = 0:0:06:33 / Wed May  1 12:50:21 2019
GPGPU-Sim uArch: cycles simulated: 476672  inst.: 10183341 (ipc=16.2) sim_rate=25846 (inst/sec) elapsed = 0:0:06:34 / Wed May  1 12:50:22 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(102,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 477672  inst.: 10195601 (ipc=16.2) sim_rate=25811 (inst/sec) elapsed = 0:0:06:35 / Wed May  1 12:50:23 2019
GPGPU-Sim uArch: cycles simulated: 479172  inst.: 10212884 (ipc=16.1) sim_rate=25790 (inst/sec) elapsed = 0:0:06:36 / Wed May  1 12:50:24 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (134762,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(134763,345172)
GPGPU-Sim uArch: cycles simulated: 480672  inst.: 10233301 (ipc=16.1) sim_rate=25776 (inst/sec) elapsed = 0:0:06:37 / Wed May  1 12:50:25 2019
GPGPU-Sim uArch: cycles simulated: 482672  inst.: 10258018 (ipc=16.0) sim_rate=25773 (inst/sec) elapsed = 0:0:06:38 / Wed May  1 12:50:26 2019
GPGPU-Sim uArch: cycles simulated: 484672  inst.: 10286422 (ipc=16.0) sim_rate=25780 (inst/sec) elapsed = 0:0:06:39 / Wed May  1 12:50:27 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(56,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 486172  inst.: 10303926 (ipc=16.0) sim_rate=25759 (inst/sec) elapsed = 0:0:06:40 / Wed May  1 12:50:28 2019
GPGPU-Sim uArch: cycles simulated: 487172  inst.: 10315886 (ipc=15.9) sim_rate=25725 (inst/sec) elapsed = 0:0:06:41 / Wed May  1 12:50:29 2019
GPGPU-Sim uArch: cycles simulated: 487672  inst.: 10322297 (ipc=15.9) sim_rate=25677 (inst/sec) elapsed = 0:0:06:42 / Wed May  1 12:50:30 2019
GPGPU-Sim uArch: cycles simulated: 488672  inst.: 10333930 (ipc=15.9) sim_rate=25642 (inst/sec) elapsed = 0:0:06:43 / Wed May  1 12:50:31 2019
GPGPU-Sim uArch: cycles simulated: 489672  inst.: 10346321 (ipc=15.9) sim_rate=25609 (inst/sec) elapsed = 0:0:06:44 / Wed May  1 12:50:32 2019
GPGPU-Sim uArch: cycles simulated: 490172  inst.: 10352213 (ipc=15.9) sim_rate=25561 (inst/sec) elapsed = 0:0:06:45 / Wed May  1 12:50:33 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (145050,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(145051,345172)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (145093,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(145094,345172)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (145857,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(145858,345172)
GPGPU-Sim uArch: cycles simulated: 491172  inst.: 10369759 (ipc=15.9) sim_rate=25541 (inst/sec) elapsed = 0:0:06:46 / Wed May  1 12:50:34 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (146479,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(146480,345172)
GPGPU-Sim uArch: cycles simulated: 491672  inst.: 10377116 (ipc=15.9) sim_rate=25496 (inst/sec) elapsed = 0:0:06:47 / Wed May  1 12:50:35 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(51,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 492672  inst.: 10390722 (ipc=15.9) sim_rate=25467 (inst/sec) elapsed = 0:0:06:48 / Wed May  1 12:50:36 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (147761,345172), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(147762,345172)
GPGPU-Sim uArch: cycles simulated: 493172  inst.: 10398585 (ipc=15.9) sim_rate=25424 (inst/sec) elapsed = 0:0:06:49 / Wed May  1 12:50:37 2019
GPGPU-Sim uArch: cycles simulated: 494672  inst.: 10421378 (ipc=15.9) sim_rate=25417 (inst/sec) elapsed = 0:0:06:50 / Wed May  1 12:50:38 2019
GPGPU-Sim uArch: cycles simulated: 496672  inst.: 10448520 (ipc=15.8) sim_rate=25422 (inst/sec) elapsed = 0:0:06:51 / Wed May  1 12:50:39 2019
GPGPU-Sim uArch: cycles simulated: 498672  inst.: 10473522 (ipc=15.8) sim_rate=25421 (inst/sec) elapsed = 0:0:06:52 / Wed May  1 12:50:40 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(50,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (154231,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(154232,345172)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (154433,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(154434,345172)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (155276,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(155277,345172)
GPGPU-Sim uArch: cycles simulated: 500672  inst.: 10508326 (ipc=15.8) sim_rate=25443 (inst/sec) elapsed = 0:0:06:53 / Wed May  1 12:50:41 2019
GPGPU-Sim uArch: cycles simulated: 501672  inst.: 10525757 (ipc=15.8) sim_rate=25424 (inst/sec) elapsed = 0:0:06:54 / Wed May  1 12:50:42 2019
GPGPU-Sim uArch: cycles simulated: 502172  inst.: 10533187 (ipc=15.8) sim_rate=25381 (inst/sec) elapsed = 0:0:06:55 / Wed May  1 12:50:43 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (157157,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(157158,345172)
GPGPU-Sim uArch: cycles simulated: 503172  inst.: 10547664 (ipc=15.8) sim_rate=25354 (inst/sec) elapsed = 0:0:06:56 / Wed May  1 12:50:44 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (158872,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(158873,345172)
GPGPU-Sim uArch: cycles simulated: 504172  inst.: 10563734 (ipc=15.8) sim_rate=25332 (inst/sec) elapsed = 0:0:06:57 / Wed May  1 12:50:45 2019
GPGPU-Sim uArch: cycles simulated: 504672  inst.: 10569007 (ipc=15.8) sim_rate=25284 (inst/sec) elapsed = 0:0:06:58 / Wed May  1 12:50:46 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (159577,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(159578,345172)
GPGPU-Sim uArch: cycles simulated: 505172  inst.: 10575721 (ipc=15.8) sim_rate=25240 (inst/sec) elapsed = 0:0:06:59 / Wed May  1 12:50:47 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(56,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (160597,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(160598,345172)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (160678,345172), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(160679,345172)
GPGPU-Sim uArch: cycles simulated: 506172  inst.: 10594721 (ipc=15.8) sim_rate=25225 (inst/sec) elapsed = 0:0:07:00 / Wed May  1 12:50:48 2019
GPGPU-Sim uArch: cycles simulated: 506672  inst.: 10604418 (ipc=15.8) sim_rate=25188 (inst/sec) elapsed = 0:0:07:01 / Wed May  1 12:50:49 2019
GPGPU-Sim uArch: cycles simulated: 507672  inst.: 10619348 (ipc=15.8) sim_rate=25164 (inst/sec) elapsed = 0:0:07:02 / Wed May  1 12:50:50 2019
GPGPU-Sim uArch: cycles simulated: 508672  inst.: 10633732 (ipc=15.8) sim_rate=25138 (inst/sec) elapsed = 0:0:07:03 / Wed May  1 12:50:51 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (163995,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(163996,345172)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (164326,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(164327,345172)
GPGPU-Sim uArch: cycles simulated: 510172  inst.: 10655539 (ipc=15.8) sim_rate=25130 (inst/sec) elapsed = 0:0:07:04 / Wed May  1 12:50:52 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(70,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 512172  inst.: 10687590 (ipc=15.8) sim_rate=25147 (inst/sec) elapsed = 0:0:07:05 / Wed May  1 12:50:53 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (167948,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(167949,345172)
GPGPU-Sim uArch: cycles simulated: 514172  inst.: 10711232 (ipc=15.7) sim_rate=25143 (inst/sec) elapsed = 0:0:07:06 / Wed May  1 12:50:54 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (169276,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(169277,345172)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (169597,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(169598,345172)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (169639,345172), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(169640,345172)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (170083,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(170084,345172)
GPGPU-Sim uArch: cycles simulated: 516172  inst.: 10744766 (ipc=15.8) sim_rate=25163 (inst/sec) elapsed = 0:0:07:07 / Wed May  1 12:50:55 2019
GPGPU-Sim uArch: cycles simulated: 516672  inst.: 10752967 (ipc=15.8) sim_rate=25123 (inst/sec) elapsed = 0:0:07:08 / Wed May  1 12:50:56 2019
GPGPU-Sim uArch: cycles simulated: 517672  inst.: 10767121 (ipc=15.7) sim_rate=25098 (inst/sec) elapsed = 0:0:07:09 / Wed May  1 12:50:57 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(90,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (172858,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(172859,345172)
GPGPU-Sim uArch: cycles simulated: 518172  inst.: 10777679 (ipc=15.8) sim_rate=25064 (inst/sec) elapsed = 0:0:07:10 / Wed May  1 12:50:58 2019
GPGPU-Sim uArch: cycles simulated: 519172  inst.: 10792527 (ipc=15.8) sim_rate=25040 (inst/sec) elapsed = 0:0:07:11 / Wed May  1 12:50:59 2019
GPGPU-Sim uArch: cycles simulated: 519672  inst.: 10798823 (ipc=15.7) sim_rate=24997 (inst/sec) elapsed = 0:0:07:12 / Wed May  1 12:51:00 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (174580,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(174581,345172)
GPGPU-Sim uArch: cycles simulated: 520672  inst.: 10811570 (ipc=15.7) sim_rate=24968 (inst/sec) elapsed = 0:0:07:13 / Wed May  1 12:51:01 2019
GPGPU-Sim uArch: cycles simulated: 521172  inst.: 10819095 (ipc=15.7) sim_rate=24928 (inst/sec) elapsed = 0:0:07:14 / Wed May  1 12:51:02 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (176449,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(176450,345172)
GPGPU-Sim uArch: cycles simulated: 522172  inst.: 10835855 (ipc=15.7) sim_rate=24910 (inst/sec) elapsed = 0:0:07:15 / Wed May  1 12:51:03 2019
GPGPU-Sim uArch: cycles simulated: 523172  inst.: 10851194 (ipc=15.7) sim_rate=24888 (inst/sec) elapsed = 0:0:07:16 / Wed May  1 12:51:04 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(119,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 525172  inst.: 10877897 (ipc=15.7) sim_rate=24892 (inst/sec) elapsed = 0:0:07:17 / Wed May  1 12:51:05 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (180344,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(180345,345172)
GPGPU-Sim uArch: cycles simulated: 527172  inst.: 10903819 (ipc=15.7) sim_rate=24894 (inst/sec) elapsed = 0:0:07:18 / Wed May  1 12:51:06 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (182425,345172), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(182426,345172)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (183036,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(183037,345172)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (183244,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(183245,345172)
GPGPU-Sim uArch: cycles simulated: 529172  inst.: 10933625 (ipc=15.7) sim_rate=24905 (inst/sec) elapsed = 0:0:07:19 / Wed May  1 12:51:07 2019
GPGPU-Sim uArch: cycles simulated: 530172  inst.: 10947664 (ipc=15.7) sim_rate=24881 (inst/sec) elapsed = 0:0:07:20 / Wed May  1 12:51:08 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (185937,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(185938,345172)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(120,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 531172  inst.: 10961589 (ipc=15.6) sim_rate=24856 (inst/sec) elapsed = 0:0:07:21 / Wed May  1 12:51:09 2019
GPGPU-Sim uArch: cycles simulated: 531672  inst.: 10970103 (ipc=15.7) sim_rate=24819 (inst/sec) elapsed = 0:0:07:22 / Wed May  1 12:51:10 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (186837,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(186838,345172)
GPGPU-Sim uArch: cycles simulated: 532672  inst.: 10987371 (ipc=15.7) sim_rate=24802 (inst/sec) elapsed = 0:0:07:23 / Wed May  1 12:51:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (187725,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(187726,345172)
GPGPU-Sim uArch: cycles simulated: 533672  inst.: 11002047 (ipc=15.7) sim_rate=24779 (inst/sec) elapsed = 0:0:07:24 / Wed May  1 12:51:12 2019
GPGPU-Sim uArch: cycles simulated: 534172  inst.: 11009267 (ipc=15.7) sim_rate=24739 (inst/sec) elapsed = 0:0:07:25 / Wed May  1 12:51:13 2019
GPGPU-Sim uArch: cycles simulated: 534672  inst.: 11016451 (ipc=15.6) sim_rate=24700 (inst/sec) elapsed = 0:0:07:26 / Wed May  1 12:51:14 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (190137,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(190138,345172)
GPGPU-Sim uArch: cycles simulated: 535672  inst.: 11029476 (ipc=15.6) sim_rate=24674 (inst/sec) elapsed = 0:0:07:27 / Wed May  1 12:51:15 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (191153,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(191154,345172)
GPGPU-Sim uArch: cycles simulated: 536672  inst.: 11042915 (ipc=15.6) sim_rate=24649 (inst/sec) elapsed = 0:0:07:28 / Wed May  1 12:51:16 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(66,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 537672  inst.: 11056905 (ipc=15.6) sim_rate=24625 (inst/sec) elapsed = 0:0:07:29 / Wed May  1 12:51:17 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (192849,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(192850,345172)
GPGPU-Sim uArch: cycles simulated: 538672  inst.: 11070507 (ipc=15.6) sim_rate=24601 (inst/sec) elapsed = 0:0:07:30 / Wed May  1 12:51:18 2019
GPGPU-Sim uArch: cycles simulated: 540672  inst.: 11102402 (ipc=15.6) sim_rate=24617 (inst/sec) elapsed = 0:0:07:31 / Wed May  1 12:51:19 2019
GPGPU-Sim uArch: cycles simulated: 542172  inst.: 11127009 (ipc=15.6) sim_rate=24617 (inst/sec) elapsed = 0:0:07:32 / Wed May  1 12:51:20 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (198064,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(198065,345172)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (198465,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(198466,345172)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(132,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 544172  inst.: 11156938 (ipc=15.6) sim_rate=24629 (inst/sec) elapsed = 0:0:07:33 / Wed May  1 12:51:21 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (199043,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(199044,345172)
GPGPU-Sim uArch: cycles simulated: 544672  inst.: 11166503 (ipc=15.6) sim_rate=24595 (inst/sec) elapsed = 0:0:07:34 / Wed May  1 12:51:22 2019
GPGPU-Sim uArch: cycles simulated: 545172  inst.: 11174132 (ipc=15.6) sim_rate=24558 (inst/sec) elapsed = 0:0:07:35 / Wed May  1 12:51:23 2019
GPGPU-Sim uArch: cycles simulated: 545672  inst.: 11182171 (ipc=15.6) sim_rate=24522 (inst/sec) elapsed = 0:0:07:36 / Wed May  1 12:51:24 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (200876,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(200877,345172)
GPGPU-Sim uArch: cycles simulated: 546672  inst.: 11199128 (ipc=15.6) sim_rate=24505 (inst/sec) elapsed = 0:0:07:37 / Wed May  1 12:51:25 2019
GPGPU-Sim uArch: cycles simulated: 547172  inst.: 11206738 (ipc=15.6) sim_rate=24468 (inst/sec) elapsed = 0:0:07:38 / Wed May  1 12:51:26 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (202221,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(202222,345172)
GPGPU-Sim uArch: cycles simulated: 547672  inst.: 11213829 (ipc=15.6) sim_rate=24431 (inst/sec) elapsed = 0:0:07:39 / Wed May  1 12:51:27 2019
GPGPU-Sim uArch: cycles simulated: 548172  inst.: 11222795 (ipc=15.6) sim_rate=24397 (inst/sec) elapsed = 0:0:07:40 / Wed May  1 12:51:28 2019
GPGPU-Sim uArch: cycles simulated: 548672  inst.: 11230885 (ipc=15.6) sim_rate=24362 (inst/sec) elapsed = 0:0:07:41 / Wed May  1 12:51:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (204305,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(204306,345172)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(143,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 549672  inst.: 11250035 (ipc=15.6) sim_rate=24350 (inst/sec) elapsed = 0:0:07:42 / Wed May  1 12:51:30 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (204968,345172), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(204969,345172)
GPGPU-Sim uArch: cycles simulated: 550172  inst.: 11257508 (ipc=15.6) sim_rate=24314 (inst/sec) elapsed = 0:0:07:43 / Wed May  1 12:51:31 2019
GPGPU-Sim uArch: cycles simulated: 550672  inst.: 11266695 (ipc=15.6) sim_rate=24281 (inst/sec) elapsed = 0:0:07:44 / Wed May  1 12:51:32 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (205555,345172), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(205556,345172)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (205648,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(205649,345172)
GPGPU-Sim uArch: cycles simulated: 551172  inst.: 11277467 (ipc=15.7) sim_rate=24252 (inst/sec) elapsed = 0:0:07:45 / Wed May  1 12:51:33 2019
GPGPU-Sim uArch: cycles simulated: 551672  inst.: 11285421 (ipc=15.7) sim_rate=24217 (inst/sec) elapsed = 0:0:07:46 / Wed May  1 12:51:34 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (207244,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(207245,345172)
GPGPU-Sim uArch: cycles simulated: 552672  inst.: 11302056 (ipc=15.7) sim_rate=24201 (inst/sec) elapsed = 0:0:07:47 / Wed May  1 12:51:35 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (209222,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(209223,345172)
GPGPU-Sim uArch: cycles simulated: 554672  inst.: 11333611 (ipc=15.7) sim_rate=24217 (inst/sec) elapsed = 0:0:07:48 / Wed May  1 12:51:36 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(135,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (210581,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(210582,345172)
GPGPU-Sim uArch: cycles simulated: 556672  inst.: 11366167 (ipc=15.7) sim_rate=24234 (inst/sec) elapsed = 0:0:07:49 / Wed May  1 12:51:37 2019
GPGPU-Sim uArch: cycles simulated: 558672  inst.: 11400143 (ipc=15.7) sim_rate=24255 (inst/sec) elapsed = 0:0:07:50 / Wed May  1 12:51:38 2019
GPGPU-Sim uArch: cycles simulated: 560672  inst.: 11428861 (ipc=15.7) sim_rate=24265 (inst/sec) elapsed = 0:0:07:51 / Wed May  1 12:51:39 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(146,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 562672  inst.: 11455988 (ipc=15.7) sim_rate=24271 (inst/sec) elapsed = 0:0:07:52 / Wed May  1 12:51:40 2019
GPGPU-Sim uArch: cycles simulated: 563672  inst.: 11468125 (ipc=15.6) sim_rate=24245 (inst/sec) elapsed = 0:0:07:53 / Wed May  1 12:51:41 2019
GPGPU-Sim uArch: cycles simulated: 564172  inst.: 11478161 (ipc=15.6) sim_rate=24215 (inst/sec) elapsed = 0:0:07:54 / Wed May  1 12:51:42 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (219037,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(219038,345172)
GPGPU-Sim uArch: cycles simulated: 565172  inst.: 11495720 (ipc=15.7) sim_rate=24201 (inst/sec) elapsed = 0:0:07:55 / Wed May  1 12:51:43 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (220331,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(220332,345172)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (220653,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(220654,345172)
GPGPU-Sim uArch: cycles simulated: 566172  inst.: 11513077 (ipc=15.7) sim_rate=24187 (inst/sec) elapsed = 0:0:07:56 / Wed May  1 12:51:44 2019
GPGPU-Sim uArch: cycles simulated: 566672  inst.: 11521022 (ipc=15.7) sim_rate=24153 (inst/sec) elapsed = 0:0:07:57 / Wed May  1 12:51:45 2019
GPGPU-Sim uArch: cycles simulated: 567172  inst.: 11528491 (ipc=15.7) sim_rate=24118 (inst/sec) elapsed = 0:0:07:58 / Wed May  1 12:51:46 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(117,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 568172  inst.: 11545062 (ipc=15.7) sim_rate=24102 (inst/sec) elapsed = 0:0:07:59 / Wed May  1 12:51:47 2019
GPGPU-Sim uArch: cycles simulated: 568672  inst.: 11550934 (ipc=15.7) sim_rate=24064 (inst/sec) elapsed = 0:0:08:00 / Wed May  1 12:51:48 2019
GPGPU-Sim uArch: cycles simulated: 569672  inst.: 11565459 (ipc=15.7) sim_rate=24044 (inst/sec) elapsed = 0:0:08:01 / Wed May  1 12:51:49 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (224988,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(224989,345172)
GPGPU-Sim uArch: cycles simulated: 570672  inst.: 11584243 (ipc=15.7) sim_rate=24033 (inst/sec) elapsed = 0:0:08:02 / Wed May  1 12:51:50 2019
GPGPU-Sim uArch: cycles simulated: 571172  inst.: 11591618 (ipc=15.7) sim_rate=23999 (inst/sec) elapsed = 0:0:08:03 / Wed May  1 12:51:51 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (226885,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(226886,345172)
GPGPU-Sim uArch: cycles simulated: 572172  inst.: 11607318 (ipc=15.7) sim_rate=23982 (inst/sec) elapsed = 0:0:08:04 / Wed May  1 12:51:52 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (227086,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(227087,345172)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (227383,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(227384,345172)
GPGPU-Sim uArch: cycles simulated: 573172  inst.: 11627114 (ipc=15.7) sim_rate=23973 (inst/sec) elapsed = 0:0:08:05 / Wed May  1 12:51:53 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(150,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (228551,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(228552,345172)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (228725,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(228726,345172)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (229342,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(229343,345172)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (229435,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(229436,345172)
GPGPU-Sim uArch: cycles simulated: 575172  inst.: 11667988 (ipc=15.7) sim_rate=24008 (inst/sec) elapsed = 0:0:08:06 / Wed May  1 12:51:54 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (230212,345172), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(230213,345172)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (231293,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(231294,345172)
GPGPU-Sim uArch: cycles simulated: 576672  inst.: 11693834 (ipc=15.7) sim_rate=24011 (inst/sec) elapsed = 0:0:08:07 / Wed May  1 12:51:55 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(92,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 578672  inst.: 11725598 (ipc=15.7) sim_rate=24027 (inst/sec) elapsed = 0:0:08:08 / Wed May  1 12:51:56 2019
GPGPU-Sim uArch: cycles simulated: 580672  inst.: 11748517 (ipc=15.7) sim_rate=24025 (inst/sec) elapsed = 0:0:08:09 / Wed May  1 12:51:57 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (236367,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(236368,345172)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (237000,345172), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(237001,345172)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (237421,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(237422,345172)
GPGPU-Sim uArch: cycles simulated: 582672  inst.: 11781651 (ipc=15.7) sim_rate=24044 (inst/sec) elapsed = 0:0:08:10 / Wed May  1 12:51:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (238619,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(238620,345172)
GPGPU-Sim uArch: cycles simulated: 584172  inst.: 11803006 (ipc=15.7) sim_rate=24038 (inst/sec) elapsed = 0:0:08:11 / Wed May  1 12:51:59 2019
GPGPU-Sim uArch: cycles simulated: 584672  inst.: 11810851 (ipc=15.7) sim_rate=24005 (inst/sec) elapsed = 0:0:08:12 / Wed May  1 12:52:00 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(105,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 585672  inst.: 11825016 (ipc=15.7) sim_rate=23985 (inst/sec) elapsed = 0:0:08:13 / Wed May  1 12:52:01 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (240733,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(240734,345172)
GPGPU-Sim uArch: cycles simulated: 586172  inst.: 11832822 (ipc=15.7) sim_rate=23953 (inst/sec) elapsed = 0:0:08:14 / Wed May  1 12:52:02 2019
GPGPU-Sim uArch: cycles simulated: 587172  inst.: 11847184 (ipc=15.7) sim_rate=23933 (inst/sec) elapsed = 0:0:08:15 / Wed May  1 12:52:03 2019
GPGPU-Sim uArch: cycles simulated: 587672  inst.: 11852869 (ipc=15.7) sim_rate=23896 (inst/sec) elapsed = 0:0:08:16 / Wed May  1 12:52:04 2019
GPGPU-Sim uArch: cycles simulated: 588172  inst.: 11860033 (ipc=15.7) sim_rate=23863 (inst/sec) elapsed = 0:0:08:17 / Wed May  1 12:52:05 2019
GPGPU-Sim uArch: cycles simulated: 589172  inst.: 11876460 (ipc=15.7) sim_rate=23848 (inst/sec) elapsed = 0:0:08:18 / Wed May  1 12:52:06 2019
GPGPU-Sim uArch: cycles simulated: 589672  inst.: 11883432 (ipc=15.7) sim_rate=23814 (inst/sec) elapsed = 0:0:08:19 / Wed May  1 12:52:07 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (244812,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(244813,345172)
GPGPU-Sim uArch: cycles simulated: 590172  inst.: 11892057 (ipc=15.7) sim_rate=23784 (inst/sec) elapsed = 0:0:08:20 / Wed May  1 12:52:08 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (245385,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(245386,345172)
GPGPU-Sim uArch: cycles simulated: 590672  inst.: 11900057 (ipc=15.7) sim_rate=23752 (inst/sec) elapsed = 0:0:08:21 / Wed May  1 12:52:09 2019
GPGPU-Sim uArch: cycles simulated: 591172  inst.: 11905647 (ipc=15.7) sim_rate=23716 (inst/sec) elapsed = 0:0:08:22 / Wed May  1 12:52:10 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (246536,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(246537,345172)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(155,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 592172  inst.: 11920385 (ipc=15.7) sim_rate=23698 (inst/sec) elapsed = 0:0:08:23 / Wed May  1 12:52:11 2019
GPGPU-Sim uArch: cycles simulated: 593172  inst.: 11935272 (ipc=15.7) sim_rate=23681 (inst/sec) elapsed = 0:0:08:24 / Wed May  1 12:52:12 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (249195,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(249196,345172)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (249437,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(249438,345172)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (249513,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(249514,345172)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (249881,345172), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(249882,345172)
GPGPU-Sim uArch: cycles simulated: 595172  inst.: 11966948 (ipc=15.7) sim_rate=23696 (inst/sec) elapsed = 0:0:08:25 / Wed May  1 12:52:13 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (250392,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(250393,345172)
GPGPU-Sim uArch: cycles simulated: 597172  inst.: 11998108 (ipc=15.7) sim_rate=23711 (inst/sec) elapsed = 0:0:08:26 / Wed May  1 12:52:14 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(155,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (253097,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(253098,345172)
GPGPU-Sim uArch: cycles simulated: 599172  inst.: 12026243 (ipc=15.6) sim_rate=23720 (inst/sec) elapsed = 0:0:08:27 / Wed May  1 12:52:15 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (254934,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(254935,345172)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (255690,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(255691,345172)
GPGPU-Sim uArch: cycles simulated: 601172  inst.: 12052890 (ipc=15.6) sim_rate=23726 (inst/sec) elapsed = 0:0:08:28 / Wed May  1 12:52:16 2019
GPGPU-Sim uArch: cycles simulated: 602172  inst.: 12065554 (ipc=15.6) sim_rate=23704 (inst/sec) elapsed = 0:0:08:29 / Wed May  1 12:52:17 2019
GPGPU-Sim uArch: cycles simulated: 603172  inst.: 12078198 (ipc=15.6) sim_rate=23682 (inst/sec) elapsed = 0:0:08:30 / Wed May  1 12:52:18 2019
GPGPU-Sim uArch: cycles simulated: 603672  inst.: 12083492 (ipc=15.6) sim_rate=23646 (inst/sec) elapsed = 0:0:08:31 / Wed May  1 12:52:19 2019
GPGPU-Sim uArch: cycles simulated: 604672  inst.: 12096553 (ipc=15.6) sim_rate=23626 (inst/sec) elapsed = 0:0:08:32 / Wed May  1 12:52:20 2019
GPGPU-Sim uArch: cycles simulated: 605172  inst.: 12103512 (ipc=15.6) sim_rate=23593 (inst/sec) elapsed = 0:0:08:33 / Wed May  1 12:52:21 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(170,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 605672  inst.: 12110484 (ipc=15.6) sim_rate=23561 (inst/sec) elapsed = 0:0:08:34 / Wed May  1 12:52:22 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (261262,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(261263,345172)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (261311,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(261312,345172)
GPGPU-Sim uArch: cycles simulated: 606672  inst.: 12126395 (ipc=15.6) sim_rate=23546 (inst/sec) elapsed = 0:0:08:35 / Wed May  1 12:52:23 2019
GPGPU-Sim uArch: cycles simulated: 607672  inst.: 12140286 (ipc=15.6) sim_rate=23527 (inst/sec) elapsed = 0:0:08:36 / Wed May  1 12:52:24 2019
GPGPU-Sim uArch: cycles simulated: 608172  inst.: 12148294 (ipc=15.6) sim_rate=23497 (inst/sec) elapsed = 0:0:08:37 / Wed May  1 12:52:25 2019
GPGPU-Sim uArch: cycles simulated: 608672  inst.: 12155046 (ipc=15.6) sim_rate=23465 (inst/sec) elapsed = 0:0:08:38 / Wed May  1 12:52:26 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (263671,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(263672,345172)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (264242,345172), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(264243,345172)
GPGPU-Sim uArch: cycles simulated: 609672  inst.: 12168988 (ipc=15.6) sim_rate=23446 (inst/sec) elapsed = 0:0:08:39 / Wed May  1 12:52:27 2019
GPGPU-Sim uArch: cycles simulated: 610172  inst.: 12175777 (ipc=15.6) sim_rate=23414 (inst/sec) elapsed = 0:0:08:40 / Wed May  1 12:52:28 2019
GPGPU-Sim uArch: cycles simulated: 610672  inst.: 12182472 (ipc=15.6) sim_rate=23382 (inst/sec) elapsed = 0:0:08:41 / Wed May  1 12:52:29 2019
GPGPU-Sim uArch: cycles simulated: 611172  inst.: 12192455 (ipc=15.6) sim_rate=23357 (inst/sec) elapsed = 0:0:08:42 / Wed May  1 12:52:30 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(164,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 612172  inst.: 12207555 (ipc=15.6) sim_rate=23341 (inst/sec) elapsed = 0:0:08:43 / Wed May  1 12:52:31 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (267328,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(267329,345172)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (267754,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(267755,345172)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (268353,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(268354,345172)
GPGPU-Sim uArch: cycles simulated: 613672  inst.: 12232588 (ipc=15.6) sim_rate=23344 (inst/sec) elapsed = 0:0:08:44 / Wed May  1 12:52:32 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (269988,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(269989,345172)
GPGPU-Sim uArch: cycles simulated: 615672  inst.: 12259658 (ipc=15.6) sim_rate=23351 (inst/sec) elapsed = 0:0:08:45 / Wed May  1 12:52:33 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (272388,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(272389,345172)
GPGPU-Sim uArch: cycles simulated: 617672  inst.: 12286183 (ipc=15.5) sim_rate=23357 (inst/sec) elapsed = 0:0:08:46 / Wed May  1 12:52:34 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(119,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (274296,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(274297,345172)
GPGPU-Sim uArch: cycles simulated: 619672  inst.: 12310948 (ipc=15.5) sim_rate=23360 (inst/sec) elapsed = 0:0:08:47 / Wed May  1 12:52:35 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (275190,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(275191,345172)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (276095,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(276096,345172)
GPGPU-Sim uArch: cycles simulated: 621672  inst.: 12337309 (ipc=15.5) sim_rate=23366 (inst/sec) elapsed = 0:0:08:48 / Wed May  1 12:52:36 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (276501,345172), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(276502,345172)
GPGPU-Sim uArch: cycles simulated: 622172  inst.: 12345017 (ipc=15.5) sim_rate=23336 (inst/sec) elapsed = 0:0:08:49 / Wed May  1 12:52:37 2019
GPGPU-Sim uArch: cycles simulated: 623172  inst.: 12359465 (ipc=15.5) sim_rate=23319 (inst/sec) elapsed = 0:0:08:50 / Wed May  1 12:52:38 2019
GPGPU-Sim uArch: cycles simulated: 623672  inst.: 12367092 (ipc=15.5) sim_rate=23290 (inst/sec) elapsed = 0:0:08:51 / Wed May  1 12:52:39 2019
GPGPU-Sim uArch: cycles simulated: 624172  inst.: 12372508 (ipc=15.5) sim_rate=23256 (inst/sec) elapsed = 0:0:08:52 / Wed May  1 12:52:40 2019
GPGPU-Sim uArch: cycles simulated: 624672  inst.: 12376985 (ipc=15.5) sim_rate=23221 (inst/sec) elapsed = 0:0:08:53 / Wed May  1 12:52:41 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (279509,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(279510,345172)
GPGPU-Sim uArch: cycles simulated: 625672  inst.: 12390265 (ipc=15.5) sim_rate=23202 (inst/sec) elapsed = 0:0:08:54 / Wed May  1 12:52:42 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(137,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (280742,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(280743,345172)
GPGPU-Sim uArch: cycles simulated: 626172  inst.: 12398475 (ipc=15.5) sim_rate=23174 (inst/sec) elapsed = 0:0:08:55 / Wed May  1 12:52:43 2019
GPGPU-Sim uArch: cycles simulated: 626672  inst.: 12404281 (ipc=15.5) sim_rate=23142 (inst/sec) elapsed = 0:0:08:56 / Wed May  1 12:52:44 2019
GPGPU-Sim uArch: cycles simulated: 627672  inst.: 12414498 (ipc=15.4) sim_rate=23118 (inst/sec) elapsed = 0:0:08:57 / Wed May  1 12:52:45 2019
GPGPU-Sim uArch: cycles simulated: 628172  inst.: 12421577 (ipc=15.4) sim_rate=23088 (inst/sec) elapsed = 0:0:08:58 / Wed May  1 12:52:46 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (283415,345172), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(283416,345172)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (283861,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(283862,345172)
GPGPU-Sim uArch: cycles simulated: 629672  inst.: 12441715 (ipc=15.4) sim_rate=23082 (inst/sec) elapsed = 0:0:08:59 / Wed May  1 12:52:47 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (284926,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(284927,345172)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (285800,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(285801,345172)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (285865,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(285866,345172)
GPGPU-Sim uArch: cycles simulated: 631672  inst.: 12474002 (ipc=15.4) sim_rate=23100 (inst/sec) elapsed = 0:0:09:00 / Wed May  1 12:52:48 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(158,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 634172  inst.: 12503625 (ipc=15.4) sim_rate=23112 (inst/sec) elapsed = 0:0:09:01 / Wed May  1 12:52:49 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (289275,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(289276,345172)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (289568,345172), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(289569,345172)
GPGPU-Sim uArch: cycles simulated: 635672  inst.: 12527776 (ipc=15.4) sim_rate=23113 (inst/sec) elapsed = 0:0:09:02 / Wed May  1 12:52:50 2019
GPGPU-Sim uArch: cycles simulated: 637172  inst.: 12543356 (ipc=15.4) sim_rate=23100 (inst/sec) elapsed = 0:0:09:03 / Wed May  1 12:52:51 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (292279,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(292280,345172)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (292433,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(292434,345172)
GPGPU-Sim uArch: cycles simulated: 638172  inst.: 12559274 (ipc=15.4) sim_rate=23086 (inst/sec) elapsed = 0:0:09:04 / Wed May  1 12:52:52 2019
GPGPU-Sim uArch: cycles simulated: 639172  inst.: 12573504 (ipc=15.4) sim_rate=23070 (inst/sec) elapsed = 0:0:09:05 / Wed May  1 12:52:53 2019
GPGPU-Sim uArch: cycles simulated: 639672  inst.: 12579959 (ipc=15.4) sim_rate=23040 (inst/sec) elapsed = 0:0:09:06 / Wed May  1 12:52:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (294641,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(294642,345172)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(188,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (295076,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(295077,345172)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (295437,345172), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(295438,345172)
GPGPU-Sim uArch: cycles simulated: 640672  inst.: 12598242 (ipc=15.4) sim_rate=23031 (inst/sec) elapsed = 0:0:09:07 / Wed May  1 12:52:55 2019
GPGPU-Sim uArch: cycles simulated: 641172  inst.: 12605208 (ipc=15.4) sim_rate=23002 (inst/sec) elapsed = 0:0:09:08 / Wed May  1 12:52:56 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (296506,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(296507,345172)
GPGPU-Sim uArch: cycles simulated: 642172  inst.: 12617861 (ipc=15.4) sim_rate=22983 (inst/sec) elapsed = 0:0:09:09 / Wed May  1 12:52:57 2019
GPGPU-Sim uArch: cycles simulated: 642672  inst.: 12623004 (ipc=15.4) sim_rate=22950 (inst/sec) elapsed = 0:0:09:10 / Wed May  1 12:52:58 2019
GPGPU-Sim uArch: cycles simulated: 643672  inst.: 12633595 (ipc=15.4) sim_rate=22928 (inst/sec) elapsed = 0:0:09:11 / Wed May  1 12:52:59 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (298570,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(298571,345172)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (298990,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(298991,345172)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (299663,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(299664,345172)
GPGPU-Sim uArch: cycles simulated: 645672  inst.: 12663346 (ipc=15.3) sim_rate=22940 (inst/sec) elapsed = 0:0:09:12 / Wed May  1 12:53:00 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (301727,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(301728,345172)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(210,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 647172  inst.: 12683086 (ipc=15.3) sim_rate=22935 (inst/sec) elapsed = 0:0:09:13 / Wed May  1 12:53:01 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (302088,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(302089,345172)
GPGPU-Sim uArch: cycles simulated: 649172  inst.: 12705855 (ipc=15.3) sim_rate=22934 (inst/sec) elapsed = 0:0:09:14 / Wed May  1 12:53:02 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (304466,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(304467,345172)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (305585,345172), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(305586,345172)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (305797,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(305798,345172)
GPGPU-Sim uArch: cycles simulated: 651172  inst.: 12737284 (ipc=15.3) sim_rate=22950 (inst/sec) elapsed = 0:0:09:15 / Wed May  1 12:53:03 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (306159,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(306160,345172)
GPGPU-Sim uArch: cycles simulated: 652172  inst.: 12752200 (ipc=15.3) sim_rate=22935 (inst/sec) elapsed = 0:0:09:16 / Wed May  1 12:53:04 2019
GPGPU-Sim uArch: cycles simulated: 653172  inst.: 12763029 (ipc=15.3) sim_rate=22913 (inst/sec) elapsed = 0:0:09:17 / Wed May  1 12:53:05 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (308357,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(308358,345172)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(152,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 654172  inst.: 12778108 (ipc=15.3) sim_rate=22899 (inst/sec) elapsed = 0:0:09:18 / Wed May  1 12:53:06 2019
GPGPU-Sim uArch: cycles simulated: 655172  inst.: 12791942 (ipc=15.3) sim_rate=22883 (inst/sec) elapsed = 0:0:09:19 / Wed May  1 12:53:07 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (310448,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(310449,345172)
GPGPU-Sim uArch: cycles simulated: 655672  inst.: 12797321 (ipc=15.3) sim_rate=22852 (inst/sec) elapsed = 0:0:09:20 / Wed May  1 12:53:08 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (310859,345172), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(310860,345172)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (311047,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(311048,345172)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (311147,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(311148,345172)
GPGPU-Sim uArch: cycles simulated: 656672  inst.: 12814525 (ipc=15.3) sim_rate=22842 (inst/sec) elapsed = 0:0:09:21 / Wed May  1 12:53:09 2019
GPGPU-Sim uArch: cycles simulated: 657672  inst.: 12832404 (ipc=15.3) sim_rate=22833 (inst/sec) elapsed = 0:0:09:22 / Wed May  1 12:53:10 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (312718,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(312719,345172)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (313613,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(313614,345172)
GPGPU-Sim uArch: cycles simulated: 659672  inst.: 12865320 (ipc=15.3) sim_rate=22851 (inst/sec) elapsed = 0:0:09:23 / Wed May  1 12:53:11 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(175,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (315382,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(315383,345172)
GPGPU-Sim uArch: cycles simulated: 661172  inst.: 12884992 (ipc=15.3) sim_rate=22845 (inst/sec) elapsed = 0:0:09:24 / Wed May  1 12:53:12 2019
GPGPU-Sim uArch: cycles simulated: 663172  inst.: 12907962 (ipc=15.3) sim_rate=22845 (inst/sec) elapsed = 0:0:09:25 / Wed May  1 12:53:13 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (318211,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(318212,345172)
GPGPU-Sim uArch: cycles simulated: 665172  inst.: 12932397 (ipc=15.3) sim_rate=22848 (inst/sec) elapsed = 0:0:09:26 / Wed May  1 12:53:14 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (321441,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(321442,345172)
GPGPU-Sim uArch: cycles simulated: 667172  inst.: 12957673 (ipc=15.2) sim_rate=22853 (inst/sec) elapsed = 0:0:09:27 / Wed May  1 12:53:15 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (322097,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(322098,345172)
GPGPU-Sim uArch: cycles simulated: 667672  inst.: 12964417 (ipc=15.2) sim_rate=22824 (inst/sec) elapsed = 0:0:09:28 / Wed May  1 12:53:16 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(162,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (322712,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(322713,345172)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (323132,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(323133,345172)
GPGPU-Sim uArch: cycles simulated: 668672  inst.: 12981699 (ipc=15.2) sim_rate=22814 (inst/sec) elapsed = 0:0:09:29 / Wed May  1 12:53:17 2019
GPGPU-Sim uArch: cycles simulated: 669172  inst.: 12988296 (ipc=15.2) sim_rate=22786 (inst/sec) elapsed = 0:0:09:30 / Wed May  1 12:53:18 2019
GPGPU-Sim uArch: cycles simulated: 669672  inst.: 12997474 (ipc=15.2) sim_rate=22762 (inst/sec) elapsed = 0:0:09:31 / Wed May  1 12:53:19 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (325157,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(325158,345172)
GPGPU-Sim uArch: cycles simulated: 670672  inst.: 13014969 (ipc=15.2) sim_rate=22753 (inst/sec) elapsed = 0:0:09:32 / Wed May  1 12:53:20 2019
GPGPU-Sim uArch: cycles simulated: 671172  inst.: 13021226 (ipc=15.2) sim_rate=22724 (inst/sec) elapsed = 0:0:09:33 / Wed May  1 12:53:21 2019
GPGPU-Sim uArch: cycles simulated: 671672  inst.: 13026101 (ipc=15.2) sim_rate=22693 (inst/sec) elapsed = 0:0:09:34 / Wed May  1 12:53:22 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (326924,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(326925,345172)
GPGPU-Sim uArch: cycles simulated: 672672  inst.: 13039153 (ipc=15.2) sim_rate=22676 (inst/sec) elapsed = 0:0:09:35 / Wed May  1 12:53:23 2019
GPGPU-Sim uArch: cycles simulated: 673172  inst.: 13045656 (ipc=15.2) sim_rate=22648 (inst/sec) elapsed = 0:0:09:36 / Wed May  1 12:53:24 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (328884,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(328885,345172)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(216,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (329402,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(329403,345172)
GPGPU-Sim uArch: cycles simulated: 674672  inst.: 13067559 (ipc=15.2) sim_rate=22647 (inst/sec) elapsed = 0:0:09:37 / Wed May  1 12:53:25 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (330327,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(330328,345172)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (330428,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(330429,345172)
GPGPU-Sim uArch: cycles simulated: 676172  inst.: 13096478 (ipc=15.2) sim_rate=22658 (inst/sec) elapsed = 0:0:09:38 / Wed May  1 12:53:26 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (331078,345172), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(331079,345172)
GPGPU-Sim uArch: cycles simulated: 678172  inst.: 13127448 (ipc=15.2) sim_rate=22672 (inst/sec) elapsed = 0:0:09:39 / Wed May  1 12:53:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (333672,345172), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(333673,345172)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (334194,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(334195,345172)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (334464,345172), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(334465,345172)
GPGPU-Sim uArch: cycles simulated: 679672  inst.: 13153211 (ipc=15.3) sim_rate=22677 (inst/sec) elapsed = 0:0:09:40 / Wed May  1 12:53:28 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (334594,345172), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(334595,345172)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(239,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 680172  inst.: 13164517 (ipc=15.3) sim_rate=22658 (inst/sec) elapsed = 0:0:09:41 / Wed May  1 12:53:29 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (335019,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(335020,345172)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (335112,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(335113,345172)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (335498,345172), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(335499,345172)
GPGPU-Sim uArch: cycles simulated: 681172  inst.: 13183572 (ipc=15.3) sim_rate=22652 (inst/sec) elapsed = 0:0:09:42 / Wed May  1 12:53:30 2019
GPGPU-Sim uArch: cycles simulated: 681672  inst.: 13190682 (ipc=15.3) sim_rate=22625 (inst/sec) elapsed = 0:0:09:43 / Wed May  1 12:53:31 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (337105,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(337106,345172)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (337430,345172), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(337431,345172)
GPGPU-Sim uArch: cycles simulated: 682672  inst.: 13205571 (ipc=15.3) sim_rate=22612 (inst/sec) elapsed = 0:0:09:44 / Wed May  1 12:53:32 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (337688,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(337689,345172)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (337957,345172), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(337958,345172)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (337991,345172), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(337992,345172)
GPGPU-Sim uArch: cycles simulated: 683172  inst.: 13215615 (ipc=15.3) sim_rate=22590 (inst/sec) elapsed = 0:0:09:45 / Wed May  1 12:53:33 2019
GPGPU-Sim uArch: cycles simulated: 683672  inst.: 13225479 (ipc=15.3) sim_rate=22569 (inst/sec) elapsed = 0:0:09:46 / Wed May  1 12:53:34 2019
GPGPU-Sim uArch: cycles simulated: 684672  inst.: 13242131 (ipc=15.3) sim_rate=22558 (inst/sec) elapsed = 0:0:09:47 / Wed May  1 12:53:35 2019
GPGPU-Sim uArch: cycles simulated: 685172  inst.: 13248692 (ipc=15.3) sim_rate=22531 (inst/sec) elapsed = 0:0:09:48 / Wed May  1 12:53:36 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(186,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 685672  inst.: 13253979 (ipc=15.3) sim_rate=22502 (inst/sec) elapsed = 0:0:09:49 / Wed May  1 12:53:37 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (340560,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(340561,345172)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (341271,345172), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(341272,345172)
GPGPU-Sim uArch: cycles simulated: 686672  inst.: 13270257 (ipc=15.3) sim_rate=22491 (inst/sec) elapsed = 0:0:09:50 / Wed May  1 12:53:38 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (342170,345172), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(342171,345172)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (342466,345172), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(342467,345172)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (342720,345172), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(342721,345172)
GPGPU-Sim uArch: cycles simulated: 688172  inst.: 13296077 (ipc=15.3) sim_rate=22497 (inst/sec) elapsed = 0:0:09:51 / Wed May  1 12:53:39 2019
GPGPU-Sim uArch: cycles simulated: 689672  inst.: 13318291 (ipc=15.3) sim_rate=22497 (inst/sec) elapsed = 0:0:09:52 / Wed May  1 12:53:40 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (344705,345172), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(344706,345172)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (344974,345172), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(344975,345172)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (345163,345172), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(345164,345172)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (345339,345172), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (345525,345172), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (345702,345172), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 691172  inst.: 13342187 (ipc=15.3) sim_rate=22499 (inst/sec) elapsed = 0:0:09:53 / Wed May  1 12:53:41 2019
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(190,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (347087,345172), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 692672  inst.: 13365845 (ipc=15.3) sim_rate=22501 (inst/sec) elapsed = 0:0:09:54 / Wed May  1 12:53:42 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (347783,345172), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 694172  inst.: 13383812 (ipc=15.3) sim_rate=22493 (inst/sec) elapsed = 0:0:09:55 / Wed May  1 12:53:43 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (349846,345172), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 695172  inst.: 13394865 (ipc=15.3) sim_rate=22474 (inst/sec) elapsed = 0:0:09:56 / Wed May  1 12:53:44 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (350238,345172), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (350278,345172), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 695672  inst.: 13401802 (ipc=15.3) sim_rate=22448 (inst/sec) elapsed = 0:0:09:57 / Wed May  1 12:53:45 2019
GPGPU-Sim uArch: cycles simulated: 696172  inst.: 13408551 (ipc=15.3) sim_rate=22422 (inst/sec) elapsed = 0:0:09:58 / Wed May  1 12:53:46 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (351615,345172), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697172  inst.: 13421940 (ipc=15.3) sim_rate=22407 (inst/sec) elapsed = 0:0:09:59 / Wed May  1 12:53:47 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (352991,345172), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 698172  inst.: 13433644 (ipc=15.2) sim_rate=22389 (inst/sec) elapsed = 0:0:10:00 / Wed May  1 12:53:48 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (353067,345172), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (353154,345172), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (353207,345172), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 698672  inst.: 13439027 (ipc=15.2) sim_rate=22361 (inst/sec) elapsed = 0:0:10:01 / Wed May  1 12:53:49 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(245,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 699672  inst.: 13452338 (ipc=15.2) sim_rate=22346 (inst/sec) elapsed = 0:0:10:02 / Wed May  1 12:53:50 2019
GPGPU-Sim uArch: cycles simulated: 700172  inst.: 13458251 (ipc=15.2) sim_rate=22318 (inst/sec) elapsed = 0:0:10:03 / Wed May  1 12:53:51 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (355300,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (355424,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (355434,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (355449,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (355619,345172), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 701172  inst.: 13472610 (ipc=15.2) sim_rate=22305 (inst/sec) elapsed = 0:0:10:04 / Wed May  1 12:53:52 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (356022,345172), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (356166,345172), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (356628,345172), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (356828,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (356985,345172), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 702172  inst.: 13486794 (ipc=15.2) sim_rate=22292 (inst/sec) elapsed = 0:0:10:05 / Wed May  1 12:53:53 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (357134,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (357488,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (357835,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357964,345172), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (357992,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358038,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (358176,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (358204,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (358443,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (358491,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (359188,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (359304,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (359476,345172), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 704672  inst.: 13513627 (ipc=15.2) sim_rate=22299 (inst/sec) elapsed = 0:0:10:06 / Wed May  1 12:53:54 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (360923,345172), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 706672  inst.: 13532701 (ipc=15.2) sim_rate=22294 (inst/sec) elapsed = 0:0:10:07 / Wed May  1 12:53:55 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (361974,345172), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(251,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (362293,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (362358,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (362568,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (362688,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (362770,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (362800,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (363044,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (363150,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (363385,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (363410,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (363481,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (364066,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (364430,345172), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 709672  inst.: 13561640 (ipc=15.1) sim_rate=22305 (inst/sec) elapsed = 0:0:10:08 / Wed May  1 12:53:56 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (364707,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (364767,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (364769,345172), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (364983,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (365061,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (365140,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (365182,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (365295,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (365317,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (365328,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (365474,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (365489,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (365631,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (365663,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (365694,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (365718,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (365765,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (365770,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (365868,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (365969,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (366721,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (366750,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (366759,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (366839,345172), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (366883,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (366891,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (366937,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (366948,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366965,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (367048,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (367325,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (367384,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (367517,345172), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (367569,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (367754,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (367763,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (367936,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (368098,345172), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (368459,345172), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 368460
gpu_sim_insn = 5529356
gpu_ipc =      15.0067
gpu_tot_sim_cycle = 713632
gpu_tot_sim_insn = 13580730
gpu_tot_ipc =      19.0304
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1826632
gpu_stall_icnt2sh    = 4454920
gpu_total_sim_rate=22336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 793651
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 74276, Miss = 62340, Miss_rate = 0.839, Pending_hits = 4217, Reservation_fails = 554747
	L1D_cache_core[1]: Access = 78457, Miss = 65856, Miss_rate = 0.839, Pending_hits = 4280, Reservation_fails = 575882
	L1D_cache_core[2]: Access = 78163, Miss = 65596, Miss_rate = 0.839, Pending_hits = 4514, Reservation_fails = 574464
	L1D_cache_core[3]: Access = 76665, Miss = 64580, Miss_rate = 0.842, Pending_hits = 4442, Reservation_fails = 568114
	L1D_cache_core[4]: Access = 77987, Miss = 65765, Miss_rate = 0.843, Pending_hits = 4457, Reservation_fails = 575531
	L1D_cache_core[5]: Access = 80674, Miss = 68373, Miss_rate = 0.848, Pending_hits = 4702, Reservation_fails = 579473
	L1D_cache_core[6]: Access = 75955, Miss = 64190, Miss_rate = 0.845, Pending_hits = 4360, Reservation_fails = 563156
	L1D_cache_core[7]: Access = 77894, Miss = 65408, Miss_rate = 0.840, Pending_hits = 4528, Reservation_fails = 574561
	L1D_cache_core[8]: Access = 78352, Miss = 65885, Miss_rate = 0.841, Pending_hits = 4384, Reservation_fails = 574541
	L1D_cache_core[9]: Access = 79270, Miss = 67094, Miss_rate = 0.846, Pending_hits = 4509, Reservation_fails = 582509
	L1D_cache_core[10]: Access = 79599, Miss = 67024, Miss_rate = 0.842, Pending_hits = 4546, Reservation_fails = 578237
	L1D_cache_core[11]: Access = 78115, Miss = 65747, Miss_rate = 0.842, Pending_hits = 4537, Reservation_fails = 574195
	L1D_cache_core[12]: Access = 75371, Miss = 63040, Miss_rate = 0.836, Pending_hits = 4229, Reservation_fails = 564712
	L1D_cache_core[13]: Access = 75773, Miss = 63775, Miss_rate = 0.842, Pending_hits = 4330, Reservation_fails = 557402
	L1D_cache_core[14]: Access = 76428, Miss = 64343, Miss_rate = 0.842, Pending_hits = 4311, Reservation_fails = 568271
	L1D_total_cache_accesses = 1162979
	L1D_total_cache_misses = 979016
	L1D_total_cache_miss_rate = 0.8418
	L1D_total_cache_pending_hits = 66346
	L1D_total_cache_reservation_fails = 8565795
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 117993
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6140545
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117513
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2425250
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 792650
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2565, 2037, 2335, 2106, 1987, 2207, 2043, 2298, 2172, 2567, 2081, 2550, 2031, 2456, 2189, 2283, 2058, 1933, 2221, 2363, 2098, 2062, 2313, 2024, 2030, 1990, 2401, 1728, 2070, 1772, 2041, 2195, 1861, 1457, 2003, 1489, 1902, 1959, 1605, 1720, 1289, 1554, 1273, 1204, 1941, 1476, 1306, 1317, 
gpgpu_n_tot_thrd_icount = 47004416
gpgpu_n_tot_w_icount = 1468888
gpgpu_n_stall_shd_mem = 9368371
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 572939
gpgpu_n_mem_write_global = 408640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1821344
gpgpu_n_store_insn = 664868
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1333369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9364960
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15593932	W0_Idle:812661	W0_Scoreboard:2753721	W1:354942	W2:166424	W3:109542	W4:77519	W5:59979	W6:53020	W7:48901	W8:44077	W9:40571	W10:37286	W11:35006	W12:31134	W13:26655	W14:22866	W15:18636	W16:17455	W17:14617	W18:14074	W19:12561	W20:10869	W21:13470	W22:13536	W23:13443	W24:13564	W25:11657	W26:8710	W27:7204	W28:4170	W29:1969	W30:607	W31:104	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4583512 {8:572939,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16364480 {40:408384,72:89,136:167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77919704 {136:572939,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3269120 {8:408640,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 288 
maxdqlatency = 0 
maxmflatency = 1256 
averagemflatency = 396 
max_icnt2mem_latency = 896 
max_icnt2sh_latency = 713177 
mrq_lat_table:26190 	3787 	718 	1253 	2164 	426 	288 	141 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119080 	686630 	175843 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65804 	27469 	74886 	310868 	240903 	258014 	3710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33539 	268126 	254378 	16759 	151 	1 	0 	2 	9 	35 	912 	9245 	18736 	44419 	100221 	167920 	67141 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	1348 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        31        32        32        32        32        32        32        32        32        31        32        32        32        32        32 
dram[1]:        30        32        32        32        32        32        32        32        32        29        31        32        32        32        32        32 
dram[2]:        31        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        30        31        31        32        32        32        32        32        32        32        32        32        32        32        30        28 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        34        32        31        30        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     85530     86091    123771    123154    128541    127910    153818    156322    111273    110329    104970    104127     96127    100434     95000     95497 
dram[1]:     99958     99683    122259    122140    128679    128196    104007    101277    105395    137315    107197    108897     79297     96363     85897     92391 
dram[2]:     83270     86006    115754    116571    127792    128095    143831    148154    143076    171192    102666    102844     83455     98347    135660    146518 
dram[3]:    103073    135377    115804    116455    128172    127875    100973    101263    100631    104826    102725     96050     96591     97628     61407     71249 
dram[4]:    113718    110540    115058    115687    128133    146917    116034    122538    154084    116998    101536    101157    108028     93144    106993     91721 
dram[5]:    145665    149381    115303    116028    146289    147057    108428    107286    108680    103363    101375    103385     97034     99075    141307    132154 
average row accesses per activate:
dram[0]:  8.095238  6.673077  6.648148  6.033333  8.340425  6.736842  5.944445  5.901409  7.133333  6.159420  6.071429  5.758621  7.261905  6.180000 10.892858  9.147058 
dram[1]:  7.909091  9.972222  7.260000  5.950819  6.031250  5.102564  7.888889  6.235294  6.197183  6.857143  7.888889  6.666667  6.717391  5.961538  7.750000  9.205882 
dram[2]:  7.866667  7.333333  6.084746  6.350877  7.780000  7.745098 10.625000 10.450000  6.515152  5.904109  5.619048  5.866667  6.782609  6.408163  9.875000  7.700000 
dram[3]:  5.847457  6.178571  8.634147  9.916667  7.851064  7.283019  8.673470  8.914893  6.857143  5.531646  4.876712  5.816667  8.676471  6.204082  7.279070  6.244898 
dram[4]: 10.470589  8.044444  8.634147  5.400000  6.836364  9.921053  6.983606  9.785714 11.459459 10.897436  7.058824  8.119047  6.521739  6.122449  9.812500  9.058824 
dram[5]:  5.966102  5.102941  5.553846  5.687500  6.466667  6.169231  9.613636 11.729730  6.590909  5.455696  6.788462  6.181818  6.446808  6.291667  7.333333  7.113636 
average row locality = 34968/4972 = 7.032985
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       308       313       327       327       352       344       396       385       395       392       326       324       305       309       305       311 
dram[1]:       314       325       326       327       346       355       392       389       405       400       343       329       309       310       310       313 
dram[2]:       317       317       327       327       349       355       392       385       397       399       342       342       312       313       316       308 
dram[3]:       309       314       319       323       331       347       392       386       400       405       344       339       295       304       313       306 
dram[4]:       324       330       320       317       342       344       392       377       391       393       349       331       300       300       314       308 
dram[5]:       318       315       328       328       352       361       389       400       402       399       342       330       303       302       308       313 
total reads: 32759
bank skew: 405/295 = 1.37
chip skew: 5498/5419 = 1.01
number of total write accesses:
dram[0]:        32        34        32        35        40        40        32        34        33        33        14        10         0         0         0         0 
dram[1]:        34        34        37        36        40        43        34        35        35        32        12        11         0         0         0         0 
dram[2]:        37        35        32        35        40        40        33        33        33        32        12        10         0         1         0         0 
dram[3]:        36        32        35        34        38        39        33        33        32        32        12        10         0         0         0         0 
dram[4]:        32        32        34        34        34        33        34        34        33        32        11        10         0         0         0         0 
dram[5]:        34        32        33        36        36        40        34        34        33        32        11        10         0         0         0         0 
total reads: 2209
min_bank_accesses = 0!
chip skew: 383/353 = 1.08
average mf latency per bank:
dram[0]:       5708      5558      6039      6051      5714      5707      5511      5440      4963      5062     11674     12173     20404     19826     27750     26828
dram[1]:       5676      5625      6119      6287      6049      6062      5697      5855      5177      5342     11312     12728     20108     21000     28050     28760
dram[2]:       5624      5572      6049      6093      5971      5847      5473      5596      5224      5252     11388     12356     19883     20874     26464     28505
dram[3]:       5783      5556      5981      6135      6041      5854      5498      5720      5017      4980     11245     11852     20667     21005     26867     28238
dram[4]:       7073      5457      7924      6201      8087      6160      7325      5595      6950      4990     70594     12501     27515     21750     36112     28143
dram[5]:       5473      5765      5880      6176      5579      5742      5087      5408      4735      5173     11520     12524     19968     21523     26594     27754
maximum mf latency per bank:
dram[0]:        899       934       810       865       973       868      1027       848       950       906       944       875       832       858      1022       864
dram[1]:        944       914       921       905       871       891       903       915       904       918       857       865       978       902       933      1015
dram[2]:        819       875       814       963       955       896       899       836      1215       922       856       947       881       942       925       911
dram[3]:        859       898       906       855      1002       924       944       920      1033      1040       920       984       973       955      1047       932
dram[4]:       1093      1001      1072       998      1108       991      1037       962      1083      1003      1073       906      1256       936      1033      1003
dram[5]:        907       979       859       931       833       999       857       902       927       953       884      1039       907       906       943      1075

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941990 n_nop=929076 n_act=852 n_pre=836 n_req=5788 n_rd=10838 n_write=388 bw_util=0.02383
n_activity=82362 dram_eff=0.2726
bk0: 616a 939038i bk1: 626a 938744i bk2: 654a 938702i bk3: 654a 938330i bk4: 704a 938497i bk5: 688a 938198i bk6: 792a 937444i bk7: 770a 937391i bk8: 790a 938005i bk9: 784a 937768i bk10: 652a 938487i bk11: 648a 938309i bk12: 610a 938984i bk13: 618a 938494i bk14: 610a 939277i bk15: 622a 939091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0412266
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941990 n_nop=928895 n_act=857 n_pre=841 n_req=5876 n_rd=10986 n_write=411 bw_util=0.0242
n_activity=85143 dram_eff=0.2677
bk0: 628a 938912i bk1: 650a 939059i bk2: 652a 938718i bk3: 654a 938561i bk4: 692a 938137i bk5: 710a 937735i bk6: 784a 937939i bk7: 778a 937557i bk8: 810a 937750i bk9: 800a 938036i bk10: 686a 938880i bk11: 658a 938790i bk12: 618a 939153i bk13: 620a 938829i bk14: 620a 939220i bk15: 626a 939256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.020617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941990 n_nop=928978 n_act=819 n_pre=803 n_req=5871 n_rd=10996 n_write=394 bw_util=0.02418
n_activity=82310 dram_eff=0.2768
bk0: 634a 938893i bk1: 634a 938875i bk2: 654a 938324i bk3: 654a 938513i bk4: 698a 938446i bk5: 710a 938227i bk6: 784a 938165i bk7: 770a 937952i bk8: 794a 937974i bk9: 798a 937644i bk10: 684a 938347i bk11: 684a 938314i bk12: 624a 938780i bk13: 626a 938636i bk14: 632a 939043i bk15: 616a 938850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0410652
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941990 n_nop=929094 n_act=838 n_pre=822 n_req=5793 n_rd=10854 n_write=382 bw_util=0.02386
n_activity=84002 dram_eff=0.2675
bk0: 618a 938472i bk1: 628a 938484i bk2: 638a 938972i bk3: 646a 939044i bk4: 662a 938636i bk5: 694a 938376i bk6: 784a 938181i bk7: 772a 938250i bk8: 800a 937987i bk9: 810a 937591i bk10: 688a 938245i bk11: 678a 938525i bk12: 590a 939538i bk13: 608a 939004i bk14: 626a 939217i bk15: 612a 939242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0184811
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941990 n_nop=929362 n_act=711 n_pre=695 n_req=5785 n_rd=10864 n_write=358 bw_util=0.02383
n_activity=82304 dram_eff=0.2727
bk0: 648a 939230i bk1: 660a 938781i bk2: 640a 939059i bk3: 634a 938408i bk4: 684a 938557i bk5: 688a 938656i bk6: 784a 937946i bk7: 754a 938062i bk8: 782a 938654i bk9: 786a 938556i bk10: 698a 938687i bk11: 662a 938738i bk12: 600a 938720i bk13: 600a 938299i bk14: 628a 938929i bk15: 616a 938861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0433412
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941990 n_nop=928852 n_act=895 n_pre=879 n_req=5855 n_rd=10980 n_write=384 bw_util=0.02413
n_activity=84996 dram_eff=0.2674
bk0: 636a 938486i bk1: 630a 938134i bk2: 656a 938278i bk3: 656a 938290i bk4: 704a 938182i bk5: 722a 937926i bk6: 778a 938206i bk7: 800a 938296i bk8: 804a 938041i bk9: 798a 937623i bk10: 684a 938796i bk11: 660a 938600i bk12: 606a 939020i bk13: 604a 938876i bk14: 616a 939274i bk15: 626a 939060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0242126

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77726, Miss = 2714, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 230
L2_cache_bank[1]: Access = 78442, Miss = 2705, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 296
L2_cache_bank[2]: Access = 77884, Miss = 2745, Miss_rate = 0.035, Pending_hits = 11, Reservation_fails = 115
L2_cache_bank[3]: Access = 79252, Miss = 2748, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 77696, Miss = 2752, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 78923, Miss = 2746, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 463
L2_cache_bank[6]: Access = 78184, Miss = 2703, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 78713, Miss = 2724, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 117978, Miss = 2732, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 294
L2_cache_bank[9]: Access = 79174, Miss = 2700, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 470
L2_cache_bank[10]: Access = 78361, Miss = 2742, Miss_rate = 0.035, Pending_hits = 10, Reservation_fails = 6
L2_cache_bank[11]: Access = 79321, Miss = 2748, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 981654
L2_total_cache_misses = 32759
L2_total_cache_miss_rate = 0.0334
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 1874
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 542225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1532
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406539
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2060
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=3273680
icnt_total_pkts_simt_to_mem=1390884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.031
	minimum = 6
	maximum = 766
Network latency average = 40.2806
	minimum = 6
	maximum = 554
Slowest packet = 928366
Flit latency average = 27.5778
	minimum = 6
	maximum = 553
Slowest flit = 3823613
Fragmentation average = 0.100216
	minimum = 0
	maximum = 392
Injected packet rate average = 0.105112
	minimum = 0.0928242 (at node 12)
	maximum = 0.15691 (at node 23)
Accepted packet rate average = 0.105112
	minimum = 0.0928242 (at node 12)
	maximum = 0.15691 (at node 23)
Injected flit rate average = 0.261692
	minimum = 0.124619 (at node 12)
	maximum = 0.46205 (at node 23)
Accepted flit rate average= 0.261692
	minimum = 0.149251 (at node 25)
	maximum = 0.352312 (at node 13)
Injected packet length average = 2.48965
Accepted packet length average = 2.48965
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.522 (6 samples)
	minimum = 6 (6 samples)
	maximum = 336 (6 samples)
Network latency average = 23.3704 (6 samples)
	minimum = 6 (6 samples)
	maximum = 269.167 (6 samples)
Flit latency average = 17.9554 (6 samples)
	minimum = 6 (6 samples)
	maximum = 266.833 (6 samples)
Fragmentation average = 0.0426612 (6 samples)
	minimum = 0 (6 samples)
	maximum = 159.667 (6 samples)
Injected packet rate average = 0.0532884 (6 samples)
	minimum = 0.039763 (6 samples)
	maximum = 0.109696 (6 samples)
Accepted packet rate average = 0.0532884 (6 samples)
	minimum = 0.039763 (6 samples)
	maximum = 0.109696 (6 samples)
Injected flit rate average = 0.123315 (6 samples)
	minimum = 0.0570575 (6 samples)
	maximum = 0.242107 (6 samples)
Accepted flit rate average = 0.123315 (6 samples)
	minimum = 0.0745258 (6 samples)
	maximum = 0.217542 (6 samples)
Injected packet size average = 2.31411 (6 samples)
Accepted packet size average = 2.31411 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 8 sec (608 sec)
gpgpu_simulation_rate = 22336 (inst/sec)
gpgpu_simulation_rate = 1173 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,713632)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,713632)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,713632)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,713632)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,713632)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,713632)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,713632)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(43,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(31,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(83,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 714132  inst.: 13886273 (ipc=611.1) sim_rate=22727 (inst/sec) elapsed = 0:0:10:11 / Wed May  1 12:53:59 2019
GPGPU-Sim uArch: cycles simulated: 714632  inst.: 13902749 (ipc=322.0) sim_rate=22716 (inst/sec) elapsed = 0:0:10:12 / Wed May  1 12:54:00 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(15,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 715132  inst.: 13912528 (ipc=221.2) sim_rate=22695 (inst/sec) elapsed = 0:0:10:13 / Wed May  1 12:54:01 2019
GPGPU-Sim uArch: cycles simulated: 715632  inst.: 13918091 (ipc=168.7) sim_rate=22667 (inst/sec) elapsed = 0:0:10:14 / Wed May  1 12:54:02 2019
GPGPU-Sim uArch: cycles simulated: 716632  inst.: 13926257 (ipc=115.2) sim_rate=22644 (inst/sec) elapsed = 0:0:10:15 / Wed May  1 12:54:03 2019
GPGPU-Sim uArch: cycles simulated: 717132  inst.: 13931855 (ipc=100.3) sim_rate=22616 (inst/sec) elapsed = 0:0:10:16 / Wed May  1 12:54:04 2019
GPGPU-Sim uArch: cycles simulated: 717632  inst.: 13937149 (ipc=89.1) sim_rate=22588 (inst/sec) elapsed = 0:0:10:17 / Wed May  1 12:54:05 2019
GPGPU-Sim uArch: cycles simulated: 718632  inst.: 13949230 (ipc=73.7) sim_rate=22571 (inst/sec) elapsed = 0:0:10:18 / Wed May  1 12:54:06 2019
GPGPU-Sim uArch: cycles simulated: 720632  inst.: 13972193 (ipc=55.9) sim_rate=22572 (inst/sec) elapsed = 0:0:10:19 / Wed May  1 12:54:07 2019
GPGPU-Sim uArch: cycles simulated: 722132  inst.: 13989271 (ipc=48.1) sim_rate=22563 (inst/sec) elapsed = 0:0:10:20 / Wed May  1 12:54:08 2019
GPGPU-Sim uArch: cycles simulated: 723632  inst.: 14006931 (ipc=42.6) sim_rate=22555 (inst/sec) elapsed = 0:0:10:21 / Wed May  1 12:54:09 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(15,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11686,713632), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11687,713632)
GPGPU-Sim uArch: cycles simulated: 725632  inst.: 14034995 (ipc=37.9) sim_rate=22564 (inst/sec) elapsed = 0:0:10:22 / Wed May  1 12:54:10 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12307,713632), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12308,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12986,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12987,713632)
GPGPU-Sim uArch: cycles simulated: 726632  inst.: 14052325 (ipc=36.3) sim_rate=22555 (inst/sec) elapsed = 0:0:10:23 / Wed May  1 12:54:11 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13390,713632), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13391,713632)
GPGPU-Sim uArch: cycles simulated: 727132  inst.: 14061980 (ipc=35.6) sim_rate=22535 (inst/sec) elapsed = 0:0:10:24 / Wed May  1 12:54:12 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13527,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13528,713632)
GPGPU-Sim uArch: cycles simulated: 728132  inst.: 14079082 (ipc=34.4) sim_rate=22526 (inst/sec) elapsed = 0:0:10:25 / Wed May  1 12:54:13 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14919,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14920,713632)
GPGPU-Sim uArch: cycles simulated: 728632  inst.: 14087854 (ipc=33.8) sim_rate=22504 (inst/sec) elapsed = 0:0:10:26 / Wed May  1 12:54:14 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15226,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15227,713632)
GPGPU-Sim uArch: cycles simulated: 729132  inst.: 14095493 (ipc=33.2) sim_rate=22480 (inst/sec) elapsed = 0:0:10:27 / Wed May  1 12:54:15 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15637,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15638,713632)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15779,713632), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15780,713632)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(64,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16047,713632), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16048,713632)
GPGPU-Sim uArch: cycles simulated: 730132  inst.: 14115178 (ipc=32.4) sim_rate=22476 (inst/sec) elapsed = 0:0:10:28 / Wed May  1 12:54:16 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16600,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16601,713632)
GPGPU-Sim uArch: cycles simulated: 730632  inst.: 14124579 (ipc=32.0) sim_rate=22455 (inst/sec) elapsed = 0:0:10:29 / Wed May  1 12:54:17 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17136,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17137,713632)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17289,713632), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17290,713632)
GPGPU-Sim uArch: cycles simulated: 731132  inst.: 14135270 (ipc=31.7) sim_rate=22436 (inst/sec) elapsed = 0:0:10:30 / Wed May  1 12:54:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17569,713632), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17570,713632)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17662,713632), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17663,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17754,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17755,713632)
GPGPU-Sim uArch: cycles simulated: 731632  inst.: 14146657 (ipc=31.4) sim_rate=22419 (inst/sec) elapsed = 0:0:10:31 / Wed May  1 12:54:19 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18144,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18145,713632)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18553,713632), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18554,713632)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19230,713632), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19231,713632)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19332,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19333,713632)
GPGPU-Sim uArch: cycles simulated: 733132  inst.: 14177013 (ipc=30.6) sim_rate=22431 (inst/sec) elapsed = 0:0:10:32 / Wed May  1 12:54:20 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19527,713632), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19528,713632)
GPGPU-Sim uArch: cycles simulated: 734132  inst.: 14194182 (ipc=29.9) sim_rate=22423 (inst/sec) elapsed = 0:0:10:33 / Wed May  1 12:54:21 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20680,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20681,713632)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(35,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21612,713632), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21613,713632)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21676,713632), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21677,713632)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21712,713632), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21713,713632)
GPGPU-Sim uArch: cycles simulated: 735632  inst.: 14224904 (ipc=29.3) sim_rate=22436 (inst/sec) elapsed = 0:0:10:34 / Wed May  1 12:54:22 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22043,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22044,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22096,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22097,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22256,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22257,713632)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23428,713632), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23429,713632)
GPGPU-Sim uArch: cycles simulated: 737632  inst.: 14266116 (ipc=28.6) sim_rate=22466 (inst/sec) elapsed = 0:0:10:35 / Wed May  1 12:54:23 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24028,713632), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(24029,713632)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24062,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24063,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24221,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(24222,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24317,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(24318,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24462,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24463,713632)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24626,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24627,713632)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(124,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24806,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24807,713632)
GPGPU-Sim uArch: cycles simulated: 739132  inst.: 14315860 (ipc=28.8) sim_rate=22509 (inst/sec) elapsed = 0:0:10:36 / Wed May  1 12:54:24 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25616,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(25617,713632)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26237,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26238,713632)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26291,713632), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(26292,713632)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (26453,713632), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(26454,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26609,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26610,713632)
GPGPU-Sim uArch: cycles simulated: 740632  inst.: 14358691 (ipc=28.8) sim_rate=22541 (inst/sec) elapsed = 0:0:10:37 / Wed May  1 12:54:25 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (27139,713632), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(27140,713632)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27293,713632), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27294,713632)
GPGPU-Sim uArch: cycles simulated: 741132  inst.: 14373848 (ipc=28.8) sim_rate=22529 (inst/sec) elapsed = 0:0:10:38 / Wed May  1 12:54:26 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27586,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(27587,713632)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27639,713632), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(27640,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (27728,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(27729,713632)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (27860,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(27861,713632)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(129,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 741632  inst.: 14393261 (ipc=29.0) sim_rate=22524 (inst/sec) elapsed = 0:0:10:39 / Wed May  1 12:54:27 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28624,713632), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28625,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28648,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28649,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (28695,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(28696,713632)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (28818,713632), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(28819,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28944,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(28945,713632)
GPGPU-Sim uArch: cycles simulated: 742632  inst.: 14422462 (ipc=29.0) sim_rate=22535 (inst/sec) elapsed = 0:0:10:40 / Wed May  1 12:54:28 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29030,713632), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29031,713632)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (29127,713632), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(29128,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (29153,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(29154,713632)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (29380,713632), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(29381,713632)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29408,713632), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29409,713632)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29430,713632), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29431,713632)
GPGPU-Sim uArch: cycles simulated: 743132  inst.: 14444967 (ipc=29.3) sim_rate=22535 (inst/sec) elapsed = 0:0:10:41 / Wed May  1 12:54:29 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (29740,713632), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(29741,713632)
GPGPU-Sim uArch: cycles simulated: 743632  inst.: 14464034 (ipc=29.4) sim_rate=22529 (inst/sec) elapsed = 0:0:10:42 / Wed May  1 12:54:30 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30002,713632), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30003,713632)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30091,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30092,713632)
GPGPU-Sim uArch: cycles simulated: 744132  inst.: 14477988 (ipc=29.4) sim_rate=22516 (inst/sec) elapsed = 0:0:10:43 / Wed May  1 12:54:31 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30581,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30582,713632)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(151,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30939,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30940,713632)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (31207,713632), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(31208,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31340,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(31341,713632)
GPGPU-Sim uArch: cycles simulated: 745132  inst.: 14508105 (ipc=29.4) sim_rate=22528 (inst/sec) elapsed = 0:0:10:44 / Wed May  1 12:54:32 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31675,713632), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(31676,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31797,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31798,713632)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31874,713632), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(31875,713632)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (31927,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(31928,713632)
GPGPU-Sim uArch: cycles simulated: 745632  inst.: 14525588 (ipc=29.5) sim_rate=22520 (inst/sec) elapsed = 0:0:10:45 / Wed May  1 12:54:33 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (32028,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(32029,713632)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (32047,713632), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(32048,713632)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32103,713632), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(32104,713632)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32462,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(32463,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32853,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(32854,713632)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (32862,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(32863,713632)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32961,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32962,713632)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32971,713632), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32972,713632)
GPGPU-Sim uArch: cycles simulated: 746632  inst.: 14564571 (ipc=29.8) sim_rate=22545 (inst/sec) elapsed = 0:0:10:46 / Wed May  1 12:54:34 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33008,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33009,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (33154,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(33155,713632)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(136,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (33280,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(33281,713632)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33351,713632), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33352,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33421,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33422,713632)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33426,713632), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33427,713632)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33627,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33628,713632)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33681,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(33682,713632)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33744,713632), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33745,713632)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33862,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33863,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (33898,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(33899,713632)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (33934,713632), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(33935,713632)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33969,713632), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33970,713632)
GPGPU-Sim uArch: cycles simulated: 747632  inst.: 14621794 (ipc=30.6) sim_rate=22599 (inst/sec) elapsed = 0:0:10:47 / Wed May  1 12:54:35 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34021,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34022,713632)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (34057,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(34058,713632)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34083,713632), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34084,713632)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34313,713632), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34314,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34391,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34392,713632)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (34421,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(34422,713632)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34480,713632), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34481,713632)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34558,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34559,713632)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34625,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34626,713632)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (34694,713632), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(34695,713632)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(189,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34791,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34792,713632)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (34922,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(34923,713632)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34938,713632), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(34939,713632)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35040,713632), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35041,713632)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (35084,713632), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(35085,713632)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35102,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35103,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35134,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35135,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35141,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35142,713632)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35148,713632), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35149,713632)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35206,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35207,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35220,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35221,713632)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (35244,713632), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(35245,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (35293,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(35294,713632)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35379,713632), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35380,713632)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35391,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35392,713632)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35423,713632), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(35424,713632)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (35445,713632), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(35446,713632)
GPGPU-Sim uArch: cycles simulated: 749132  inst.: 14735110 (ipc=32.5) sim_rate=22739 (inst/sec) elapsed = 0:0:10:48 / Wed May  1 12:54:36 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35717,713632), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35718,713632)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35737,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35738,713632)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35863,713632), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35864,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35878,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35879,713632)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35905,713632), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35906,713632)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35907,713632), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35908,713632)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(209,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35998,713632), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35999,713632)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36085,713632), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(36086,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36220,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36221,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36257,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36258,713632)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36271,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36272,713632)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36298,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36299,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36347,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36348,713632)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (36409,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(36410,713632)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36427,713632), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36428,713632)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36637,713632), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36638,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36648,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36649,713632)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (36691,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(36692,713632)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36735,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36736,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36762,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36763,713632)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (36805,713632), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(36806,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36899,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36900,713632)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36950,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36951,713632)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36959,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36959,713632), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36960,713632)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36960,713632)
GPGPU-Sim uArch: cycles simulated: 750632  inst.: 14843946 (ipc=34.1) sim_rate=22872 (inst/sec) elapsed = 0:0:10:49 / Wed May  1 12:54:37 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (37012,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(37013,713632)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37019,713632), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37020,713632)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37063,713632), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37064,713632)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37094,713632), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37095,713632)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(232,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37103,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37104,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37117,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37118,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (37174,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(37175,713632)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (37244,713632), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(37245,713632)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37250,713632), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37251,713632)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37264,713632), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37265,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (37333,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(37334,713632)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37334,713632), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37335,713632)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (37426,713632), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(37427,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37431,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37432,713632)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37453,713632), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37454,713632)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37524,713632), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37525,713632)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37538,713632), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37539,713632)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37551,713632), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37552,713632)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37559,713632), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(37560,713632)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37562,713632), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37563,713632)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37587,713632), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37588,713632)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37654,713632), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37655,713632)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37661,713632), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37662,713632)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (37663,713632), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(37664,713632)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37694,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37699,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37775,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37779,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37821,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37874,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37881,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37895,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37945,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37958,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (37959,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37983,713632), 4 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(215,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38015,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38029,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38051,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38078,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (38082,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38091,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38110,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38160,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38168,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38177,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38202,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38224,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38224,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38231,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38296,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38302,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38320,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38360,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38365,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38428,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38481,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38490,713632), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 752132  inst.: 14960725 (ipc=35.8) sim_rate=23016 (inst/sec) elapsed = 0:0:10:50 / Wed May  1 12:54:38 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38534,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38545,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38563,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38572,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38632,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38669,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38712,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (38724,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38744,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38795,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38826,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (38843,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38855,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38867,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38915,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38917,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38944,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38944,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38946,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38966,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38980,713632), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38991,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39003,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39017,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39084,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39085,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39095,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39137,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39169,713632), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39183,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39190,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39202,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39217,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39313,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39327,713632), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39340,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39342,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39344,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39359,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39384,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39428,713632), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39436,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39436,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39443,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39449,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39490,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39576,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39625,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39654,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39750,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39845,713632), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40042,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40078,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40092,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40162,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40239,713632), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 40240
gpu_sim_insn = 1386778
gpu_ipc =      34.4627
gpu_tot_sim_cycle = 753872
gpu_tot_sim_insn = 14967508
gpu_tot_ipc =      19.8542
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1959860
gpu_stall_icnt2sh    = 4774180
gpu_total_sim_rate=23026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 901452
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 78755, Miss = 65610, Miss_rate = 0.833, Pending_hits = 4404, Reservation_fails = 583545
	L1D_cache_core[1]: Access = 82955, Miss = 69121, Miss_rate = 0.833, Pending_hits = 4471, Reservation_fails = 604037
	L1D_cache_core[2]: Access = 82801, Miss = 68939, Miss_rate = 0.833, Pending_hits = 4723, Reservation_fails = 601387
	L1D_cache_core[3]: Access = 81357, Miss = 67919, Miss_rate = 0.835, Pending_hits = 4625, Reservation_fails = 598206
	L1D_cache_core[4]: Access = 82821, Miss = 69098, Miss_rate = 0.834, Pending_hits = 4649, Reservation_fails = 602099
	L1D_cache_core[5]: Access = 85278, Miss = 71777, Miss_rate = 0.842, Pending_hits = 4916, Reservation_fails = 607974
	L1D_cache_core[6]: Access = 80628, Miss = 67424, Miss_rate = 0.836, Pending_hits = 4586, Reservation_fails = 587370
	L1D_cache_core[7]: Access = 82396, Miss = 68691, Miss_rate = 0.834, Pending_hits = 4715, Reservation_fails = 603705
	L1D_cache_core[8]: Access = 83065, Miss = 69344, Miss_rate = 0.835, Pending_hits = 4595, Reservation_fails = 603859
	L1D_cache_core[9]: Access = 83777, Miss = 70366, Miss_rate = 0.840, Pending_hits = 4724, Reservation_fails = 611398
	L1D_cache_core[10]: Access = 84041, Miss = 70167, Miss_rate = 0.835, Pending_hits = 4738, Reservation_fails = 604798
	L1D_cache_core[11]: Access = 82827, Miss = 69091, Miss_rate = 0.834, Pending_hits = 4731, Reservation_fails = 603060
	L1D_cache_core[12]: Access = 79959, Miss = 66247, Miss_rate = 0.829, Pending_hits = 4430, Reservation_fails = 591162
	L1D_cache_core[13]: Access = 80499, Miss = 67005, Miss_rate = 0.832, Pending_hits = 4578, Reservation_fails = 579639
	L1D_cache_core[14]: Access = 81273, Miss = 67693, Miss_rate = 0.833, Pending_hits = 4536, Reservation_fails = 595051
	L1D_total_cache_accesses = 1232432
	L1D_total_cache_misses = 1028492
	L1D_total_cache_miss_rate = 0.8345
	L1D_total_cache_pending_hits = 69421
	L1D_total_cache_reservation_fails = 8977290
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 127527
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6545400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 127047
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2431890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 900451
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2843, 2348, 2497, 2345, 2187, 2366, 2299, 2619, 2308, 2885, 2315, 2815, 2324, 2671, 2471, 2532, 2336, 2115, 2353, 2640, 2191, 2406, 2535, 2307, 2313, 2344, 2634, 1923, 2331, 1887, 2123, 2461, 1965, 1707, 2181, 1766, 2146, 2140, 1764, 1835, 1454, 1691, 1561, 1352, 2095, 1613, 1616, 1572, 
gpgpu_n_tot_thrd_icount = 52862304
gpgpu_n_tot_w_icount = 1651947
gpgpu_n_stall_shd_mem = 9817421
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618596
gpgpu_n_mem_write_global = 413081
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966482
gpgpu_n_store_insn = 679002
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9814010
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16287447	W0_Idle:825007	W0_Scoreboard:3053953	W1:417157	W2:194691	W3:124729	W4:88979	W5:69446	W6:60504	W7:54555	W8:47328	W9:43158	W10:38549	W11:35902	W12:31912	W13:27236	W14:23203	W15:19157	W16:17978	W17:14845	W18:14463	W19:12794	W20:11263	W21:13719	W22:13692	W23:13495	W24:13597	W25:11728	W26:8773	W27:7204	W28:4170	W29:1969	W30:607	W31:104	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4948768 {8:618596,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16542120 {40:412825,72:89,136:167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84129056 {136:618596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304648 {8:413081,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 394 
maxdqlatency = 0 
maxmflatency = 1256 
averagemflatency = 394 
max_icnt2mem_latency = 896 
max_icnt2sh_latency = 751736 
mrq_lat_table:31325 	4207 	922 	1518 	2759 	637 	444 	252 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131860 	717089 	182701 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83794 	30950 	79935 	320118 	251131 	262058 	3766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35641 	294723 	270929 	17166 	151 	1 	0 	2 	9 	35 	912 	9245 	18736 	44419 	100221 	167920 	71582 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	1419 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        31        32        32        32        32        32        32        32        32        31        32        32        32        32        32 
dram[1]:        30        32        32        32        32        32        32        32        32        29        31        32        32        32        32        32 
dram[2]:        31        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        31        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        34        32        31        30        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     85530     86091    123771    123154    128541    127910    153818    156322    111273    110329    104970    104127     96127    100434     95000     95497 
dram[1]:     99958     99683    122259    122140    128679    128196    104007    101277    105395    137315    107197    108897     79297     96363     85897     92391 
dram[2]:     83270     86006    115754    116571    127792    128095    143831    148154    143076    171192    102666    102844     83455     98347    135660    146518 
dram[3]:    103073    135377    115804    116455    128172    127875    100973    101263    100631    104826    102725     96050     96591     97628     61407     71249 
dram[4]:    113718    110540    115058    115687    128133    146917    116034    122538    154084    116998    101536    101157    108028     93144    106993     91721 
dram[5]:    145665    149381    115303    116028    146289    147057    108428    107286    108680    103363    101375    103385     97034     99075    141307    132154 
average row accesses per activate:
dram[0]:  7.327273  6.333333  5.460526  5.643836  6.131579  6.219178  4.834862  5.202020  6.944445  6.185185  5.423077  4.845238  5.787879  4.790123  8.000000  7.958333 
dram[1]:  7.192983  7.620690  6.596774  5.608108  5.397590  4.196429  6.144578  5.278350  5.633333  6.271605  7.586207  6.698413  5.038462  5.310811  7.113207  7.560000 
dram[2]:  6.870968  6.380952  5.873240  5.942029  5.493976  6.038462  7.738461  7.342857  5.976191  6.112500  4.684783  5.117647  6.000000  5.438356  7.557693  6.362069 
dram[3]:  5.722222  5.389610  6.983051  8.078431  5.679487  5.666667  6.243902  6.826667  6.262500  4.775701  4.648936  5.240964  5.418919  5.289474  5.969697  5.907692 
dram[4]:  8.937500  7.403509  7.122807  4.963415  5.147727  6.666667  5.688889  7.661539  9.960000  8.586206  5.714286  7.293103  5.280000  5.471428 10.184211  9.071428 
dram[5]:  5.036145  4.712644  4.813953  5.368421  5.703704  5.186813  7.347826  8.209678  5.452631  4.941748  6.712121  5.888889  5.571429  5.013158  7.400000  7.433962 
average row locality = 42078/6972 = 6.035284
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       369       381       378       374       409       395       470       458       461       458       407       397       380       382       376       382 
dram[1]:       374       402       369       376       393       411       459       457       467       467       427       409       388       388       377       378 
dram[2]:       385       363       383       373       396       414       456       461       463       455       417       424       394       393       393       369 
dram[3]:       373       377       370       373       386       403       454       455       456       465       425       424       391       393       394       384 
dram[4]:       391       385       369       368       399       407       458       443       455       458       427       411       388       381       387       381 
dram[5]:       378       373       374       370       408       413       451       458       473       466       431       413       381       378       370       394 
total reads: 39120
bank skew: 473/363 = 1.30
chip skew: 6542/6477 = 1.01
number of total write accesses:
dram[0]:        34        37        37        38        57        59        57        57        39        43        16        10         2         6         0         0 
dram[1]:        36        40        40        39        55        59        51        55        40        41        13        13         5         5         0         0 
dram[2]:        41        39        34        37        60        57        47        53        39        34        14        11         2         4         0         0 
dram[3]:        39        38        42        39        57        56        58        57        45        46        12        11        10         9         0         0 
dram[4]:        38        37        37        39        54        53        54        55        43        40        13        12         8         2         0         0 
dram[5]:        40        37        40        38        54        59        56        51        45        43        12        11         9         3         0         0 
total reads: 2958
min_bank_accesses = 0!
chip skew: 519/472 = 1.10
average mf latency per bank:
dram[0]:       4975      4770      5383      5453      4926      4926      4603      4551      4367      4423      9703     10246     17134     16447     24133     23205
dram[1]:       5045      4752      5580      5650      5329      5246      4881      4966      4609      4665      9440     10577     16661     17309     24974     25400
dram[2]:       4850      4996      5360      5530      5183      5030      4720      4673      4607      4747      9612     10285     16396     17385     22816     25319
dram[3]:       5043      4844      5313      5526      5175      5080      4680      4808      4442      4389      9428      9837     16042     16966     23099     24556
dram[4]:       6078      4879      7137      5532      6873      5229      6244      4752      6069      4405     58656     10432     21877     18082     31390     24665
dram[5]:       4758      5093      5296      5737      4802      4998      4357      4747      4108      4538      9453     10399     16261     18162     23705     23920
maximum mf latency per bank:
dram[0]:        899       934       810       865       973       868      1027       848       950       906       944       875       832       858      1022       864
dram[1]:        944       914       940       905       871       891       903       915       904       918       857       865       978       902       933      1015
dram[2]:        819       875       814       963       955       896       899       836      1215       922       856       947       881       942       925       911
dram[3]:        859       898       906       855      1002       924       944       920      1033      1040       920       984       973       955      1047       932
dram[4]:       1093      1001      1072       998      1108       991      1037       962      1083      1003      1073       906      1256       940      1033      1018
dram[5]:        907       979       859       931       833       999       857       902       927       966       884      1041       907       906       943      1075

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995106 n_nop=979174 n_act=1184 n_pre=1168 n_req=6969 n_rd=12954 n_write=626 bw_util=0.02729
n_activity=100563 dram_eff=0.2701
bk0: 738a 991443i bk1: 762a 991157i bk2: 756a 990830i bk3: 748a 990824i bk4: 818a 989460i bk5: 790a 990104i bk6: 940a 987975i bk7: 916a 988590i bk8: 922a 990247i bk9: 916a 989960i bk10: 814a 990489i bk11: 794a 990234i bk12: 760a 990794i bk13: 764a 990049i bk14: 752a 991137i bk15: 764a 991059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0593113
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995106 n_nop=979068 n_act=1173 n_pre=1157 n_req=7034 n_rd=13084 n_write=624 bw_util=0.02755
n_activity=103351 dram_eff=0.2653
bk0: 748a 991386i bk1: 804a 991155i bk2: 738a 991277i bk3: 752a 991067i bk4: 786a 990342i bk5: 822a 989430i bk6: 918a 989535i bk7: 914a 989067i bk8: 934a 989968i bk9: 934a 990196i bk10: 854a 991121i bk11: 818a 991050i bk12: 776a 990874i bk13: 776a 990686i bk14: 754a 991483i bk15: 756a 991365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0270303
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995106 n_nop=979153 n_act=1151 n_pre=1135 n_req=7011 n_rd=13078 n_write=589 bw_util=0.02747
n_activity=100075 dram_eff=0.2731
bk0: 770a 991179i bk1: 726a 991348i bk2: 766a 990799i bk3: 746a 991035i bk4: 792a 989560i bk5: 828a 989679i bk6: 912a 989649i bk7: 922a 989303i bk8: 926a 990109i bk9: 910a 990080i bk10: 834a 990171i bk11: 848a 990162i bk12: 788a 990706i bk13: 786a 990379i bk14: 786a 991003i bk15: 738a 991099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0541892
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995106 n_nop=978957 n_act=1220 n_pre=1204 n_req=7042 n_rd=13046 n_write=679 bw_util=0.02759
n_activity=103534 dram_eff=0.2651
bk0: 746a 990807i bk1: 754a 990544i bk2: 740a 991026i bk3: 746a 991429i bk4: 772a 990140i bk5: 806a 989818i bk6: 908a 989706i bk7: 910a 989451i bk8: 912a 990234i bk9: 930a 989497i bk10: 850a 990317i bk11: 848a 990541i bk12: 782a 990641i bk13: 786a 990622i bk14: 788a 991053i bk15: 768a 991270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0257229
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995106 n_nop=979440 n_act=1024 n_pre=1008 n_req=6993 n_rd=13016 n_write=618 bw_util=0.0274
n_activity=99665 dram_eff=0.2736
bk0: 782a 991632i bk1: 770a 991165i bk2: 738a 991544i bk3: 736a 990502i bk4: 798a 989496i bk5: 814a 989469i bk6: 916a 989447i bk7: 886a 989304i bk8: 910a 990939i bk9: 916a 990512i bk10: 854a 990484i bk11: 822a 990617i bk12: 776a 990260i bk13: 762a 990034i bk14: 774a 990956i bk15: 762a 991013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.06354
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=995106 n_nop=978974 n_act=1220 n_pre=1204 n_req=7029 n_rd=13062 n_write=646 bw_util=0.02755
n_activity=103691 dram_eff=0.2644
bk0: 756a 990605i bk1: 746a 990328i bk2: 748a 990577i bk3: 740a 990817i bk4: 816a 990025i bk5: 826a 989693i bk6: 902a 989772i bk7: 916a 989856i bk8: 946a 989933i bk9: 932a 989589i bk10: 862a 991044i bk11: 826a 990809i bk12: 762a 991069i bk13: 756a 990749i bk14: 740a 991680i bk15: 788a 991370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0311394

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81857, Miss = 3250, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 335
L2_cache_bank[1]: Access = 82388, Miss = 3227, Miss_rate = 0.039, Pending_hits = 6, Reservation_fails = 366
L2_cache_bank[2]: Access = 82036, Miss = 3254, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 115
L2_cache_bank[3]: Access = 83322, Miss = 3288, Miss_rate = 0.039, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 81751, Miss = 3287, Miss_rate = 0.040, Pending_hits = 3, Reservation_fails = 124
L2_cache_bank[5]: Access = 82987, Miss = 3252, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 478
L2_cache_bank[6]: Access = 82385, Miss = 3249, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 83026, Miss = 3274, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 122643, Miss = 3274, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 661
L2_cache_bank[9]: Access = 83414, Miss = 3234, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 767
L2_cache_bank[10]: Access = 82392, Miss = 3266, Miss_rate = 0.040, Pending_hits = 10, Reservation_fails = 6
L2_cache_bank[11]: Access = 83551, Miss = 3265, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 1031752
L2_total_cache_misses = 39120
L2_total_cache_miss_rate = 0.0379
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 2852
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 581553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2510
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410947
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2093
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3506406
icnt_total_pkts_simt_to_mem=1445423
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 42.7216
	minimum = 6
	maximum = 527
Network latency average = 30.1846
	minimum = 6
	maximum = 474
Slowest packet = 1969912
Flit latency average = 19.8117
	minimum = 6
	maximum = 474
Slowest flit = 4680864
Fragmentation average = 0.0432552
	minimum = 0
	maximum = 354
Injected packet rate average = 0.0922207
	minimum = 0.0789264 (at node 10)
	maximum = 0.115929 (at node 23)
Accepted packet rate average = 0.0922207
	minimum = 0.0789264 (at node 10)
	maximum = 0.115929 (at node 23)
Injected flit rate average = 0.2644
	minimum = 0.0859095 (at node 10)
	maximum = 0.503405 (at node 22)
Accepted flit rate average= 0.2644
	minimum = 0.10661 (at node 16)
	maximum = 0.403206 (at node 8)
Injected packet length average = 2.86703
Accepted packet length average = 2.86703
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.2648 (7 samples)
	minimum = 6 (7 samples)
	maximum = 363.286 (7 samples)
Network latency average = 24.3438 (7 samples)
	minimum = 6 (7 samples)
	maximum = 298.429 (7 samples)
Flit latency average = 18.2206 (7 samples)
	minimum = 6 (7 samples)
	maximum = 296.429 (7 samples)
Fragmentation average = 0.042746 (7 samples)
	minimum = 0 (7 samples)
	maximum = 187.429 (7 samples)
Injected packet rate average = 0.0588502 (7 samples)
	minimum = 0.0453577 (7 samples)
	maximum = 0.110586 (7 samples)
Accepted packet rate average = 0.0588502 (7 samples)
	minimum = 0.0453577 (7 samples)
	maximum = 0.110586 (7 samples)
Injected flit rate average = 0.14347 (7 samples)
	minimum = 0.0611792 (7 samples)
	maximum = 0.279435 (7 samples)
Accepted flit rate average = 0.14347 (7 samples)
	minimum = 0.0791093 (7 samples)
	maximum = 0.244065 (7 samples)
Injected packet size average = 2.43789 (7 samples)
Accepted packet size average = 2.43789 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 50 sec (650 sec)
gpgpu_simulation_rate = 23026 (inst/sec)
gpgpu_simulation_rate = 1159 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,753872)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,753872)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,753872)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,753872)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,753872)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,753872)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,753872)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(29,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(33,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(23,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (373,753872), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(374,753872)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (374,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(375,753872)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,753872), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,753872)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (378,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (378,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(379,753872)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(379,753872)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(379,753872)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,753872)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (379,753872), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(380,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (384,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(385,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (386,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(387,753872)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (389,753872), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(390,753872)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,753872), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (393,753872), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(394,753872)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (396,753872), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(397,753872)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (400,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (400,753872), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(401,753872)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(401,753872)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (406,753872), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(407,753872)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (409,753872), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(410,753872)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (416,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (416,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(417,753872)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(417,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (420,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(421,753872)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (423,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(424,753872)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (429,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(430,753872)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (433,753872), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(434,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (439,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (439,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (439,753872), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(440,753872)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(441,753872)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(442,753872)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (448,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(449,753872)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (450,753872), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(451,753872)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (455,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(456,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (456,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(457,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (480,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(481,753872)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (484,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(485,753872)
GPGPU-Sim uArch: cycles simulated: 754372  inst.: 15321556 (ipc=708.1) sim_rate=23499 (inst/sec) elapsed = 0:0:10:52 / Wed May  1 12:54:40 2019
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(92,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (508,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(509,753872)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (519,753872), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(520,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (547,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(548,753872)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (551,753872), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(552,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (556,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(557,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (667,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(668,753872)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (680,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (680,753872), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(681,753872)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(681,753872)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (686,753872), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(687,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (687,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(688,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (704,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(705,753872)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (705,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(706,753872)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(135,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (714,753872), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(715,753872)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (715,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(716,753872)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (722,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(723,753872)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (732,753872), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(733,753872)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (733,753872), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(734,753872)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (748,753872), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(749,753872)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (756,753872), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(757,753872)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (766,753872), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(767,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (772,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(773,753872)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (790,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (790,753872), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(791,753872)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(791,753872)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (795,753872), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(796,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (798,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (798,753872), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(799,753872)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(799,753872)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (799,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(800,753872)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (804,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(805,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (817,753872), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(818,753872)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (819,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (819,753872), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(820,753872)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(820,753872)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (829,753872), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(830,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (832,753872), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(833,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (837,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(838,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (843,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (843,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(844,753872)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(844,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (844,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(845,753872)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (858,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(859,753872)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(152,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (903,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(904,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (912,753872), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(913,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (918,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(919,753872)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (926,753872), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(927,753872)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (931,753872), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(932,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (939,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(940,753872)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (940,753872), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(941,753872)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (964,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(965,753872)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (975,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(976,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (985,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(986,753872)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (995,753872), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(996,753872)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (999,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1000,753872)
GPGPU-Sim uArch: cycles simulated: 754872  inst.: 15547889 (ipc=580.4) sim_rate=23773 (inst/sec) elapsed = 0:0:10:54 / Wed May  1 12:54:42 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1002,753872), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1003,753872)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1003,753872), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1004,753872)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1017,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1018,753872)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1029,753872), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1030,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1030,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1030,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1031,753872)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1031,753872)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1035,753872), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1036,753872)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1037,753872), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1038,753872)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1051,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1051,753872), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1052,753872)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1052,753872)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1062,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1063,753872)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1063,753872), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1064,753872)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1076,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1077,753872)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1090,753872), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1091,753872)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1091,753872), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1092,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1095,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1096,753872)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(163,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1102,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1102,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1103,753872)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1103,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1107,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1108,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1119,753872), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1120,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1120,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1121,753872)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1129,753872), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1130,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1130,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1130,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1131,753872)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1131,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1157,753872), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1158,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1164,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1165,753872)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1175,753872), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1176,753872)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1182,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1183,753872)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1187,753872), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1188,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1203,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1204,753872)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1217,753872), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1218,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1226,753872), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1227,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1227,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1227,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1228,753872)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1228,753872)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1241,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1242,753872)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1255,753872), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1256,753872)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1257,753872), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1258,753872)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1258,753872), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1259,753872)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1264,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1265,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1280,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1281,753872)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1289,753872), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1290,753872)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1290,753872), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1291,753872)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(206,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1296,753872), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1297,753872)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,753872), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1302,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1306,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1307,753872)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1324,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1325,753872)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1328,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1329,753872)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1332,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1333,753872)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1347,753872), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1348,753872)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1350,753872), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1351,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1355,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1356,753872)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1360,753872), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1361,753872)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1370,753872), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1371,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1373,753872), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1374,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1385,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1386,753872)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1387,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1388,753872)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1388,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1389,753872)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1396,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1397,753872)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1398,753872), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1399,753872)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1400,753872), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1401,753872)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1405,753872), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1406,753872)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1412,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1413,753872)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1419,753872), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1420,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1442,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1443,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1451,753872), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1452,753872)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1453,753872), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1454,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1469,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1470,753872)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(232,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1475,753872), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1476,753872)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1480,753872), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1481,753872)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1482,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1483,753872)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1488,753872), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1489,753872)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1495,753872), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1496,753872)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1499,753872), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1500,753872)
GPGPU-Sim uArch: cycles simulated: 755372  inst.: 15800129 (ipc=555.1) sim_rate=24048 (inst/sec) elapsed = 0:0:10:57 / Wed May  1 12:54:45 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1507,753872), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1508,753872)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1508,753872), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1509,753872)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1522,753872), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1523,753872)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1534,753872), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1535,753872)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1535,753872), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1536,753872)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1536,753872), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1537,753872)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1541,753872), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1542,753872)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1549,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1551,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1551,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1570,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1572,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1573,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1579,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1589,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1593,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1595,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1612,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1620,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1620,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1621,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1626,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1626,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1634,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1635,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1649,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1651,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1664,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1667,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1674,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1678,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1683,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1685,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1707,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1708,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1709,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1716,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1728,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1730,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1734,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1749,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1752,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1753,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1753,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1753,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1764,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1766,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1773,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1778,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1783,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1783,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1785,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1797,753872), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1812,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1819,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1819,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1841,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1870,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1880,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1889,753872), 2 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(72,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1932,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1955,753872), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1958,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1959,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1967,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1969,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1983,753872), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 755872  inst.: 15889646 (ipc=461.1) sim_rate=24148 (inst/sec) elapsed = 0:0:10:58 / Wed May  1 12:54:46 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2029,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2046,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2076,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2116,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2132,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2141,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2162,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2170,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2194,753872), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2230,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2236,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2248,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2283,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2286,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2288,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2310,753872), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2333,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2333,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2390,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2416,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2587,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2603,753872), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2603,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2627,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2713,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2888,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2910,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3489,753872), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3490
gpu_sim_insn = 924096
gpu_ipc =     264.7840
gpu_tot_sim_cycle = 757362
gpu_tot_sim_insn = 15891604
gpu_tot_ipc =      20.9828
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1959860
gpu_stall_icnt2sh    = 4774669
gpu_total_sim_rate=24151

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 923426
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 78983, Miss = 65697, Miss_rate = 0.832, Pending_hits = 4500, Reservation_fails = 583545
	L1D_cache_core[1]: Access = 83167, Miss = 69195, Miss_rate = 0.832, Pending_hits = 4585, Reservation_fails = 604037
	L1D_cache_core[2]: Access = 82999, Miss = 68999, Miss_rate = 0.831, Pending_hits = 4849, Reservation_fails = 601387
	L1D_cache_core[3]: Access = 81613, Miss = 68020, Miss_rate = 0.833, Pending_hits = 4727, Reservation_fails = 598206
	L1D_cache_core[4]: Access = 83062, Miss = 69188, Miss_rate = 0.833, Pending_hits = 4746, Reservation_fails = 602099
	L1D_cache_core[5]: Access = 85526, Miss = 71880, Miss_rate = 0.840, Pending_hits = 5006, Reservation_fails = 607974
	L1D_cache_core[6]: Access = 80871, Miss = 67517, Miss_rate = 0.835, Pending_hits = 4688, Reservation_fails = 587370
	L1D_cache_core[7]: Access = 82610, Miss = 68764, Miss_rate = 0.832, Pending_hits = 4829, Reservation_fails = 603705
	L1D_cache_core[8]: Access = 83283, Miss = 69429, Miss_rate = 0.834, Pending_hits = 4673, Reservation_fails = 603859
	L1D_cache_core[9]: Access = 83983, Miss = 70433, Miss_rate = 0.839, Pending_hits = 4838, Reservation_fails = 611398
	L1D_cache_core[10]: Access = 84257, Miss = 70242, Miss_rate = 0.834, Pending_hits = 4847, Reservation_fails = 604798
	L1D_cache_core[11]: Access = 83017, Miss = 69154, Miss_rate = 0.833, Pending_hits = 4817, Reservation_fails = 603060
	L1D_cache_core[12]: Access = 80199, Miss = 66327, Miss_rate = 0.827, Pending_hits = 4556, Reservation_fails = 591162
	L1D_cache_core[13]: Access = 80703, Miss = 67074, Miss_rate = 0.831, Pending_hits = 4680, Reservation_fails = 579639
	L1D_cache_core[14]: Access = 81475, Miss = 67763, Miss_rate = 0.832, Pending_hits = 4620, Reservation_fails = 595051
	L1D_total_cache_accesses = 1235748
	L1D_total_cache_misses = 1029682
	L1D_total_cache_miss_rate = 0.8332
	L1D_total_cache_pending_hits = 70961
	L1D_total_cache_reservation_fails = 8977290
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 131898
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6545400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131418
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2431890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 922425
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2933, 2438, 2587, 2435, 2277, 2456, 2389, 2709, 2338, 2915, 2345, 2845, 2354, 2701, 2542, 2562, 2411, 2190, 2428, 2715, 2266, 2481, 2610, 2382, 2328, 2411, 2649, 1938, 2346, 1902, 2138, 2550, 1980, 1722, 2196, 1781, 2161, 2229, 1842, 1979, 1469, 1706, 1576, 1367, 2110, 1628, 1727, 1587, 
gpgpu_n_tot_thrd_icount = 54042368
gpgpu_n_tot_w_icount = 1688824
gpgpu_n_stall_shd_mem = 9817517
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619683
gpgpu_n_mem_write_global = 413266
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033123
gpgpu_n_store_insn = 679211
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615815
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9814106
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16288292	W0_Idle:832255	W0_Scoreboard:3083097	W1:422569	W2:195436	W3:124729	W4:88979	W5:69446	W6:60504	W7:54555	W8:47328	W9:43158	W10:38549	W11:35902	W12:31912	W13:27236	W14:23203	W15:19157	W16:17978	W17:14845	W18:14463	W19:12794	W20:11263	W21:13719	W22:13692	W23:13495	W24:13597	W25:11728	W26:8773	W27:7204	W28:4170	W29:1969	W30:607	W31:104	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4957464 {8:619683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16549520 {40:413010,72:89,136:167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84276888 {136:619683,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3306128 {8:413266,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 394 
maxdqlatency = 0 
maxmflatency = 1256 
averagemflatency = 394 
max_icnt2mem_latency = 896 
max_icnt2sh_latency = 755689 
mrq_lat_table:31335 	4207 	922 	1518 	2760 	637 	444 	252 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133125 	717096 	182701 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85036 	30980 	79935 	320118 	251131 	262058 	3766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36331 	295090 	270959 	17166 	151 	1 	0 	2 	9 	35 	912 	9245 	18736 	44419 	100221 	167920 	71767 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	1419 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        31        32        32        32        32        32        32        32        32        31        32        32        32        32        32 
dram[1]:        30        32        32        32        32        32        32        32        32        29        31        32        32        32        32        32 
dram[2]:        31        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        31        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        34        32        31        30        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     85530     86091    123771    123154    128541    127910    153818    156322    111273    110329    104970    104127     96127    100434     95000     95497 
dram[1]:     99958     99683    122259    122140    128679    128196    104007    101277    105395    137315    107197    108897     79297     96363     85897     92391 
dram[2]:     83270     86006    115754    116571    127792    128095    143831    148154    143076    171192    102666    102844     83455     98347    135660    146518 
dram[3]:    103073    135377    115804    116455    128172    127875    100973    101263    100631    104826    102725     96050     96591     97628     61407     71249 
dram[4]:    113718    110540    115058    115687    128133    146917    116034    122538    154084    116998    101536    101157    108028     93144    106993     91721 
dram[5]:    145665    149381    115303    116028    146289    147057    108428    107286    108680    103363    101375    103385     97034     99075    141307    132154 
average row accesses per activate:
dram[0]:  7.327273  6.333333  5.460526  5.643836  6.131579  6.219178  4.834862  5.202020  6.944445  6.209877  5.367089  4.845238  5.787879  4.790123  8.000000  7.958333 
dram[1]:  7.192983  7.620690  6.596774  5.608108  5.397590  4.196429  6.144578  5.278350  5.633333  6.271605  7.474576  6.698413  5.038462  5.310811  7.113207  7.560000 
dram[2]:  6.870968  6.296875  5.873240  5.956522  5.493976  6.038462  7.537313  7.342857  5.976191  6.112500  4.684783  5.117647  6.000000  5.438356  7.557693  6.271186 
dram[3]:  5.722222  5.389610  6.983051  8.078431  5.679487  5.666667  6.243902  6.826667  6.262500  4.775701  4.610526  5.240964  5.418919  5.289474  5.969697  5.907692 
dram[4]:  8.937500  7.403509  7.122807  4.963415  5.147727  6.666667  5.688889  7.661539  9.960000  8.586206  5.714286  7.293103  5.280000  5.471428 10.184211  9.071428 
dram[5]:  5.036145  4.712644  4.813953  5.368421  5.703704  5.186813  7.347826  8.209678  5.452631  4.903846  6.712121  5.888889  5.571429  5.013158  7.400000  7.433962 
average row locality = 42089/6980 = 6.029943
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       369       381       378       374       409       395       470       458       461       459       408       397       380       382       376       382 
dram[1]:       374       402       369       376       393       411       459       457       467       467       428       409       388       388       377       378 
dram[2]:       385       364       383       373       396       414       457       461       463       455       417       424       394       393       393       370 
dram[3]:       373       377       370       373       386       403       454       455       456       465       426       424       391       393       394       384 
dram[4]:       391       385       369       368       399       407       458       443       455       458       427       411       388       381       387       381 
dram[5]:       378       373       374       370       408       413       451       458       473       467       431       413       381       378       370       394 
total reads: 39128
bank skew: 473/364 = 1.30
chip skew: 6543/6479 = 1.01
number of total write accesses:
dram[0]:        34        37        37        38        57        59        57        57        39        44        16        10         2         6         0         0 
dram[1]:        36        40        40        39        55        59        51        55        40        41        13        13         5         5         0         0 
dram[2]:        41        39        34        38        60        57        48        53        39        34        14        11         2         4         0         0 
dram[3]:        39        38        42        39        57        56        58        57        45        46        12        11        10         9         0         0 
dram[4]:        38        37        37        39        54        53        54        55        43        40        13        12         8         2         0         0 
dram[5]:        40        37        40        38        54        59        56        51        45        43        12        11         9         3         0         0 
total reads: 2961
min_bank_accesses = 0!
chip skew: 519/474 = 1.09
average mf latency per bank:
dram[0]:       4976      4771      5384      5454      4926      4927      4603      4551      4368      4406      9690     10258     17148     16461     24144     23212
dram[1]:       5045      4753      5580      5651      5329      5247      4881      4967      4609      4667      9429     10589     16675     17323     24986     25407
dram[2]:       4851      4984      5360      5517      5183      5031      4702      4673      4608      4747      9620     10298     16412     17403     22826     25260
dram[3]:       5044      4844      5313      5527      5175      5081      4680      4809      4444      4389      9421      9849     16059     16979     23108     24565
dram[4]:       6079      4880      7137      5532      6873      5230      6244      4752      6070      4405     58667     10445     21892     18098     31396     24674
dram[5]:       4759      5093      5296      5738      4802      4998      4358      4748      4110      4531      9465     10414     16278     18177     23715     23928
maximum mf latency per bank:
dram[0]:        899       934       810       865       973       868      1027       848       950       906       944       875       832       858      1022       864
dram[1]:        944       914       940       905       871       891       903       915       904       918       857       865       978       902       933      1015
dram[2]:        819       875       814       963       955       896       899       836      1215       922       856       947       881       942       925       911
dram[3]:        859       898       906       855      1002       924       944       920      1033      1040       920       984       973       955      1047       932
dram[4]:       1093      1001      1072       998      1108       991      1037       962      1083      1003      1073       906      1256       940      1033      1018
dram[5]:        907       979       859       931       833       999       857       902       927       966       884      1041       907       906       943      1075

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999712 n_nop=983773 n_act=1185 n_pre=1169 n_req=6972 n_rd=12958 n_write=627 bw_util=0.02718
n_activity=100641 dram_eff=0.27
bk0: 738a 996049i bk1: 762a 995763i bk2: 756a 995436i bk3: 748a 995430i bk4: 818a 994066i bk5: 790a 994710i bk6: 940a 992582i bk7: 916a 993197i bk8: 922a 994854i bk9: 918a 994552i bk10: 816a 995067i bk11: 794a 994839i bk12: 760a 995399i bk13: 764a 994654i bk14: 752a 995742i bk15: 764a 995664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.059038
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999712 n_nop=983670 n_act=1174 n_pre=1158 n_req=7035 n_rd=13086 n_write=624 bw_util=0.02743
n_activity=103403 dram_eff=0.2652
bk0: 748a 995992i bk1: 804a 995761i bk2: 738a 995883i bk3: 752a 995673i bk4: 786a 994948i bk5: 822a 994036i bk6: 918a 994141i bk7: 914a 993673i bk8: 934a 994574i bk9: 934a 994803i bk10: 856a 995699i bk11: 818a 995655i bk12: 776a 995479i bk13: 776a 995292i bk14: 754a 996089i bk15: 756a 995971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0269057
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999712 n_nop=983741 n_act=1155 n_pre=1139 n_req=7016 n_rd=13084 n_write=593 bw_util=0.02736
n_activity=100262 dram_eff=0.2728
bk0: 770a 995783i bk1: 728a 995925i bk2: 766a 995403i bk3: 746a 995637i bk4: 792a 994167i bk5: 828a 994286i bk6: 914a 994192i bk7: 922a 993907i bk8: 926a 994714i bk9: 910a 994685i bk10: 834a 994776i bk11: 848a 994768i bk12: 788a 995313i bk13: 786a 994986i bk14: 786a 995610i bk15: 740a 995677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0539665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999712 n_nop=983559 n_act=1221 n_pre=1205 n_req=7043 n_rd=13048 n_write=679 bw_util=0.02746
n_activity=103586 dram_eff=0.265
bk0: 746a 995413i bk1: 754a 995150i bk2: 740a 995632i bk3: 746a 996035i bk4: 772a 994746i bk5: 806a 994424i bk6: 908a 994312i bk7: 910a 994057i bk8: 912a 994840i bk9: 930a 994104i bk10: 852a 994895i bk11: 848a 995146i bk12: 782a 995246i bk13: 786a 995228i bk14: 788a 995659i bk15: 768a 995876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0256044
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999712 n_nop=984046 n_act=1024 n_pre=1008 n_req=6993 n_rd=13016 n_write=618 bw_util=0.02728
n_activity=99665 dram_eff=0.2736
bk0: 782a 996238i bk1: 770a 995771i bk2: 738a 996150i bk3: 736a 995108i bk4: 798a 994102i bk5: 814a 994075i bk6: 916a 994053i bk7: 886a 993910i bk8: 910a 995545i bk9: 916a 995118i bk10: 854a 995090i bk11: 822a 995223i bk12: 776a 994866i bk13: 762a 994640i bk14: 774a 995562i bk15: 762a 995619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0632472
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999712 n_nop=983576 n_act=1221 n_pre=1205 n_req=7030 n_rd=13064 n_write=646 bw_util=0.02743
n_activity=103743 dram_eff=0.2643
bk0: 756a 995210i bk1: 746a 994933i bk2: 748a 995184i bk3: 740a 995424i bk4: 816a 994632i bk5: 826a 994300i bk6: 902a 994379i bk7: 916a 994463i bk8: 946a 994540i bk9: 934a 994167i bk10: 862a 995649i bk11: 826a 995414i bk12: 762a 995674i bk13: 756a 995354i bk14: 740a 996285i bk15: 788a 995975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0309959

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81958, Miss = 3251, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 335
L2_cache_bank[1]: Access = 82491, Miss = 3228, Miss_rate = 0.039, Pending_hits = 6, Reservation_fails = 366
L2_cache_bank[2]: Access = 82139, Miss = 3255, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 115
L2_cache_bank[3]: Access = 83427, Miss = 3288, Miss_rate = 0.039, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 81850, Miss = 3288, Miss_rate = 0.040, Pending_hits = 3, Reservation_fails = 124
L2_cache_bank[5]: Access = 83103, Miss = 3254, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 478
L2_cache_bank[6]: Access = 82499, Miss = 3250, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 83130, Miss = 3274, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 122738, Miss = 3274, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 661
L2_cache_bank[9]: Access = 83523, Miss = 3234, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 767
L2_cache_bank[10]: Access = 82504, Miss = 3266, Miss_rate = 0.040, Pending_hits = 10, Reservation_fails = 6
L2_cache_bank[11]: Access = 83662, Miss = 3266, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 1033024
L2_total_cache_misses = 39128
L2_total_cache_miss_rate = 0.0379
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 2852
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 582633
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2510
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2094
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3512026
icnt_total_pkts_simt_to_mem=1446880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1423
	minimum = 6
	maximum = 57
Network latency average = 9.52673
	minimum = 6
	maximum = 45
Slowest packet = 2064504
Flit latency average = 8.27964
	minimum = 6
	maximum = 41
Slowest flit = 4954201
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0269978
	minimum = 0.0180516 (at node 2)
	maximum = 0.0332378 (at node 20)
Accepted packet rate average = 0.0269978
	minimum = 0.0180516 (at node 2)
	maximum = 0.0332378 (at node 20)
Injected flit rate average = 0.0751035
	minimum = 0.0197708 (at node 2)
	maximum = 0.146705 (at node 20)
Accepted flit rate average= 0.0751035
	minimum = 0.0309456 (at node 23)
	maximum = 0.135817 (at node 3)
Injected packet length average = 2.78184
Accepted packet length average = 2.78184
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.7495 (8 samples)
	minimum = 6 (8 samples)
	maximum = 325 (8 samples)
Network latency average = 22.4917 (8 samples)
	minimum = 6 (8 samples)
	maximum = 266.75 (8 samples)
Flit latency average = 16.978 (8 samples)
	minimum = 6 (8 samples)
	maximum = 264.5 (8 samples)
Fragmentation average = 0.0374028 (8 samples)
	minimum = 0 (8 samples)
	maximum = 164 (8 samples)
Injected packet rate average = 0.0548686 (8 samples)
	minimum = 0.0419445 (8 samples)
	maximum = 0.100918 (8 samples)
Accepted packet rate average = 0.0548686 (8 samples)
	minimum = 0.0419445 (8 samples)
	maximum = 0.100918 (8 samples)
Injected flit rate average = 0.134924 (8 samples)
	minimum = 0.0560032 (8 samples)
	maximum = 0.262844 (8 samples)
Accepted flit rate average = 0.134924 (8 samples)
	minimum = 0.0730888 (8 samples)
	maximum = 0.230534 (8 samples)
Injected packet size average = 2.45904 (8 samples)
Accepted packet size average = 2.45904 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 58 sec (658 sec)
gpgpu_simulation_rate = 24151 (inst/sec)
gpgpu_simulation_rate = 1151 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,757362)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,757362)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,757362)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,757362)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,757362)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,757362)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,757362)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(72,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(48,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (367,757362), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(368,757362)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (373,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373,757362), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(374,757362)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(374,757362)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (376,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (376,757362), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,757362)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(377,757362)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377,757362)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (377,757362), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(378,757362)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,757362), 5 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(25,0,0) tid=(59,0,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(379,757362)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (379,757362), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(380,757362)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (384,757362), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(385,757362)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,757362), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,757362)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (389,757362), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(390,757362)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (390,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (390,757362), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(391,757362)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(391,757362)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (391,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (391,757362), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(392,757362)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(392,757362)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (392,757362), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(393,757362)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (394,757362), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(395,757362)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (400,757362), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401,757362)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(401,757362)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (405,757362), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(406,757362)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (408,757362), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(409,757362)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (411,757362), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(412,757362)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (418,757362), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(419,757362)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (424,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (424,757362), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(425,757362)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(426,757362)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (428,757362), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(429,757362)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (432,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (432,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (432,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (432,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (432,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (432,757362), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(433,757362)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(433,757362)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(434,757362)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(434,757362)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (434,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (434,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (434,757362), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(435,757362)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(435,757362)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(435,757362)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(435,757362)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(436,757362)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (436,757362), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(437,757362)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (438,757362), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(439,757362)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (442,757362), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(443,757362)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (454,757362), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(455,757362)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (455,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (455,757362), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(456,757362)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(457,757362)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (457,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (457,757362), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(458,757362)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (458,757362), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(459,757362)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(459,757362)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (460,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (460,757362), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(461,757362)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(462,757362)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (462,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (462,757362), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(463,757362)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(463,757362)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (465,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (465,757362), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(466,757362)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(467,757362)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (467,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (467,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (467,757362), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(468,757362)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(468,757362)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(469,757362)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (476,757362), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(477,757362)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (478,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (478,757362), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(479,757362)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(480,757362)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (482,757362), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(483,757362)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (487,757362), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(488,757362)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (499,757362), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(500,757362)
GPGPU-Sim uArch: cycles simulated: 757862  inst.: 16254068 (ipc=724.9) sim_rate=24627 (inst/sec) elapsed = 0:0:11:00 / Wed May  1 12:54:48 2019
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(100,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (547,757362), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(548,757362)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (553,757362), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(554,757362)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (562,757362), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(563,757362)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (565,757362), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(566,757362)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (568,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (568,757362), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(569,757362)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(570,757362)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (570,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (570,757362), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(571,757362)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(572,757362)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (572,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (572,757362), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(573,757362)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (573,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (573,757362), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(574,757362)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(574,757362)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (574,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (574,757362), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(575,757362)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(575,757362)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,757362), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,757362)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(576,757362)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,757362)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (577,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (577,757362), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(578,757362)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(579,757362)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (584,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,757362), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(585,757362)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(586,757362)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (586,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (586,757362), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(587,757362)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(588,757362)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (591,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (591,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,757362), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(592,757362)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,757362)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(593,757362)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,757362)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (594,757362), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(595,757362)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (597,757362), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(598,757362)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (602,757362), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(603,757362)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (610,757362), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(611,757362)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(153,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(153,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (751,757362), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(752,757362)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (767,757362), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(768,757362)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (770,757362), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(771,757362)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (773,757362), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(774,757362)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (775,757362), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(776,757362)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (783,757362), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(784,757362)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (784,757362), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(785,757362)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (787,757362), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(788,757362)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (788,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (788,757362), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(789,757362)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(789,757362)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (795,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (795,757362), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(796,757362)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (796,757362), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(797,757362)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(797,757362)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (797,757362), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(798,757362)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (801,757362), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(802,757362)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (809,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (809,757362), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(810,757362)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,757362)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (815,757362), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(816,757362)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (825,757362), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(826,757362)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (829,757362), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(830,757362)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,757362), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,757362)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (834,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (834,757362), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(835,757362)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(836,757362)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (843,757362), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(844,757362)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (844,757362), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(845,757362)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (847,757362), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(848,757362)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (854,757362), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(855,757362)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (856,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (856,757362), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(857,757362)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(857,757362)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (857,757362), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(858,757362)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (864,757362), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(865,757362)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (875,757362), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(876,757362)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (879,757362), 5 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(187,0,0) tid=(59,0,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(880,757362)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (880,757362), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(881,757362)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (881,757362), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(882,757362)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (884,757362), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(885,757362)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (885,757362), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(886,757362)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (889,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (889,757362), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(890,757362)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(891,757362)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (897,757362), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(898,757362)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (898,757362), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(899,757362)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (899,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (899,757362), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(900,757362)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(901,757362)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (906,757362), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(907,757362)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (910,757362), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(911,757362)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (912,757362), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(913,757362)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (913,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (913,757362), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(914,757362)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(915,757362)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (917,757362), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(918,757362)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (921,757362), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(922,757362)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (924,757362), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(925,757362)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (925,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (925,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (925,757362), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(926,757362)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (926,757362), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(927,757362)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(927,757362)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(928,757362)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (929,757362), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(930,757362)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (930,757362), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(931,757362)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (945,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (945,757362), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,757362)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(946,757362)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(946,757362)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (947,757362), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(948,757362)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (950,757362), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(951,757362)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(210,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 758362  inst.: 16626612 (ipc=735.0) sim_rate=25153 (inst/sec) elapsed = 0:0:11:01 / Wed May  1 12:54:49 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1006,757362), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1007,757362)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1014,757362), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1015,757362)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1016,757362), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1017,757362)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1019,757362), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1020,757362)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1021,757362), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1022,757362)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1023,757362), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1024,757362)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1026,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1026,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1026,757362), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1027,757362)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1027,757362)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1028,757362)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1029,757362), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1030,757362)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1030,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1030,757362), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1031,757362)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1032,757362)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1041,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1041,757362), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1042,757362)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1043,757362)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1044,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1045,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1045,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1046,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1046,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1046,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1052,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1053,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1055,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1061,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1065,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1070,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1088,757362), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(231,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1133,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1134,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1142,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1146,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1148,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1151,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1152,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1158,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1158,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1158,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1171,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1171,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1172,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1174,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1180,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1180,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1182,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1182,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1184,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1186,757362), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1188,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1198,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1200,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1202,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1207,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1210,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1215,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1235,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1239,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1240,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1241,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1245,757362), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1246,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1254,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1258,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1261,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1261,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1266,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1266,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1269,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1273,757362), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1274,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1275,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1283,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1285,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1289,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1295,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1298,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1299,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1300,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1301,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1301,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1304,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1307,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1313,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1313,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1321,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1328,757362), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1332,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1338,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1347,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1352,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1353,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1360,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1362,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1365,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1390,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1395,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1403,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1406,757362), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1412,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1419,757362), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1420
gpu_sim_insn = 917504
gpu_ipc =     646.1296
gpu_tot_sim_cycle = 758782
gpu_tot_sim_insn = 16809108
gpu_tot_ipc =      22.1528
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1959860
gpu_stall_icnt2sh    = 4774909
gpu_total_sim_rate=25429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 941858
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 79127, Miss = 65731, Miss_rate = 0.831, Pending_hits = 4602, Reservation_fails = 583545
	L1D_cache_core[1]: Access = 83295, Miss = 69227, Miss_rate = 0.831, Pending_hits = 4681, Reservation_fails = 604037
	L1D_cache_core[2]: Access = 83127, Miss = 69029, Miss_rate = 0.830, Pending_hits = 4939, Reservation_fails = 601387
	L1D_cache_core[3]: Access = 81749, Miss = 68054, Miss_rate = 0.832, Pending_hits = 4829, Reservation_fails = 598206
	L1D_cache_core[4]: Access = 83198, Miss = 69220, Miss_rate = 0.832, Pending_hits = 4842, Reservation_fails = 602099
	L1D_cache_core[5]: Access = 85662, Miss = 71912, Miss_rate = 0.839, Pending_hits = 5102, Reservation_fails = 607974
	L1D_cache_core[6]: Access = 81007, Miss = 67551, Miss_rate = 0.834, Pending_hits = 4790, Reservation_fails = 587370
	L1D_cache_core[7]: Access = 82746, Miss = 68798, Miss_rate = 0.831, Pending_hits = 4931, Reservation_fails = 603705
	L1D_cache_core[8]: Access = 83427, Miss = 69464, Miss_rate = 0.833, Pending_hits = 4778, Reservation_fails = 603859
	L1D_cache_core[9]: Access = 84127, Miss = 70469, Miss_rate = 0.838, Pending_hits = 4946, Reservation_fails = 611398
	L1D_cache_core[10]: Access = 84393, Miss = 70274, Miss_rate = 0.833, Pending_hits = 4943, Reservation_fails = 604798
	L1D_cache_core[11]: Access = 83153, Miss = 69187, Miss_rate = 0.832, Pending_hits = 4916, Reservation_fails = 603060
	L1D_cache_core[12]: Access = 80335, Miss = 66361, Miss_rate = 0.826, Pending_hits = 4658, Reservation_fails = 591162
	L1D_cache_core[13]: Access = 80839, Miss = 67105, Miss_rate = 0.830, Pending_hits = 4773, Reservation_fails = 579639
	L1D_cache_core[14]: Access = 81611, Miss = 67796, Miss_rate = 0.831, Pending_hits = 4719, Reservation_fails = 595051
	L1D_total_cache_accesses = 1237796
	L1D_total_cache_misses = 1030178
	L1D_total_cache_miss_rate = 0.8323
	L1D_total_cache_pending_hits = 72449
	L1D_total_cache_reservation_fails = 8977290
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 135994
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6545400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135514
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2431890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 940857
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2978, 2483, 2632, 2480, 2322, 2501, 2434, 2754, 2383, 2960, 2390, 2890, 2399, 2746, 2587, 2607, 2456, 2235, 2473, 2760, 2311, 2526, 2655, 2427, 2373, 2456, 2694, 1983, 2391, 1947, 2183, 2595, 2025, 1767, 2241, 1826, 2206, 2274, 1887, 2024, 1514, 1751, 1621, 1412, 2155, 1673, 1772, 1632, 
gpgpu_n_tot_thrd_icount = 55025408
gpgpu_n_tot_w_icount = 1719544
gpgpu_n_stall_shd_mem = 9817517
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620179
gpgpu_n_mem_write_global = 413266
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2098659
gpgpu_n_store_insn = 679211
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1746887
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9814106
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16289153	W0_Idle:832726	W0_Scoreboard:3091715	W1:422569	W2:195436	W3:124729	W4:88979	W5:69446	W6:60504	W7:54555	W8:47328	W9:43158	W10:38549	W11:35902	W12:31912	W13:27236	W14:23203	W15:19157	W16:17978	W17:14845	W18:14463	W19:12794	W20:11263	W21:13719	W22:13692	W23:13495	W24:13597	W25:11728	W26:8773	W27:7204	W28:4170	W29:1969	W30:607	W31:104	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4961432 {8:620179,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16549520 {40:413010,72:89,136:167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84344344 {136:620179,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3306128 {8:413266,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 394 
maxdqlatency = 0 
maxmflatency = 1256 
averagemflatency = 394 
max_icnt2mem_latency = 896 
max_icnt2sh_latency = 755689 
mrq_lat_table:31335 	4207 	922 	1518 	2760 	637 	444 	252 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133621 	717096 	182701 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85532 	30980 	79935 	320118 	251131 	262058 	3766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36661 	295246 	270969 	17166 	151 	1 	0 	2 	9 	35 	912 	9245 	18736 	44419 	100221 	167920 	71767 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	1419 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        31        32        32        32        32        32        32        32        32        31        32        32        32        32        32 
dram[1]:        30        32        32        32        32        32        32        32        32        29        31        32        32        32        32        32 
dram[2]:        31        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        31        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        34        32        31        30        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     85530     86091    123771    123154    128541    127910    153818    156322    111273    110329    104970    104127     96127    100434     95000     95497 
dram[1]:     99958     99683    122259    122140    128679    128196    104007    101277    105395    137315    107197    108897     79297     96363     85897     92391 
dram[2]:     83270     86006    115754    116571    127792    128095    143831    148154    143076    171192    102666    102844     83455     98347    135660    146518 
dram[3]:    103073    135377    115804    116455    128172    127875    100973    101263    100631    104826    102725     96050     96591     97628     61407     71249 
dram[4]:    113718    110540    115058    115687    128133    146917    116034    122538    154084    116998    101536    101157    108028     93144    106993     91721 
dram[5]:    145665    149381    115303    116028    146289    147057    108428    107286    108680    103363    101375    103385     97034     99075    141307    132154 
average row accesses per activate:
dram[0]:  7.327273  6.333333  5.460526  5.643836  6.131579  6.219178  4.834862  5.202020  6.944445  6.209877  5.367089  4.845238  5.787879  4.790123  8.000000  7.958333 
dram[1]:  7.192983  7.620690  6.596774  5.608108  5.397590  4.196429  6.144578  5.278350  5.633333  6.271605  7.474576  6.698413  5.038462  5.310811  7.113207  7.560000 
dram[2]:  6.870968  6.296875  5.873240  5.956522  5.493976  6.038462  7.537313  7.342857  5.976191  6.112500  4.684783  5.117647  6.000000  5.438356  7.557693  6.271186 
dram[3]:  5.722222  5.389610  6.983051  8.078431  5.679487  5.666667  6.243902  6.826667  6.262500  4.775701  4.610526  5.240964  5.418919  5.289474  5.969697  5.907692 
dram[4]:  8.937500  7.403509  7.122807  4.963415  5.147727  6.666667  5.688889  7.661539  9.960000  8.586206  5.714286  7.293103  5.280000  5.471428 10.184211  9.071428 
dram[5]:  5.036145  4.712644  4.813953  5.368421  5.703704  5.186813  7.347826  8.209678  5.452631  4.903846  6.712121  5.888889  5.571429  5.013158  7.400000  7.433962 
average row locality = 42089/6980 = 6.029943
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       369       381       378       374       409       395       470       458       461       459       408       397       380       382       376       382 
dram[1]:       374       402       369       376       393       411       459       457       467       467       428       409       388       388       377       378 
dram[2]:       385       364       383       373       396       414       457       461       463       455       417       424       394       393       393       370 
dram[3]:       373       377       370       373       386       403       454       455       456       465       426       424       391       393       394       384 
dram[4]:       391       385       369       368       399       407       458       443       455       458       427       411       388       381       387       381 
dram[5]:       378       373       374       370       408       413       451       458       473       467       431       413       381       378       370       394 
total reads: 39128
bank skew: 473/364 = 1.30
chip skew: 6543/6479 = 1.01
number of total write accesses:
dram[0]:        34        37        37        38        57        59        57        57        39        44        16        10         2         6         0         0 
dram[1]:        36        40        40        39        55        59        51        55        40        41        13        13         5         5         0         0 
dram[2]:        41        39        34        38        60        57        48        53        39        34        14        11         2         4         0         0 
dram[3]:        39        38        42        39        57        56        58        57        45        46        12        11        10         9         0         0 
dram[4]:        38        37        37        39        54        53        54        55        43        40        13        12         8         2         0         0 
dram[5]:        40        37        40        38        54        59        56        51        45        43        12        11         9         3         0         0 
total reads: 2961
min_bank_accesses = 0!
chip skew: 519/474 = 1.09
average mf latency per bank:
dram[0]:       4976      4771      5384      5454      4926      4927      4603      4551      4368      4406      9698     10267     17155     16470     24144     23212
dram[1]:       5045      4753      5580      5651      5329      5247      4881      4967      4609      4667      9435     10597     16683     17331     24986     25407
dram[2]:       4851      4984      5360      5517      5183      5031      4702      4673      4608      4747      9627     10306     16420     17409     22826     25260
dram[3]:       5044      4844      5313      5527      5175      5081      4680      4809      4444      4389      9428      9856     16066     16986     23108     24565
dram[4]:       6079      4880      7137      5532      6873      5230      6244      4752      6070      4405     58675     10452     21899     18106     31396     24674
dram[5]:       4759      5093      5296      5738      4802      4998      4358      4748      4110      4531      9473     10421     16285     18184     23715     23928
maximum mf latency per bank:
dram[0]:        899       934       810       865       973       868      1027       848       950       906       944       875       832       858      1022       864
dram[1]:        944       914       940       905       871       891       903       915       904       918       857       865       978       902       933      1015
dram[2]:        819       875       814       963       955       896       899       836      1215       922       856       947       881       942       925       911
dram[3]:        859       898       906       855      1002       924       944       920      1033      1040       920       984       973       955      1047       932
dram[4]:       1093      1001      1072       998      1108       991      1037       962      1083      1003      1073       906      1256       940      1033      1018
dram[5]:        907       979       859       931       833       999       857       902       927       966       884      1041       907       906       943      1075

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001586 n_nop=985647 n_act=1185 n_pre=1169 n_req=6972 n_rd=12958 n_write=627 bw_util=0.02713
n_activity=100641 dram_eff=0.27
bk0: 738a 997923i bk1: 762a 997637i bk2: 756a 997310i bk3: 748a 997304i bk4: 818a 995940i bk5: 790a 996584i bk6: 940a 994456i bk7: 916a 995071i bk8: 922a 996728i bk9: 918a 996426i bk10: 816a 996941i bk11: 794a 996713i bk12: 760a 997273i bk13: 764a 996528i bk14: 752a 997616i bk15: 764a 997538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0589275
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001586 n_nop=985544 n_act=1174 n_pre=1158 n_req=7035 n_rd=13086 n_write=624 bw_util=0.02738
n_activity=103403 dram_eff=0.2652
bk0: 748a 997866i bk1: 804a 997635i bk2: 738a 997757i bk3: 752a 997547i bk4: 786a 996822i bk5: 822a 995910i bk6: 918a 996015i bk7: 914a 995547i bk8: 934a 996448i bk9: 934a 996677i bk10: 856a 997573i bk11: 818a 997529i bk12: 776a 997353i bk13: 776a 997166i bk14: 754a 997963i bk15: 756a 997845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0268554
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001586 n_nop=985615 n_act=1155 n_pre=1139 n_req=7016 n_rd=13084 n_write=593 bw_util=0.02731
n_activity=100262 dram_eff=0.2728
bk0: 770a 997657i bk1: 728a 997799i bk2: 766a 997277i bk3: 746a 997511i bk4: 792a 996041i bk5: 828a 996160i bk6: 914a 996066i bk7: 922a 995781i bk8: 926a 996588i bk9: 910a 996559i bk10: 834a 996650i bk11: 848a 996642i bk12: 788a 997187i bk13: 786a 996860i bk14: 786a 997484i bk15: 740a 997551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0538656
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001586 n_nop=985433 n_act=1221 n_pre=1205 n_req=7043 n_rd=13048 n_write=679 bw_util=0.02741
n_activity=103586 dram_eff=0.265
bk0: 746a 997287i bk1: 754a 997024i bk2: 740a 997506i bk3: 746a 997909i bk4: 772a 996620i bk5: 806a 996298i bk6: 908a 996186i bk7: 910a 995931i bk8: 912a 996714i bk9: 930a 995978i bk10: 852a 996769i bk11: 848a 997020i bk12: 782a 997120i bk13: 786a 997102i bk14: 788a 997533i bk15: 768a 997750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0255565
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001586 n_nop=985920 n_act=1024 n_pre=1008 n_req=6993 n_rd=13016 n_write=618 bw_util=0.02722
n_activity=99665 dram_eff=0.2736
bk0: 782a 998112i bk1: 770a 997645i bk2: 738a 998024i bk3: 736a 996982i bk4: 798a 995976i bk5: 814a 995949i bk6: 916a 995927i bk7: 886a 995784i bk8: 910a 997419i bk9: 916a 996992i bk10: 854a 996964i bk11: 822a 997097i bk12: 776a 996740i bk13: 762a 996514i bk14: 774a 997436i bk15: 762a 997493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0631289
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001586 n_nop=985450 n_act=1221 n_pre=1205 n_req=7030 n_rd=13064 n_write=646 bw_util=0.02738
n_activity=103743 dram_eff=0.2643
bk0: 756a 997084i bk1: 746a 996807i bk2: 748a 997058i bk3: 740a 997298i bk4: 816a 996506i bk5: 826a 996174i bk6: 902a 996253i bk7: 916a 996337i bk8: 946a 996414i bk9: 934a 996041i bk10: 862a 997523i bk11: 826a 997288i bk12: 762a 997548i bk13: 756a 997228i bk14: 740a 998159i bk15: 788a 997849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0309379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81998, Miss = 3251, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 335
L2_cache_bank[1]: Access = 82535, Miss = 3228, Miss_rate = 0.039, Pending_hits = 6, Reservation_fails = 366
L2_cache_bank[2]: Access = 82179, Miss = 3255, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 115
L2_cache_bank[3]: Access = 83471, Miss = 3288, Miss_rate = 0.039, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 81892, Miss = 3288, Miss_rate = 0.040, Pending_hits = 3, Reservation_fails = 124
L2_cache_bank[5]: Access = 83143, Miss = 3254, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 478
L2_cache_bank[6]: Access = 82539, Miss = 3250, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 83171, Miss = 3274, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 122780, Miss = 3274, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 661
L2_cache_bank[9]: Access = 83564, Miss = 3234, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 767
L2_cache_bank[10]: Access = 82546, Miss = 3266, Miss_rate = 0.040, Pending_hits = 10, Reservation_fails = 6
L2_cache_bank[11]: Access = 83702, Miss = 3266, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 1033520
L2_total_cache_misses = 39128
L2_total_cache_miss_rate = 0.0379
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 2852
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 583129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2510
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2094
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3514506
icnt_total_pkts_simt_to_mem=1447376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.77016
	minimum = 6
	maximum = 32
Network latency average = 9.12903
	minimum = 6
	maximum = 27
Slowest packet = 2066266
Flit latency average = 7.6297
	minimum = 6
	maximum = 23
Slowest flit = 4959406
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0258738
	minimum = 0.0211268 (at node 2)
	maximum = 0.0309859 (at node 16)
Accepted packet rate average = 0.0258738
	minimum = 0.0211268 (at node 2)
	maximum = 0.0309859 (at node 16)
Injected flit rate average = 0.0776213
	minimum = 0.0211268 (at node 2)
	maximum = 0.15493 (at node 16)
Accepted flit rate average= 0.0776213
	minimum = 0.028169 (at node 15)
	maximum = 0.126761 (at node 9)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.974 (9 samples)
	minimum = 6 (9 samples)
	maximum = 292.444 (9 samples)
Network latency average = 21.007 (9 samples)
	minimum = 6 (9 samples)
	maximum = 240.111 (9 samples)
Flit latency average = 15.9393 (9 samples)
	minimum = 6 (9 samples)
	maximum = 237.667 (9 samples)
Fragmentation average = 0.0332469 (9 samples)
	minimum = 0 (9 samples)
	maximum = 145.778 (9 samples)
Injected packet rate average = 0.051647 (9 samples)
	minimum = 0.0396314 (9 samples)
	maximum = 0.0931475 (9 samples)
Accepted packet rate average = 0.051647 (9 samples)
	minimum = 0.0396314 (9 samples)
	maximum = 0.0931475 (9 samples)
Injected flit rate average = 0.128557 (9 samples)
	minimum = 0.052128 (9 samples)
	maximum = 0.250853 (9 samples)
Accepted flit rate average = 0.128557 (9 samples)
	minimum = 0.0680977 (9 samples)
	maximum = 0.219004 (9 samples)
Injected packet size average = 2.48916 (9 samples)
Accepted packet size average = 2.48916 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 1 sec (661 sec)
gpgpu_simulation_rate = 25429 (inst/sec)
gpgpu_simulation_rate = 1147 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 660196.000000 (ms)
Result stored in result.txt
