<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r600d.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r600d.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2009 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2009 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#ifndef R600D_H</span>
<span class="cp">#define R600D_H</span>

<span class="cp">#define CP_PACKET2			0x80000000</span>
<span class="cp">#define		PACKET2_PAD_SHIFT		0</span>
<span class="cp">#define		PACKET2_PAD_MASK		(0x3fffffff &lt;&lt; 0)</span>

<span class="cp">#define PACKET2(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</span>

<span class="cp">#define R6XX_MAX_SH_GPRS			256</span>
<span class="cp">#define R6XX_MAX_TEMP_GPRS			16</span>
<span class="cp">#define R6XX_MAX_SH_THREADS			256</span>
<span class="cp">#define R6XX_MAX_SH_STACK_ENTRIES		4096</span>
<span class="cp">#define R6XX_MAX_BACKENDS			8</span>
<span class="cp">#define R6XX_MAX_BACKENDS_MASK			0xff</span>
<span class="cp">#define R6XX_MAX_SIMDS				8</span>
<span class="cp">#define R6XX_MAX_SIMDS_MASK			0xff</span>
<span class="cp">#define R6XX_MAX_PIPES				8</span>
<span class="cp">#define R6XX_MAX_PIPES_MASK			0xff</span>

<span class="cm">/* PTE flags */</span>
<span class="cp">#define PTE_VALID				(1 &lt;&lt; 0)</span>
<span class="cp">#define PTE_SYSTEM				(1 &lt;&lt; 1)</span>
<span class="cp">#define PTE_SNOOPED				(1 &lt;&lt; 2)</span>
<span class="cp">#define PTE_READABLE				(1 &lt;&lt; 5)</span>
<span class="cp">#define PTE_WRITEABLE				(1 &lt;&lt; 6)</span>

<span class="cm">/* tiling bits */</span>
<span class="cp">#define     ARRAY_LINEAR_GENERAL              0x00000000</span>
<span class="cp">#define     ARRAY_LINEAR_ALIGNED              0x00000001</span>
<span class="cp">#define     ARRAY_1D_TILED_THIN1              0x00000002</span>
<span class="cp">#define     ARRAY_2D_TILED_THIN1              0x00000004</span>

<span class="cm">/* Registers */</span>
<span class="cp">#define	ARB_POP						0x2418</span>
<span class="cp">#define 	ENABLE_TC128					(1 &lt;&lt; 30)</span>
<span class="cp">#define	ARB_GDEC_RD_CNTL				0x246C</span>

<span class="cp">#define	CC_GC_SHADER_PIPE_CONFIG			0x8950</span>
<span class="cp">#define	CC_RB_BACKEND_DISABLE				0x98F4</span>
<span class="cp">#define		BACKEND_DISABLE(x)				((x) &lt;&lt; 16)</span>

<span class="cp">#define	CB_COLOR0_BASE					0x28040</span>
<span class="cp">#define	CB_COLOR1_BASE					0x28044</span>
<span class="cp">#define	CB_COLOR2_BASE					0x28048</span>
<span class="cp">#define	CB_COLOR3_BASE					0x2804C</span>
<span class="cp">#define	CB_COLOR4_BASE					0x28050</span>
<span class="cp">#define	CB_COLOR5_BASE					0x28054</span>
<span class="cp">#define	CB_COLOR6_BASE					0x28058</span>
<span class="cp">#define	CB_COLOR7_BASE					0x2805C</span>
<span class="cp">#define	CB_COLOR7_FRAG					0x280FC</span>

<span class="cp">#define CB_COLOR0_SIZE                                  0x28060</span>
<span class="cp">#define CB_COLOR0_VIEW                                  0x28080</span>
<span class="cp">#define R_028080_CB_COLOR0_VIEW                      0x028080</span>
<span class="cp">#define   S_028080_SLICE_START(x)                      (((x) &amp; 0x7FF) &lt;&lt; 0)</span>
<span class="cp">#define   G_028080_SLICE_START(x)                      (((x) &gt;&gt; 0) &amp; 0x7FF)</span>
<span class="cp">#define   C_028080_SLICE_START                         0xFFFFF800</span>
<span class="cp">#define   S_028080_SLICE_MAX(x)                        (((x) &amp; 0x7FF) &lt;&lt; 13)</span>
<span class="cp">#define   G_028080_SLICE_MAX(x)                        (((x) &gt;&gt; 13) &amp; 0x7FF)</span>
<span class="cp">#define   C_028080_SLICE_MAX                           0xFF001FFF</span>
<span class="cp">#define R_028084_CB_COLOR1_VIEW                      0x028084</span>
<span class="cp">#define R_028088_CB_COLOR2_VIEW                      0x028088</span>
<span class="cp">#define R_02808C_CB_COLOR3_VIEW                      0x02808C</span>
<span class="cp">#define R_028090_CB_COLOR4_VIEW                      0x028090</span>
<span class="cp">#define R_028094_CB_COLOR5_VIEW                      0x028094</span>
<span class="cp">#define R_028098_CB_COLOR6_VIEW                      0x028098</span>
<span class="cp">#define R_02809C_CB_COLOR7_VIEW                      0x02809C</span>
<span class="cp">#define CB_COLOR0_INFO                                  0x280a0</span>
<span class="cp">#	define CB_FORMAT(x)				((x) &lt;&lt; 2)</span>
<span class="cp">#       define CB_ARRAY_MODE(x)                         ((x) &lt;&lt; 8)</span>
<span class="cp">#	define CB_SOURCE_FORMAT(x)			((x) &lt;&lt; 27)</span>
<span class="cp">#	define CB_SF_EXPORT_FULL			0</span>
<span class="cp">#	define CB_SF_EXPORT_NORM			1</span>
<span class="cp">#define CB_COLOR0_TILE                                  0x280c0</span>
<span class="cp">#define CB_COLOR0_FRAG                                  0x280e0</span>
<span class="cp">#define CB_COLOR0_MASK                                  0x28100</span>

<span class="cp">#define SQ_ALU_CONST_CACHE_PS_0				0x28940</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_1				0x28944</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_2				0x28948</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_3				0x2894c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_4				0x28950</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_5				0x28954</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_6				0x28958</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_7				0x2895c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_8				0x28960</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_9				0x28964</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_10			0x28968</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_11			0x2896c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_12			0x28970</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_13			0x28974</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_14			0x28978</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_PS_15			0x2897c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_0				0x28980</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_1				0x28984</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_2				0x28988</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_3				0x2898c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_4				0x28990</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_5				0x28994</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_6				0x28998</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_7				0x2899c</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_8				0x289a0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_9				0x289a4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_10			0x289a8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_11			0x289ac</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_12			0x289b0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_13			0x289b4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_14			0x289b8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_VS_15			0x289bc</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_0				0x289c0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_1				0x289c4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_2				0x289c8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_3				0x289cc</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_4				0x289d0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_5				0x289d4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_6				0x289d8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_7				0x289dc</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_8				0x289e0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_9				0x289e4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_10			0x289e8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_11			0x289ec</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_12			0x289f0</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_13			0x289f4</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_14			0x289f8</span>
<span class="cp">#define SQ_ALU_CONST_CACHE_GS_15			0x289fc</span>

<span class="cp">#define	CONFIG_MEMSIZE					0x5428</span>
<span class="cp">#define CONFIG_CNTL					0x5424</span>
<span class="cp">#define	CP_STAT						0x8680</span>
<span class="cp">#define	CP_COHER_BASE					0x85F8</span>
<span class="cp">#define	CP_DEBUG					0xC1FC</span>
<span class="cp">#define	R_0086D8_CP_ME_CNTL			0x86D8</span>
<span class="cp">#define		S_0086D8_CP_ME_HALT(x)			(((x) &amp; 1)&lt;&lt;28)</span>
<span class="cp">#define		C_0086D8_CP_ME_HALT(x)			((x) &amp; 0xEFFFFFFF)</span>
<span class="cp">#define	CP_ME_RAM_DATA					0xC160</span>
<span class="cp">#define	CP_ME_RAM_RADDR					0xC158</span>
<span class="cp">#define	CP_ME_RAM_WADDR					0xC15C</span>
<span class="cp">#define CP_MEQ_THRESHOLDS				0x8764</span>
<span class="cp">#define		MEQ_END(x)					((x) &lt;&lt; 16)</span>
<span class="cp">#define		ROQ_END(x)					((x) &lt;&lt; 24)</span>
<span class="cp">#define	CP_PERFMON_CNTL					0x87FC</span>
<span class="cp">#define	CP_PFP_UCODE_ADDR				0xC150</span>
<span class="cp">#define	CP_PFP_UCODE_DATA				0xC154</span>
<span class="cp">#define	CP_QUEUE_THRESHOLDS				0x8760</span>
<span class="cp">#define		ROQ_IB1_START(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		ROQ_IB2_START(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define	CP_RB_BASE					0xC100</span>
<span class="cp">#define	CP_RB_CNTL					0xC104</span>
<span class="cp">#define		RB_BUFSZ(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		RB_BLKSZ(x)					((x) &lt;&lt; 8)</span>
<span class="cp">#define		RB_NO_UPDATE					(1 &lt;&lt; 27)</span>
<span class="cp">#define		RB_RPTR_WR_ENA					(1 &lt;&lt; 31)</span>
<span class="cp">#define		BUF_SWAP_32BIT					(2 &lt;&lt; 16)</span>
<span class="cp">#define	CP_RB_RPTR					0x8700</span>
<span class="cp">#define	CP_RB_RPTR_ADDR					0xC10C</span>
<span class="cp">#define		RB_RPTR_SWAP(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define	CP_RB_RPTR_ADDR_HI				0xC110</span>
<span class="cp">#define	CP_RB_RPTR_WR					0xC108</span>
<span class="cp">#define	CP_RB_WPTR					0xC114</span>
<span class="cp">#define	CP_RB_WPTR_ADDR					0xC118</span>
<span class="cp">#define	CP_RB_WPTR_ADDR_HI				0xC11C</span>
<span class="cp">#define	CP_RB_WPTR_DELAY				0x8704</span>
<span class="cp">#define	CP_ROQ_IB1_STAT					0x8784</span>
<span class="cp">#define	CP_ROQ_IB2_STAT					0x8788</span>
<span class="cp">#define	CP_SEM_WAIT_TIMER				0x85BC</span>

<span class="cp">#define	DB_DEBUG					0x9830</span>
<span class="cp">#define		PREZ_MUST_WAIT_FOR_POSTZ_DONE			(1 &lt;&lt; 31)</span>
<span class="cp">#define	DB_DEPTH_BASE					0x2800C</span>
<span class="cp">#define	DB_HTILE_DATA_BASE				0x28014</span>
<span class="cp">#define	DB_HTILE_SURFACE				0x28D24</span>
<span class="cp">#define   S_028D24_HTILE_WIDTH(x)                      (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_028D24_HTILE_WIDTH(x)                      (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_028D24_HTILE_WIDTH                         0xFFFFFFFE</span>
<span class="cp">#define   S_028D24_HTILE_HEIGHT(x)                      (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_028D24_HTILE_HEIGHT(x)                      (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_028D24_HTILE_HEIGHT                         0xFFFFFFFD</span>
<span class="cp">#define   G_028D24_LINEAR(x)                           (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define	DB_WATERMARKS					0x9838</span>
<span class="cp">#define		DEPTH_FREE(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		DEPTH_FLUSH(x)					((x) &lt;&lt; 5)</span>
<span class="cp">#define		DEPTH_PENDING_FREE(x)				((x) &lt;&lt; 15)</span>
<span class="cp">#define		DEPTH_CACHELINE_FREE(x)				((x) &lt;&lt; 20)</span>

<span class="cp">#define	DCP_TILING_CONFIG				0x6CA0</span>
<span class="cp">#define		PIPE_TILING(x)					((x) &lt;&lt; 1)</span>
<span class="cp">#define 	BANK_TILING(x)					((x) &lt;&lt; 4)</span>
<span class="cp">#define		GROUP_SIZE(x)					((x) &lt;&lt; 6)</span>
<span class="cp">#define		ROW_TILING(x)					((x) &lt;&lt; 8)</span>
<span class="cp">#define		BANK_SWAPS(x)					((x) &lt;&lt; 11)</span>
<span class="cp">#define		SAMPLE_SPLIT(x)					((x) &lt;&lt; 14)</span>
<span class="cp">#define		BACKEND_MAP(x)					((x) &lt;&lt; 16)</span>

<span class="cp">#define GB_TILING_CONFIG				0x98F0</span>
<span class="cp">#define     PIPE_TILING__SHIFT              1</span>
<span class="cp">#define     PIPE_TILING__MASK               0x0000000e</span>

<span class="cp">#define	GC_USER_SHADER_PIPE_CONFIG			0x8954</span>
<span class="cp">#define		INACTIVE_QD_PIPES(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define		INACTIVE_QD_PIPES_MASK				0x0000FF00</span>
<span class="cp">#define		INACTIVE_SIMDS(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define		INACTIVE_SIMDS_MASK				0x00FF0000</span>

<span class="cp">#define SQ_CONFIG                                         0x8c00</span>
<span class="cp">#       define VC_ENABLE                                  (1 &lt;&lt; 0)</span>
<span class="cp">#       define EXPORT_SRC_C                               (1 &lt;&lt; 1)</span>
<span class="cp">#       define DX9_CONSTS                                 (1 &lt;&lt; 2)</span>
<span class="cp">#       define ALU_INST_PREFER_VECTOR                     (1 &lt;&lt; 3)</span>
<span class="cp">#       define DX10_CLAMP                                 (1 &lt;&lt; 4)</span>
<span class="cp">#       define CLAUSE_SEQ_PRIO(x)                         ((x) &lt;&lt; 8)</span>
<span class="cp">#       define PS_PRIO(x)                                 ((x) &lt;&lt; 24)</span>
<span class="cp">#       define VS_PRIO(x)                                 ((x) &lt;&lt; 26)</span>
<span class="cp">#       define GS_PRIO(x)                                 ((x) &lt;&lt; 28)</span>
<span class="cp">#       define ES_PRIO(x)                                 ((x) &lt;&lt; 30)</span>
<span class="cp">#define SQ_GPR_RESOURCE_MGMT_1                            0x8c04</span>
<span class="cp">#       define NUM_PS_GPRS(x)                             ((x) &lt;&lt; 0)</span>
<span class="cp">#       define NUM_VS_GPRS(x)                             ((x) &lt;&lt; 16)</span>
<span class="cp">#       define NUM_CLAUSE_TEMP_GPRS(x)                    ((x) &lt;&lt; 28)</span>
<span class="cp">#define SQ_GPR_RESOURCE_MGMT_2                            0x8c08</span>
<span class="cp">#       define NUM_GS_GPRS(x)                             ((x) &lt;&lt; 0)</span>
<span class="cp">#       define NUM_ES_GPRS(x)                             ((x) &lt;&lt; 16)</span>
<span class="cp">#define SQ_THREAD_RESOURCE_MGMT                           0x8c0c</span>
<span class="cp">#       define NUM_PS_THREADS(x)                          ((x) &lt;&lt; 0)</span>
<span class="cp">#       define NUM_VS_THREADS(x)                          ((x) &lt;&lt; 8)</span>
<span class="cp">#       define NUM_GS_THREADS(x)                          ((x) &lt;&lt; 16)</span>
<span class="cp">#       define NUM_ES_THREADS(x)                          ((x) &lt;&lt; 24)</span>
<span class="cp">#define SQ_STACK_RESOURCE_MGMT_1                          0x8c10</span>
<span class="cp">#       define NUM_PS_STACK_ENTRIES(x)                    ((x) &lt;&lt; 0)</span>
<span class="cp">#       define NUM_VS_STACK_ENTRIES(x)                    ((x) &lt;&lt; 16)</span>
<span class="cp">#define SQ_STACK_RESOURCE_MGMT_2                          0x8c14</span>
<span class="cp">#       define NUM_GS_STACK_ENTRIES(x)                    ((x) &lt;&lt; 0)</span>
<span class="cp">#       define NUM_ES_STACK_ENTRIES(x)                    ((x) &lt;&lt; 16)</span>
<span class="cp">#define SQ_ESGS_RING_BASE                               0x8c40</span>
<span class="cp">#define SQ_GSVS_RING_BASE                               0x8c48</span>
<span class="cp">#define SQ_ESTMP_RING_BASE                              0x8c50</span>
<span class="cp">#define SQ_GSTMP_RING_BASE                              0x8c58</span>
<span class="cp">#define SQ_VSTMP_RING_BASE                              0x8c60</span>
<span class="cp">#define SQ_PSTMP_RING_BASE                              0x8c68</span>
<span class="cp">#define SQ_FBUF_RING_BASE                               0x8c70</span>
<span class="cp">#define SQ_REDUC_RING_BASE                              0x8c78</span>

<span class="cp">#define GRBM_CNTL                                       0x8000</span>
<span class="cp">#       define GRBM_READ_TIMEOUT(x)                     ((x) &lt;&lt; 0)</span>
<span class="cp">#define	GRBM_STATUS					0x8010</span>
<span class="cp">#define		CMDFIFO_AVAIL_MASK				0x0000001F</span>
<span class="cp">#define		GUI_ACTIVE					(1&lt;&lt;31)</span>
<span class="cp">#define	GRBM_STATUS2					0x8014</span>
<span class="cp">#define	GRBM_SOFT_RESET					0x8020</span>
<span class="cp">#define		SOFT_RESET_CP					(1&lt;&lt;0)</span>

<span class="cp">#define	CG_THERMAL_STATUS				0x7F4</span>
<span class="cp">#define		ASIC_T(x)			        ((x) &lt;&lt; 0)</span>
<span class="cp">#define		ASIC_T_MASK			        0x1FF</span>
<span class="cp">#define		ASIC_T_SHIFT			        0</span>

<span class="cp">#define	HDP_HOST_PATH_CNTL				0x2C00</span>
<span class="cp">#define	HDP_NONSURFACE_BASE				0x2C04</span>
<span class="cp">#define	HDP_NONSURFACE_INFO				0x2C08</span>
<span class="cp">#define	HDP_NONSURFACE_SIZE				0x2C0C</span>
<span class="cp">#define HDP_REG_COHERENCY_FLUSH_CNTL			0x54A0</span>
<span class="cp">#define	HDP_TILING_CONFIG				0x2F3C</span>
<span class="cp">#define HDP_DEBUG1                                      0x2F34</span>

<span class="cp">#define MC_VM_AGP_TOP					0x2184</span>
<span class="cp">#define MC_VM_AGP_BOT					0x2188</span>
<span class="cp">#define	MC_VM_AGP_BASE					0x218C</span>
<span class="cp">#define MC_VM_FB_LOCATION				0x2180</span>
<span class="cp">#define MC_VM_L1_TLB_MCD_RD_A_CNTL			0x219C</span>
<span class="cp">#define 	ENABLE_L1_TLB					(1 &lt;&lt; 0)</span>
<span class="cp">#define		ENABLE_L1_FRAGMENT_PROCESSING			(1 &lt;&lt; 1)</span>
<span class="cp">#define		ENABLE_L1_STRICT_ORDERING			(1 &lt;&lt; 2)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_MASK				0x000000C0</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_SHIFT			6</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_PA_ONLY			(0 &lt;&lt; 6)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_USE_SYS_MAP			(1 &lt;&lt; 6)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_IN_SYS			(2 &lt;&lt; 6)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_NOT_IN_SYS			(3 &lt;&lt; 6)</span>
<span class="cp">#define		SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	(0 &lt;&lt; 8)</span>
<span class="cp">#define		SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE	(1 &lt;&lt; 8)</span>
<span class="cp">#define		ENABLE_SEMAPHORE_MODE				(1 &lt;&lt; 10)</span>
<span class="cp">#define		ENABLE_WAIT_L2_QUERY				(1 &lt;&lt; 11)</span>
<span class="cp">#define		EFFECTIVE_L1_TLB_SIZE(x)			(((x) &amp; 7) &lt;&lt; 12)</span>
<span class="cp">#define		EFFECTIVE_L1_TLB_SIZE_MASK			0x00007000</span>
<span class="cp">#define		EFFECTIVE_L1_TLB_SIZE_SHIFT			12</span>
<span class="cp">#define		EFFECTIVE_L1_QUEUE_SIZE(x)			(((x) &amp; 7) &lt;&lt; 15)</span>
<span class="cp">#define		EFFECTIVE_L1_QUEUE_SIZE_MASK			0x00038000</span>
<span class="cp">#define		EFFECTIVE_L1_QUEUE_SIZE_SHIFT			15</span>
<span class="cp">#define MC_VM_L1_TLB_MCD_RD_B_CNTL			0x21A0</span>
<span class="cp">#define MC_VM_L1_TLB_MCB_RD_GFX_CNTL			0x21FC</span>
<span class="cp">#define MC_VM_L1_TLB_MCB_RD_HDP_CNTL			0x2204</span>
<span class="cp">#define MC_VM_L1_TLB_MCB_RD_PDMA_CNTL			0x2208</span>
<span class="cp">#define MC_VM_L1_TLB_MCB_RD_SEM_CNTL			0x220C</span>
<span class="cp">#define	MC_VM_L1_TLB_MCB_RD_SYS_CNTL			0x2200</span>
<span class="cp">#define MC_VM_L1_TLB_MCD_WR_A_CNTL			0x21A4</span>
<span class="cp">#define MC_VM_L1_TLB_MCD_WR_B_CNTL			0x21A8</span>
<span class="cp">#define MC_VM_L1_TLB_MCB_WR_GFX_CNTL			0x2210</span>
<span class="cp">#define MC_VM_L1_TLB_MCB_WR_HDP_CNTL			0x2218</span>
<span class="cp">#define MC_VM_L1_TLB_MCB_WR_PDMA_CNTL			0x221C</span>
<span class="cp">#define MC_VM_L1_TLB_MCB_WR_SEM_CNTL			0x2220</span>
<span class="cp">#define MC_VM_L1_TLB_MCB_WR_SYS_CNTL			0x2214</span>
<span class="cp">#define MC_VM_SYSTEM_APERTURE_LOW_ADDR			0x2190</span>
<span class="cp">#define		LOGICAL_PAGE_NUMBER_MASK			0x000FFFFF</span>
<span class="cp">#define		LOGICAL_PAGE_NUMBER_SHIFT			0</span>
<span class="cp">#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR			0x2194</span>
<span class="cp">#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR		0x2198</span>

<span class="cp">#define	PA_CL_ENHANCE					0x8A14</span>
<span class="cp">#define		CLIP_VTX_REORDER_ENA				(1 &lt;&lt; 0)</span>
<span class="cp">#define		NUM_CLIP_SEQ(x)					((x) &lt;&lt; 1)</span>
<span class="cp">#define PA_SC_AA_CONFIG					0x28C04</span>
<span class="cp">#define	PA_SC_AA_SAMPLE_LOCS_2S				0x8B40</span>
<span class="cp">#define	PA_SC_AA_SAMPLE_LOCS_4S				0x8B44</span>
<span class="cp">#define	PA_SC_AA_SAMPLE_LOCS_8S_WD0			0x8B48</span>
<span class="cp">#define	PA_SC_AA_SAMPLE_LOCS_8S_WD1			0x8B4C</span>
<span class="cp">#define		S0_X(x)						((x) &lt;&lt; 0)</span>
<span class="cp">#define		S0_Y(x)						((x) &lt;&lt; 4)</span>
<span class="cp">#define		S1_X(x)						((x) &lt;&lt; 8)</span>
<span class="cp">#define		S1_Y(x)						((x) &lt;&lt; 12)</span>
<span class="cp">#define		S2_X(x)						((x) &lt;&lt; 16)</span>
<span class="cp">#define		S2_Y(x)						((x) &lt;&lt; 20)</span>
<span class="cp">#define		S3_X(x)						((x) &lt;&lt; 24)</span>
<span class="cp">#define		S3_Y(x)						((x) &lt;&lt; 28)</span>
<span class="cp">#define		S4_X(x)						((x) &lt;&lt; 0)</span>
<span class="cp">#define		S4_Y(x)						((x) &lt;&lt; 4)</span>
<span class="cp">#define		S5_X(x)						((x) &lt;&lt; 8)</span>
<span class="cp">#define		S5_Y(x)						((x) &lt;&lt; 12)</span>
<span class="cp">#define		S6_X(x)						((x) &lt;&lt; 16)</span>
<span class="cp">#define		S6_Y(x)						((x) &lt;&lt; 20)</span>
<span class="cp">#define		S7_X(x)						((x) &lt;&lt; 24)</span>
<span class="cp">#define		S7_Y(x)						((x) &lt;&lt; 28)</span>
<span class="cp">#define PA_SC_CLIPRECT_RULE				0x2820c</span>
<span class="cp">#define	PA_SC_ENHANCE					0x8BF0</span>
<span class="cp">#define		FORCE_EOV_MAX_CLK_CNT(x)			((x) &lt;&lt; 0)</span>
<span class="cp">#define		FORCE_EOV_MAX_TILE_CNT(x)			((x) &lt;&lt; 12)</span>
<span class="cp">#define PA_SC_LINE_STIPPLE				0x28A0C</span>
<span class="cp">#define	PA_SC_LINE_STIPPLE_STATE			0x8B10</span>
<span class="cp">#define PA_SC_MODE_CNTL					0x28A4C</span>
<span class="cp">#define	PA_SC_MULTI_CHIP_CNTL				0x8B20</span>

<span class="cp">#define PA_SC_SCREEN_SCISSOR_TL                         0x28030</span>
<span class="cp">#define PA_SC_GENERIC_SCISSOR_TL                        0x28240</span>
<span class="cp">#define PA_SC_WINDOW_SCISSOR_TL                         0x28204</span>

<span class="cp">#define	PCIE_PORT_INDEX					0x0038</span>
<span class="cp">#define	PCIE_PORT_DATA					0x003C</span>

<span class="cp">#define CHMAP						0x2004</span>
<span class="cp">#define		NOOFCHAN_SHIFT					12</span>
<span class="cp">#define		NOOFCHAN_MASK					0x00003000</span>

<span class="cp">#define RAMCFG						0x2408</span>
<span class="cp">#define		NOOFBANK_SHIFT					0</span>
<span class="cp">#define		NOOFBANK_MASK					0x00000001</span>
<span class="cp">#define		NOOFRANK_SHIFT					1</span>
<span class="cp">#define		NOOFRANK_MASK					0x00000002</span>
<span class="cp">#define		NOOFROWS_SHIFT					2</span>
<span class="cp">#define		NOOFROWS_MASK					0x0000001C</span>
<span class="cp">#define		NOOFCOLS_SHIFT					5</span>
<span class="cp">#define		NOOFCOLS_MASK					0x00000060</span>
<span class="cp">#define		CHANSIZE_SHIFT					7</span>
<span class="cp">#define		CHANSIZE_MASK					0x00000080</span>
<span class="cp">#define		BURSTLENGTH_SHIFT				8</span>
<span class="cp">#define		BURSTLENGTH_MASK				0x00000100</span>
<span class="cp">#define		CHANSIZE_OVERRIDE				(1 &lt;&lt; 10)</span>

<span class="cp">#define	SCRATCH_REG0					0x8500</span>
<span class="cp">#define	SCRATCH_REG1					0x8504</span>
<span class="cp">#define	SCRATCH_REG2					0x8508</span>
<span class="cp">#define	SCRATCH_REG3					0x850C</span>
<span class="cp">#define	SCRATCH_REG4					0x8510</span>
<span class="cp">#define	SCRATCH_REG5					0x8514</span>
<span class="cp">#define	SCRATCH_REG6					0x8518</span>
<span class="cp">#define	SCRATCH_REG7					0x851C</span>
<span class="cp">#define	SCRATCH_UMSK					0x8540</span>
<span class="cp">#define	SCRATCH_ADDR					0x8544</span>

<span class="cp">#define	SPI_CONFIG_CNTL					0x9100</span>
<span class="cp">#define		GPR_WRITE_PRIORITY(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		DISABLE_INTERP_1				(1 &lt;&lt; 5)</span>
<span class="cp">#define	SPI_CONFIG_CNTL_1				0x913C</span>
<span class="cp">#define		VTX_DONE_DELAY(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		INTERP_ONE_PRIM_PER_ROW				(1 &lt;&lt; 4)</span>
<span class="cp">#define	SPI_INPUT_Z					0x286D8</span>
<span class="cp">#define	SPI_PS_IN_CONTROL_0				0x286CC</span>
<span class="cp">#define		NUM_INTERP(x)					((x)&lt;&lt;0)</span>
<span class="cp">#define		POSITION_ENA					(1&lt;&lt;8)</span>
<span class="cp">#define		POSITION_CENTROID				(1&lt;&lt;9)</span>
<span class="cp">#define		POSITION_ADDR(x)				((x)&lt;&lt;10)</span>
<span class="cp">#define		PARAM_GEN(x)					((x)&lt;&lt;15)</span>
<span class="cp">#define		PARAM_GEN_ADDR(x)				((x)&lt;&lt;19)</span>
<span class="cp">#define		BARYC_SAMPLE_CNTL(x)				((x)&lt;&lt;26)</span>
<span class="cp">#define		PERSP_GRADIENT_ENA				(1&lt;&lt;28)</span>
<span class="cp">#define		LINEAR_GRADIENT_ENA				(1&lt;&lt;29)</span>
<span class="cp">#define		POSITION_SAMPLE					(1&lt;&lt;30)</span>
<span class="cp">#define		BARYC_AT_SAMPLE_ENA				(1&lt;&lt;31)</span>
<span class="cp">#define	SPI_PS_IN_CONTROL_1				0x286D0</span>
<span class="cp">#define		GEN_INDEX_PIX					(1&lt;&lt;0)</span>
<span class="cp">#define		GEN_INDEX_PIX_ADDR(x)				((x)&lt;&lt;1)</span>
<span class="cp">#define		FRONT_FACE_ENA					(1&lt;&lt;8)</span>
<span class="cp">#define		FRONT_FACE_CHAN(x)				((x)&lt;&lt;9)</span>
<span class="cp">#define		FRONT_FACE_ALL_BITS				(1&lt;&lt;11)</span>
<span class="cp">#define		FRONT_FACE_ADDR(x)				((x)&lt;&lt;12)</span>
<span class="cp">#define		FOG_ADDR(x)					((x)&lt;&lt;17)</span>
<span class="cp">#define		FIXED_PT_POSITION_ENA				(1&lt;&lt;24)</span>
<span class="cp">#define		FIXED_PT_POSITION_ADDR(x)			((x)&lt;&lt;25)</span>

<span class="cp">#define	SQ_MS_FIFO_SIZES				0x8CF0</span>
<span class="cp">#define		CACHE_FIFO_SIZE(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		FETCH_FIFO_HIWATER(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define		DONE_FIFO_HIWATER(x)				((x) &lt;&lt; 16)</span>
<span class="cp">#define		ALU_UPDATE_FIFO_HIWATER(x)			((x) &lt;&lt; 24)</span>
<span class="cp">#define	SQ_PGM_START_ES					0x28880</span>
<span class="cp">#define	SQ_PGM_START_FS					0x28894</span>
<span class="cp">#define	SQ_PGM_START_GS					0x2886C</span>
<span class="cp">#define	SQ_PGM_START_PS					0x28840</span>
<span class="cp">#define SQ_PGM_RESOURCES_PS                             0x28850</span>
<span class="cp">#define SQ_PGM_EXPORTS_PS                               0x28854</span>
<span class="cp">#define SQ_PGM_CF_OFFSET_PS                             0x288cc</span>
<span class="cp">#define	SQ_PGM_START_VS					0x28858</span>
<span class="cp">#define SQ_PGM_RESOURCES_VS                             0x28868</span>
<span class="cp">#define SQ_PGM_CF_OFFSET_VS                             0x288d0</span>

<span class="cp">#define SQ_VTX_CONSTANT_WORD0_0				0x30000</span>
<span class="cp">#define SQ_VTX_CONSTANT_WORD1_0				0x30004</span>
<span class="cp">#define SQ_VTX_CONSTANT_WORD2_0				0x30008</span>
<span class="cp">#	define SQ_VTXC_BASE_ADDR_HI(x)			((x) &lt;&lt; 0)</span>
<span class="cp">#	define SQ_VTXC_STRIDE(x)			((x) &lt;&lt; 8)</span>
<span class="cp">#	define SQ_VTXC_ENDIAN_SWAP(x)			((x) &lt;&lt; 30)</span>
<span class="cp">#	define SQ_ENDIAN_NONE				0</span>
<span class="cp">#	define SQ_ENDIAN_8IN16				1</span>
<span class="cp">#	define SQ_ENDIAN_8IN32				2</span>
<span class="cp">#define SQ_VTX_CONSTANT_WORD3_0				0x3000c</span>
<span class="cp">#define	SQ_VTX_CONSTANT_WORD6_0				0x38018</span>
<span class="cp">#define		S__SQ_VTX_CONSTANT_TYPE(x)			(((x) &amp; 3) &lt;&lt; 30)</span>
<span class="cp">#define		G__SQ_VTX_CONSTANT_TYPE(x)			(((x) &gt;&gt; 30) &amp; 3)</span>
<span class="cp">#define			SQ_TEX_VTX_INVALID_TEXTURE			0x0</span>
<span class="cp">#define			SQ_TEX_VTX_INVALID_BUFFER			0x1</span>
<span class="cp">#define			SQ_TEX_VTX_VALID_TEXTURE			0x2</span>
<span class="cp">#define			SQ_TEX_VTX_VALID_BUFFER				0x3</span>


<span class="cp">#define	SX_MISC						0x28350</span>
<span class="cp">#define	SX_MEMORY_EXPORT_BASE				0x9010</span>
<span class="cp">#define	SX_DEBUG_1					0x9054</span>
<span class="cp">#define		SMX_EVENT_RELEASE				(1 &lt;&lt; 0)</span>
<span class="cp">#define		ENABLE_NEW_SMX_ADDRESS				(1 &lt;&lt; 16)</span>

<span class="cp">#define	TA_CNTL_AUX					0x9508</span>
<span class="cp">#define		DISABLE_CUBE_WRAP				(1 &lt;&lt; 0)</span>
<span class="cp">#define		DISABLE_CUBE_ANISO				(1 &lt;&lt; 1)</span>
<span class="cp">#define		SYNC_GRADIENT					(1 &lt;&lt; 24)</span>
<span class="cp">#define		SYNC_WALKER					(1 &lt;&lt; 25)</span>
<span class="cp">#define		SYNC_ALIGNER					(1 &lt;&lt; 26)</span>
<span class="cp">#define		BILINEAR_PRECISION_6_BIT			(0 &lt;&lt; 31)</span>
<span class="cp">#define		BILINEAR_PRECISION_8_BIT			(1 &lt;&lt; 31)</span>

<span class="cp">#define	TC_CNTL						0x9608</span>
<span class="cp">#define		TC_L2_SIZE(x)					((x)&lt;&lt;5)</span>
<span class="cp">#define		L2_DISABLE_LATE_HIT				(1&lt;&lt;9)</span>

<span class="cp">#define	VC_ENHANCE					0x9714</span>

<span class="cp">#define	VGT_CACHE_INVALIDATION				0x88C4</span>
<span class="cp">#define		CACHE_INVALIDATION(x)				((x)&lt;&lt;0)</span>
<span class="cp">#define			VC_ONLY						0</span>
<span class="cp">#define			TC_ONLY						1</span>
<span class="cp">#define			VC_AND_TC					2</span>
<span class="cp">#define	VGT_DMA_BASE					0x287E8</span>
<span class="cp">#define	VGT_DMA_BASE_HI					0x287E4</span>
<span class="cp">#define	VGT_ES_PER_GS					0x88CC</span>
<span class="cp">#define	VGT_GS_PER_ES					0x88C8</span>
<span class="cp">#define	VGT_GS_PER_VS					0x88E8</span>
<span class="cp">#define	VGT_GS_VERTEX_REUSE				0x88D4</span>
<span class="cp">#define VGT_PRIMITIVE_TYPE                              0x8958</span>
<span class="cp">#define	VGT_NUM_INSTANCES				0x8974</span>
<span class="cp">#define	VGT_OUT_DEALLOC_CNTL				0x28C5C</span>
<span class="cp">#define		DEALLOC_DIST_MASK				0x0000007F</span>
<span class="cp">#define	VGT_STRMOUT_BASE_OFFSET_0			0x28B10</span>
<span class="cp">#define	VGT_STRMOUT_BASE_OFFSET_1			0x28B14</span>
<span class="cp">#define	VGT_STRMOUT_BASE_OFFSET_2			0x28B18</span>
<span class="cp">#define	VGT_STRMOUT_BASE_OFFSET_3			0x28B1c</span>
<span class="cp">#define	VGT_STRMOUT_BASE_OFFSET_HI_0			0x28B44</span>
<span class="cp">#define	VGT_STRMOUT_BASE_OFFSET_HI_1			0x28B48</span>
<span class="cp">#define	VGT_STRMOUT_BASE_OFFSET_HI_2			0x28B4c</span>
<span class="cp">#define	VGT_STRMOUT_BASE_OFFSET_HI_3			0x28B50</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_BASE_0			0x28AD8</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_BASE_1			0x28AE8</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_BASE_2			0x28AF8</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_BASE_3			0x28B08</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_OFFSET_0			0x28ADC</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_OFFSET_1			0x28AEC</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_OFFSET_2			0x28AFC</span>
<span class="cp">#define	VGT_STRMOUT_BUFFER_OFFSET_3			0x28B0C</span>
<span class="cp">#define VGT_STRMOUT_BUFFER_SIZE_0			0x28AD0</span>
<span class="cp">#define VGT_STRMOUT_BUFFER_SIZE_1			0x28AE0</span>
<span class="cp">#define VGT_STRMOUT_BUFFER_SIZE_2			0x28AF0</span>
<span class="cp">#define VGT_STRMOUT_BUFFER_SIZE_3			0x28B00</span>

<span class="cp">#define	VGT_STRMOUT_EN					0x28AB0</span>
<span class="cp">#define	VGT_VERTEX_REUSE_BLOCK_CNTL			0x28C58</span>
<span class="cp">#define		VTX_REUSE_DEPTH_MASK				0x000000FF</span>
<span class="cp">#define VGT_EVENT_INITIATOR                             0x28a90</span>
<span class="cp">#       define CACHE_FLUSH_AND_INV_EVENT_TS                     (0x14 &lt;&lt; 0)</span>
<span class="cp">#       define CACHE_FLUSH_AND_INV_EVENT                        (0x16 &lt;&lt; 0)</span>

<span class="cp">#define VM_CONTEXT0_CNTL				0x1410</span>
<span class="cp">#define		ENABLE_CONTEXT					(1 &lt;&lt; 0)</span>
<span class="cp">#define		PAGE_TABLE_DEPTH(x)				(((x) &amp; 3) &lt;&lt; 1)</span>
<span class="cp">#define		RANGE_PROTECTION_FAULT_ENABLE_DEFAULT		(1 &lt;&lt; 4)</span>
<span class="cp">#define VM_CONTEXT0_INVALIDATION_LOW_ADDR		0x1490</span>
<span class="cp">#define VM_CONTEXT0_INVALIDATION_HIGH_ADDR		0x14B0</span>
<span class="cp">#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR		0x1574</span>
<span class="cp">#define VM_CONTEXT0_PAGE_TABLE_START_ADDR		0x1594</span>
<span class="cp">#define VM_CONTEXT0_PAGE_TABLE_END_ADDR			0x15B4</span>
<span class="cp">#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	0x1554</span>
<span class="cp">#define VM_CONTEXT0_REQUEST_RESPONSE			0x1470</span>
<span class="cp">#define		REQUEST_TYPE(x)					(((x) &amp; 0xf) &lt;&lt; 0)</span>
<span class="cp">#define		RESPONSE_TYPE_MASK				0x000000F0</span>
<span class="cp">#define		RESPONSE_TYPE_SHIFT				4</span>
<span class="cp">#define VM_L2_CNTL					0x1400</span>
<span class="cp">#define		ENABLE_L2_CACHE					(1 &lt;&lt; 0)</span>
<span class="cp">#define		ENABLE_L2_FRAGMENT_PROCESSING			(1 &lt;&lt; 1)</span>
<span class="cp">#define		ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE		(1 &lt;&lt; 9)</span>
<span class="cp">#define		EFFECTIVE_L2_QUEUE_SIZE(x)			(((x) &amp; 7) &lt;&lt; 13)</span>
<span class="cp">#define VM_L2_CNTL2					0x1404</span>
<span class="cp">#define		INVALIDATE_ALL_L1_TLBS				(1 &lt;&lt; 0)</span>
<span class="cp">#define		INVALIDATE_L2_CACHE				(1 &lt;&lt; 1)</span>
<span class="cp">#define VM_L2_CNTL3					0x1408</span>
<span class="cp">#define		BANK_SELECT_0(x)				(((x) &amp; 0x1f) &lt;&lt; 0)</span>
<span class="cp">#define		BANK_SELECT_1(x)				(((x) &amp; 0x1f) &lt;&lt; 5)</span>
<span class="cp">#define		L2_CACHE_UPDATE_MODE(x)				(((x) &amp; 3) &lt;&lt; 10)</span>
<span class="cp">#define	VM_L2_STATUS					0x140C</span>
<span class="cp">#define		L2_BUSY						(1 &lt;&lt; 0)</span>

<span class="cp">#define	WAIT_UNTIL					0x8040</span>
<span class="cp">#define         WAIT_2D_IDLE_bit                                (1 &lt;&lt; 14)</span>
<span class="cp">#define         WAIT_3D_IDLE_bit                                (1 &lt;&lt; 15)</span>
<span class="cp">#define         WAIT_2D_IDLECLEAN_bit                           (1 &lt;&lt; 16)</span>
<span class="cp">#define         WAIT_3D_IDLECLEAN_bit                           (1 &lt;&lt; 17)</span>

<span class="cp">#define IH_RB_CNTL                                        0x3e00</span>
<span class="cp">#       define IH_RB_ENABLE                               (1 &lt;&lt; 0)</span>
<span class="cp">#       define IH_IB_SIZE(x)                              ((x) &lt;&lt; 1) </span><span class="cm">/* log2 */</span><span class="cp"></span>
<span class="cp">#       define IH_RB_FULL_DRAIN_ENABLE                    (1 &lt;&lt; 6)</span>
<span class="cp">#       define IH_WPTR_WRITEBACK_ENABLE                   (1 &lt;&lt; 8)</span>
<span class="cp">#       define IH_WPTR_WRITEBACK_TIMER(x)                 ((x) &lt;&lt; 9) </span><span class="cm">/* log2 */</span><span class="cp"></span>
<span class="cp">#       define IH_WPTR_OVERFLOW_ENABLE                    (1 &lt;&lt; 16)</span>
<span class="cp">#       define IH_WPTR_OVERFLOW_CLEAR                     (1 &lt;&lt; 31)</span>
<span class="cp">#define IH_RB_BASE                                        0x3e04</span>
<span class="cp">#define IH_RB_RPTR                                        0x3e08</span>
<span class="cp">#define IH_RB_WPTR                                        0x3e0c</span>
<span class="cp">#       define RB_OVERFLOW                                (1 &lt;&lt; 0)</span>
<span class="cp">#       define WPTR_OFFSET_MASK                           0x3fffc</span>
<span class="cp">#define IH_RB_WPTR_ADDR_HI                                0x3e10</span>
<span class="cp">#define IH_RB_WPTR_ADDR_LO                                0x3e14</span>
<span class="cp">#define IH_CNTL                                           0x3e18</span>
<span class="cp">#       define ENABLE_INTR                                (1 &lt;&lt; 0)</span>
<span class="cp">#       define IH_MC_SWAP(x)                              ((x) &lt;&lt; 1)</span>
<span class="cp">#       define IH_MC_SWAP_NONE                            0</span>
<span class="cp">#       define IH_MC_SWAP_16BIT                           1</span>
<span class="cp">#       define IH_MC_SWAP_32BIT                           2</span>
<span class="cp">#       define IH_MC_SWAP_64BIT                           3</span>
<span class="cp">#       define RPTR_REARM                                 (1 &lt;&lt; 4)</span>
<span class="cp">#       define MC_WRREQ_CREDIT(x)                         ((x) &lt;&lt; 15)</span>
<span class="cp">#       define MC_WR_CLEAN_CNT(x)                         ((x) &lt;&lt; 20)</span>

<span class="cp">#define RLC_CNTL                                          0x3f00</span>
<span class="cp">#       define RLC_ENABLE                                 (1 &lt;&lt; 0)</span>
<span class="cp">#define RLC_HB_BASE                                       0x3f10</span>
<span class="cp">#define RLC_HB_CNTL                                       0x3f0c</span>
<span class="cp">#define RLC_HB_RPTR                                       0x3f20</span>
<span class="cp">#define RLC_HB_WPTR                                       0x3f1c</span>
<span class="cp">#define RLC_HB_WPTR_LSB_ADDR                              0x3f14</span>
<span class="cp">#define RLC_HB_WPTR_MSB_ADDR                              0x3f18</span>
<span class="cp">#define RLC_MC_CNTL                                       0x3f44</span>
<span class="cp">#define RLC_UCODE_CNTL                                    0x3f48</span>
<span class="cp">#define RLC_UCODE_ADDR                                    0x3f2c</span>
<span class="cp">#define RLC_UCODE_DATA                                    0x3f30</span>

<span class="cm">/* new for TN */</span>
<span class="cp">#define TN_RLC_SAVE_AND_RESTORE_BASE                      0x3f10</span>
<span class="cp">#define TN_RLC_CLEAR_STATE_RESTORE_BASE                   0x3f20</span>

<span class="cp">#define SRBM_SOFT_RESET                                   0xe60</span>
<span class="cp">#       define SOFT_RESET_RLC                             (1 &lt;&lt; 13)</span>

<span class="cp">#define CP_INT_CNTL                                       0xc124</span>
<span class="cp">#       define CNTX_BUSY_INT_ENABLE                       (1 &lt;&lt; 19)</span>
<span class="cp">#       define CNTX_EMPTY_INT_ENABLE                      (1 &lt;&lt; 20)</span>
<span class="cp">#       define SCRATCH_INT_ENABLE                         (1 &lt;&lt; 25)</span>
<span class="cp">#       define TIME_STAMP_INT_ENABLE                      (1 &lt;&lt; 26)</span>
<span class="cp">#       define IB2_INT_ENABLE                             (1 &lt;&lt; 29)</span>
<span class="cp">#       define IB1_INT_ENABLE                             (1 &lt;&lt; 30)</span>
<span class="cp">#       define RB_INT_ENABLE                              (1 &lt;&lt; 31)</span>
<span class="cp">#define CP_INT_STATUS                                     0xc128</span>
<span class="cp">#       define SCRATCH_INT_STAT                           (1 &lt;&lt; 25)</span>
<span class="cp">#       define TIME_STAMP_INT_STAT                        (1 &lt;&lt; 26)</span>
<span class="cp">#       define IB2_INT_STAT                               (1 &lt;&lt; 29)</span>
<span class="cp">#       define IB1_INT_STAT                               (1 &lt;&lt; 30)</span>
<span class="cp">#       define RB_INT_STAT                                (1 &lt;&lt; 31)</span>

<span class="cp">#define GRBM_INT_CNTL                                     0x8060</span>
<span class="cp">#       define RDERR_INT_ENABLE                           (1 &lt;&lt; 0)</span>
<span class="cp">#       define WAIT_COUNT_TIMEOUT_INT_ENABLE              (1 &lt;&lt; 1)</span>
<span class="cp">#       define GUI_IDLE_INT_ENABLE                        (1 &lt;&lt; 19)</span>

<span class="cp">#define INTERRUPT_CNTL                                    0x5468</span>
<span class="cp">#       define IH_DUMMY_RD_OVERRIDE                       (1 &lt;&lt; 0)</span>
<span class="cp">#       define IH_DUMMY_RD_EN                             (1 &lt;&lt; 1)</span>
<span class="cp">#       define IH_REQ_NONSNOOP_EN                         (1 &lt;&lt; 3)</span>
<span class="cp">#       define GEN_IH_INT_EN                              (1 &lt;&lt; 8)</span>
<span class="cp">#define INTERRUPT_CNTL2                                   0x546c</span>

<span class="cp">#define D1MODE_VBLANK_STATUS                              0x6534</span>
<span class="cp">#define D2MODE_VBLANK_STATUS                              0x6d34</span>
<span class="cp">#       define DxMODE_VBLANK_OCCURRED                     (1 &lt;&lt; 0)</span>
<span class="cp">#       define DxMODE_VBLANK_ACK                          (1 &lt;&lt; 4)</span>
<span class="cp">#       define DxMODE_VBLANK_STAT                         (1 &lt;&lt; 12)</span>
<span class="cp">#       define DxMODE_VBLANK_INTERRUPT                    (1 &lt;&lt; 16)</span>
<span class="cp">#       define DxMODE_VBLANK_INTERRUPT_TYPE               (1 &lt;&lt; 17)</span>
<span class="cp">#define D1MODE_VLINE_STATUS                               0x653c</span>
<span class="cp">#define D2MODE_VLINE_STATUS                               0x6d3c</span>
<span class="cp">#       define DxMODE_VLINE_OCCURRED                      (1 &lt;&lt; 0)</span>
<span class="cp">#       define DxMODE_VLINE_ACK                           (1 &lt;&lt; 4)</span>
<span class="cp">#       define DxMODE_VLINE_STAT                          (1 &lt;&lt; 12)</span>
<span class="cp">#       define DxMODE_VLINE_INTERRUPT                     (1 &lt;&lt; 16)</span>
<span class="cp">#       define DxMODE_VLINE_INTERRUPT_TYPE                (1 &lt;&lt; 17)</span>
<span class="cp">#define DxMODE_INT_MASK                                   0x6540</span>
<span class="cp">#       define D1MODE_VBLANK_INT_MASK                     (1 &lt;&lt; 0)</span>
<span class="cp">#       define D1MODE_VLINE_INT_MASK                      (1 &lt;&lt; 4)</span>
<span class="cp">#       define D2MODE_VBLANK_INT_MASK                     (1 &lt;&lt; 8)</span>
<span class="cp">#       define D2MODE_VLINE_INT_MASK                      (1 &lt;&lt; 12)</span>
<span class="cp">#define DCE3_DISP_INTERRUPT_STATUS                        0x7ddc</span>
<span class="cp">#       define DC_HPD1_INTERRUPT                          (1 &lt;&lt; 18)</span>
<span class="cp">#       define DC_HPD2_INTERRUPT                          (1 &lt;&lt; 19)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS                             0x7edc</span>
<span class="cp">#       define LB_D1_VLINE_INTERRUPT                      (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D2_VLINE_INTERRUPT                      (1 &lt;&lt; 3)</span>
<span class="cp">#       define LB_D1_VBLANK_INTERRUPT                     (1 &lt;&lt; 4)</span>
<span class="cp">#       define LB_D2_VBLANK_INTERRUPT                     (1 &lt;&lt; 5)</span>
<span class="cp">#       define DACA_AUTODETECT_INTERRUPT                  (1 &lt;&lt; 16)</span>
<span class="cp">#       define DACB_AUTODETECT_INTERRUPT                  (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HOT_PLUG_DETECT1_INTERRUPT              (1 &lt;&lt; 18)</span>
<span class="cp">#       define DC_HOT_PLUG_DETECT2_INTERRUPT              (1 &lt;&lt; 19)</span>
<span class="cp">#       define DC_I2C_SW_DONE_INTERRUPT                   (1 &lt;&lt; 20)</span>
<span class="cp">#       define DC_I2C_HW_DONE_INTERRUPT                   (1 &lt;&lt; 21)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE                    0x7ee8</span>
<span class="cp">#define DCE3_DISP_INTERRUPT_STATUS_CONTINUE               0x7de8</span>
<span class="cp">#       define DC_HPD4_INTERRUPT                          (1 &lt;&lt; 14)</span>
<span class="cp">#       define DC_HPD4_RX_INTERRUPT                       (1 &lt;&lt; 15)</span>
<span class="cp">#       define DC_HPD3_INTERRUPT                          (1 &lt;&lt; 28)</span>
<span class="cp">#       define DC_HPD1_RX_INTERRUPT                       (1 &lt;&lt; 29)</span>
<span class="cp">#       define DC_HPD2_RX_INTERRUPT                       (1 &lt;&lt; 30)</span>
<span class="cp">#define DCE3_DISP_INTERRUPT_STATUS_CONTINUE2              0x7dec</span>
<span class="cp">#       define DC_HPD3_RX_INTERRUPT                       (1 &lt;&lt; 0)</span>
<span class="cp">#       define DIGA_DP_VID_STREAM_DISABLE_INTERRUPT       (1 &lt;&lt; 1)</span>
<span class="cp">#       define DIGA_DP_STEER_FIFO_OVERFLOW_INTERRUPT      (1 &lt;&lt; 2)</span>
<span class="cp">#       define DIGB_DP_VID_STREAM_DISABLE_INTERRUPT       (1 &lt;&lt; 3)</span>
<span class="cp">#       define DIGB_DP_STEER_FIFO_OVERFLOW_INTERRUPT      (1 &lt;&lt; 4)</span>
<span class="cp">#       define AUX1_SW_DONE_INTERRUPT                     (1 &lt;&lt; 5)</span>
<span class="cp">#       define AUX1_LS_DONE_INTERRUPT                     (1 &lt;&lt; 6)</span>
<span class="cp">#       define AUX2_SW_DONE_INTERRUPT                     (1 &lt;&lt; 7)</span>
<span class="cp">#       define AUX2_LS_DONE_INTERRUPT                     (1 &lt;&lt; 8)</span>
<span class="cp">#       define AUX3_SW_DONE_INTERRUPT                     (1 &lt;&lt; 9)</span>
<span class="cp">#       define AUX3_LS_DONE_INTERRUPT                     (1 &lt;&lt; 10)</span>
<span class="cp">#       define AUX4_SW_DONE_INTERRUPT                     (1 &lt;&lt; 11)</span>
<span class="cp">#       define AUX4_LS_DONE_INTERRUPT                     (1 &lt;&lt; 12)</span>
<span class="cp">#       define DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT   (1 &lt;&lt; 13)</span>
<span class="cp">#       define DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT   (1 &lt;&lt; 14)</span>
<span class="cm">/* DCE 3.2 */</span>
<span class="cp">#       define AUX5_SW_DONE_INTERRUPT                     (1 &lt;&lt; 15)</span>
<span class="cp">#       define AUX5_LS_DONE_INTERRUPT                     (1 &lt;&lt; 16)</span>
<span class="cp">#       define AUX6_SW_DONE_INTERRUPT                     (1 &lt;&lt; 17)</span>
<span class="cp">#       define AUX6_LS_DONE_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#       define DC_HPD5_INTERRUPT                          (1 &lt;&lt; 19)</span>
<span class="cp">#       define DC_HPD5_RX_INTERRUPT                       (1 &lt;&lt; 20)</span>
<span class="cp">#       define DC_HPD6_INTERRUPT                          (1 &lt;&lt; 21)</span>
<span class="cp">#       define DC_HPD6_RX_INTERRUPT                       (1 &lt;&lt; 22)</span>

<span class="cp">#define DACA_AUTO_DETECT_CONTROL                          0x7828</span>
<span class="cp">#define DACB_AUTO_DETECT_CONTROL                          0x7a28</span>
<span class="cp">#define DCE3_DACA_AUTO_DETECT_CONTROL                     0x7028</span>
<span class="cp">#define DCE3_DACB_AUTO_DETECT_CONTROL                     0x7128</span>
<span class="cp">#       define DACx_AUTODETECT_MODE(x)                    ((x) &lt;&lt; 0)</span>
<span class="cp">#       define DACx_AUTODETECT_MODE_NONE                  0</span>
<span class="cp">#       define DACx_AUTODETECT_MODE_CONNECT               1</span>
<span class="cp">#       define DACx_AUTODETECT_MODE_DISCONNECT            2</span>
<span class="cp">#       define DACx_AUTODETECT_FRAME_TIME_COUNTER(x)      ((x) &lt;&lt; 8)</span>
<span class="cm">/* bit 18 = R/C, 17 = G/Y, 16 = B/Comp */</span>
<span class="cp">#       define DACx_AUTODETECT_CHECK_MASK(x)              ((x) &lt;&lt; 16)</span>

<span class="cp">#define DCE3_DACA_AUTODETECT_INT_CONTROL                  0x7038</span>
<span class="cp">#define DCE3_DACB_AUTODETECT_INT_CONTROL                  0x7138</span>
<span class="cp">#define DACA_AUTODETECT_INT_CONTROL                       0x7838</span>
<span class="cp">#define DACB_AUTODETECT_INT_CONTROL                       0x7a38</span>
<span class="cp">#       define DACx_AUTODETECT_ACK                        (1 &lt;&lt; 0)</span>
<span class="cp">#       define DACx_AUTODETECT_INT_ENABLE                 (1 &lt;&lt; 16)</span>

<span class="cp">#define DC_HOT_PLUG_DETECT1_CONTROL                       0x7d00</span>
<span class="cp">#define DC_HOT_PLUG_DETECT2_CONTROL                       0x7d10</span>
<span class="cp">#define DC_HOT_PLUG_DETECT3_CONTROL                       0x7d24</span>
<span class="cp">#       define DC_HOT_PLUG_DETECTx_EN                     (1 &lt;&lt; 0)</span>

<span class="cp">#define DC_HOT_PLUG_DETECT1_INT_STATUS                    0x7d04</span>
<span class="cp">#define DC_HOT_PLUG_DETECT2_INT_STATUS                    0x7d14</span>
<span class="cp">#define DC_HOT_PLUG_DETECT3_INT_STATUS                    0x7d28</span>
<span class="cp">#       define DC_HOT_PLUG_DETECTx_INT_STATUS             (1 &lt;&lt; 0)</span>
<span class="cp">#       define DC_HOT_PLUG_DETECTx_SENSE                  (1 &lt;&lt; 1)</span>

<span class="cm">/* DCE 3.0 */</span>
<span class="cp">#define DC_HPD1_INT_STATUS                                0x7d00</span>
<span class="cp">#define DC_HPD2_INT_STATUS                                0x7d0c</span>
<span class="cp">#define DC_HPD3_INT_STATUS                                0x7d18</span>
<span class="cp">#define DC_HPD4_INT_STATUS                                0x7d24</span>
<span class="cm">/* DCE 3.2 */</span>
<span class="cp">#define DC_HPD5_INT_STATUS                                0x7dc0</span>
<span class="cp">#define DC_HPD6_INT_STATUS                                0x7df4</span>
<span class="cp">#       define DC_HPDx_INT_STATUS                         (1 &lt;&lt; 0)</span>
<span class="cp">#       define DC_HPDx_SENSE                              (1 &lt;&lt; 1)</span>
<span class="cp">#       define DC_HPDx_RX_INT_STATUS                      (1 &lt;&lt; 8)</span>

<span class="cp">#define DC_HOT_PLUG_DETECT1_INT_CONTROL                   0x7d08</span>
<span class="cp">#define DC_HOT_PLUG_DETECT2_INT_CONTROL                   0x7d18</span>
<span class="cp">#define DC_HOT_PLUG_DETECT3_INT_CONTROL                   0x7d2c</span>
<span class="cp">#       define DC_HOT_PLUG_DETECTx_INT_ACK                (1 &lt;&lt; 0)</span>
<span class="cp">#       define DC_HOT_PLUG_DETECTx_INT_POLARITY           (1 &lt;&lt; 8)</span>
<span class="cp">#       define DC_HOT_PLUG_DETECTx_INT_EN                 (1 &lt;&lt; 16)</span>
<span class="cm">/* DCE 3.0 */</span>
<span class="cp">#define DC_HPD1_INT_CONTROL                               0x7d04</span>
<span class="cp">#define DC_HPD2_INT_CONTROL                               0x7d10</span>
<span class="cp">#define DC_HPD3_INT_CONTROL                               0x7d1c</span>
<span class="cp">#define DC_HPD4_INT_CONTROL                               0x7d28</span>
<span class="cm">/* DCE 3.2 */</span>
<span class="cp">#define DC_HPD5_INT_CONTROL                               0x7dc4</span>
<span class="cp">#define DC_HPD6_INT_CONTROL                               0x7df8</span>
<span class="cp">#       define DC_HPDx_INT_ACK                            (1 &lt;&lt; 0)</span>
<span class="cp">#       define DC_HPDx_INT_POLARITY                       (1 &lt;&lt; 8)</span>
<span class="cp">#       define DC_HPDx_INT_EN                             (1 &lt;&lt; 16)</span>
<span class="cp">#       define DC_HPDx_RX_INT_ACK                         (1 &lt;&lt; 20)</span>
<span class="cp">#       define DC_HPDx_RX_INT_EN                          (1 &lt;&lt; 24)</span>

<span class="cm">/* DCE 3.0 */</span>
<span class="cp">#define DC_HPD1_CONTROL                                   0x7d08</span>
<span class="cp">#define DC_HPD2_CONTROL                                   0x7d14</span>
<span class="cp">#define DC_HPD3_CONTROL                                   0x7d20</span>
<span class="cp">#define DC_HPD4_CONTROL                                   0x7d2c</span>
<span class="cm">/* DCE 3.2 */</span>
<span class="cp">#define DC_HPD5_CONTROL                                   0x7dc8</span>
<span class="cp">#define DC_HPD6_CONTROL                                   0x7dfc</span>
<span class="cp">#       define DC_HPDx_CONNECTION_TIMER(x)                ((x) &lt;&lt; 0)</span>
<span class="cp">#       define DC_HPDx_RX_INT_TIMER(x)                    ((x) &lt;&lt; 16)</span>
<span class="cm">/* DCE 3.2 */</span>
<span class="cp">#       define DC_HPDx_EN                                 (1 &lt;&lt; 28)</span>

<span class="cp">#define D1GRPH_INTERRUPT_STATUS                           0x6158</span>
<span class="cp">#define D2GRPH_INTERRUPT_STATUS                           0x6958</span>
<span class="cp">#       define DxGRPH_PFLIP_INT_OCCURRED                  (1 &lt;&lt; 0)</span>
<span class="cp">#       define DxGRPH_PFLIP_INT_CLEAR                     (1 &lt;&lt; 8)</span>
<span class="cp">#define D1GRPH_INTERRUPT_CONTROL                          0x615c</span>
<span class="cp">#define D2GRPH_INTERRUPT_CONTROL                          0x695c</span>
<span class="cp">#       define DxGRPH_PFLIP_INT_MASK                      (1 &lt;&lt; 0)</span>
<span class="cp">#       define DxGRPH_PFLIP_INT_TYPE                      (1 &lt;&lt; 8)</span>

<span class="cm">/* PCIE link stuff */</span>
<span class="cp">#define PCIE_LC_TRAINING_CNTL                             0xa1 </span><span class="cm">/* PCIE_P */</span><span class="cp"></span>
<span class="cp">#       define LC_POINT_7_PLUS_EN                         (1 &lt;&lt; 6)</span>
<span class="cp">#define PCIE_LC_LINK_WIDTH_CNTL                           0xa2 </span><span class="cm">/* PCIE_P */</span><span class="cp"></span>
<span class="cp">#       define LC_LINK_WIDTH_SHIFT                        0</span>
<span class="cp">#       define LC_LINK_WIDTH_MASK                         0x7</span>
<span class="cp">#       define LC_LINK_WIDTH_X0                           0</span>
<span class="cp">#       define LC_LINK_WIDTH_X1                           1</span>
<span class="cp">#       define LC_LINK_WIDTH_X2                           2</span>
<span class="cp">#       define LC_LINK_WIDTH_X4                           3</span>
<span class="cp">#       define LC_LINK_WIDTH_X8                           4</span>
<span class="cp">#       define LC_LINK_WIDTH_X16                          6</span>
<span class="cp">#       define LC_LINK_WIDTH_RD_SHIFT                     4</span>
<span class="cp">#       define LC_LINK_WIDTH_RD_MASK                      0x70</span>
<span class="cp">#       define LC_RECONFIG_ARC_MISSING_ESCAPE             (1 &lt;&lt; 7)</span>
<span class="cp">#       define LC_RECONFIG_NOW                            (1 &lt;&lt; 8)</span>
<span class="cp">#       define LC_RENEGOTIATION_SUPPORT                   (1 &lt;&lt; 9)</span>
<span class="cp">#       define LC_RENEGOTIATE_EN                          (1 &lt;&lt; 10)</span>
<span class="cp">#       define LC_SHORT_RECONFIG_EN                       (1 &lt;&lt; 11)</span>
<span class="cp">#       define LC_UPCONFIGURE_SUPPORT                     (1 &lt;&lt; 12)</span>
<span class="cp">#       define LC_UPCONFIGURE_DIS                         (1 &lt;&lt; 13)</span>
<span class="cp">#define PCIE_LC_SPEED_CNTL                                0xa4 </span><span class="cm">/* PCIE_P */</span><span class="cp"></span>
<span class="cp">#       define LC_GEN2_EN_STRAP                           (1 &lt;&lt; 0)</span>
<span class="cp">#       define LC_TARGET_LINK_SPEED_OVERRIDE_EN           (1 &lt;&lt; 1)</span>
<span class="cp">#       define LC_FORCE_EN_HW_SPEED_CHANGE                (1 &lt;&lt; 5)</span>
<span class="cp">#       define LC_FORCE_DIS_HW_SPEED_CHANGE               (1 &lt;&lt; 6)</span>
<span class="cp">#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK      (0x3 &lt;&lt; 8)</span>
<span class="cp">#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT     3</span>
<span class="cp">#       define LC_CURRENT_DATA_RATE                       (1 &lt;&lt; 11)</span>
<span class="cp">#       define LC_VOLTAGE_TIMER_SEL_MASK                  (0xf &lt;&lt; 14)</span>
<span class="cp">#       define LC_CLR_FAILED_SPD_CHANGE_CNT               (1 &lt;&lt; 21)</span>
<span class="cp">#       define LC_OTHER_SIDE_EVER_SENT_GEN2               (1 &lt;&lt; 23)</span>
<span class="cp">#       define LC_OTHER_SIDE_SUPPORTS_GEN2                (1 &lt;&lt; 24)</span>
<span class="cp">#define MM_CFGREGS_CNTL                                   0x544c</span>
<span class="cp">#       define MM_WR_TO_CFG_EN                            (1 &lt;&lt; 3)</span>
<span class="cp">#define LINK_CNTL2                                        0x88 </span><span class="cm">/* F0 */</span><span class="cp"></span>
<span class="cp">#       define TARGET_LINK_SPEED_MASK                     (0xf &lt;&lt; 0)</span>
<span class="cp">#       define SELECTABLE_DEEMPHASIS                      (1 &lt;&lt; 6)</span>

<span class="cm">/* Audio clocks */</span>
<span class="cp">#define DCCG_AUDIO_DTO0_PHASE             0x0514</span>
<span class="cp">#define DCCG_AUDIO_DTO0_MODULE            0x0518</span>
<span class="cp">#define DCCG_AUDIO_DTO0_LOAD              0x051c</span>
<span class="cp">#       define DTO_LOAD                   (1 &lt;&lt; 31)</span>
<span class="cp">#define DCCG_AUDIO_DTO0_CNTL              0x0520</span>

<span class="cp">#define DCCG_AUDIO_DTO1_PHASE             0x0524</span>
<span class="cp">#define DCCG_AUDIO_DTO1_MODULE            0x0528</span>
<span class="cp">#define DCCG_AUDIO_DTO1_LOAD              0x052c</span>
<span class="cp">#define DCCG_AUDIO_DTO1_CNTL              0x0530</span>

<span class="cp">#define DCCG_AUDIO_DTO_SELECT             0x0534</span>

<span class="cm">/* digital blocks */</span>
<span class="cp">#define TMDSA_CNTL                       0x7880</span>
<span class="cp">#       define TMDSA_HDMI_EN             (1 &lt;&lt; 2)</span>
<span class="cp">#define LVTMA_CNTL                       0x7a80</span>
<span class="cp">#       define LVTMA_HDMI_EN             (1 &lt;&lt; 2)</span>
<span class="cp">#define DDIA_CNTL                        0x7200</span>
<span class="cp">#       define DDIA_HDMI_EN              (1 &lt;&lt; 2)</span>
<span class="cp">#define DIG0_CNTL                        0x75a0</span>
<span class="cp">#       define DIG_MODE(x)               (((x) &amp; 7) &lt;&lt; 8)</span>
<span class="cp">#       define DIG_MODE_DP               0</span>
<span class="cp">#       define DIG_MODE_LVDS             1</span>
<span class="cp">#       define DIG_MODE_TMDS_DVI         2</span>
<span class="cp">#       define DIG_MODE_TMDS_HDMI        3</span>
<span class="cp">#       define DIG_MODE_SDVO             4</span>
<span class="cp">#define DIG1_CNTL                        0x79a0</span>

<span class="cm">/* rs6xx/rs740 and r6xx share the same HDMI blocks, however, rs6xx has only one</span>
<span class="cm"> * instance of the blocks while r6xx has 2.  DCE 3.0 cards are slightly</span>
<span class="cm"> * different due to the new DIG blocks, but also have 2 instances.</span>
<span class="cm"> * DCE 3.0 HDMI blocks are part of each DIG encoder.</span>
<span class="cm"> */</span>

<span class="cm">/* rs6xx/rs740/r6xx/dce3 */</span>
<span class="cp">#define HDMI0_CONTROL                0x7400</span>
<span class="cm">/* rs6xx/rs740/r6xx */</span>
<span class="cp">#       define HDMI0_ENABLE          (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_STREAM(x)       (((x) &amp; 3) &lt;&lt; 2)</span>
<span class="cp">#       define HDMI0_STREAM_TMDSA    0</span>
<span class="cp">#       define HDMI0_STREAM_LVTMA    1</span>
<span class="cp">#       define HDMI0_STREAM_DVOA     2</span>
<span class="cp">#       define HDMI0_STREAM_DDIA     3</span>
<span class="cm">/* rs6xx/r6xx/dce3 */</span>
<span class="cp">#       define HDMI0_ERROR_ACK       (1 &lt;&lt; 8)</span>
<span class="cp">#       define HDMI0_ERROR_MASK      (1 &lt;&lt; 9)</span>
<span class="cp">#define HDMI0_STATUS                 0x7404</span>
<span class="cp">#       define HDMI0_ACTIVE_AVMUTE   (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_AUDIO_ENABLE    (1 &lt;&lt; 4)</span>
<span class="cp">#       define HDMI0_AZ_FORMAT_WTRIG     (1 &lt;&lt; 28)</span>
<span class="cp">#       define HDMI0_AZ_FORMAT_WTRIG_INT (1 &lt;&lt; 29)</span>
<span class="cp">#define HDMI0_AUDIO_PACKET_CONTROL   0x7408</span>
<span class="cp">#       define HDMI0_AUDIO_SAMPLE_SEND  (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_AUDIO_DELAY_EN(x)  (((x) &amp; 3) &lt;&lt; 4)</span>
<span class="cp">#       define HDMI0_AUDIO_SEND_MAX_PACKETS  (1 &lt;&lt; 8)</span>
<span class="cp">#       define HDMI0_AUDIO_TEST_EN         (1 &lt;&lt; 12)</span>
<span class="cp">#       define HDMI0_AUDIO_PACKETS_PER_LINE(x)  (((x) &amp; 0x1f) &lt;&lt; 16)</span>
<span class="cp">#       define HDMI0_AUDIO_CHANNEL_SWAP    (1 &lt;&lt; 24)</span>
<span class="cp">#       define HDMI0_60958_CS_UPDATE       (1 &lt;&lt; 26)</span>
<span class="cp">#       define HDMI0_AZ_FORMAT_WTRIG_MASK  (1 &lt;&lt; 28)</span>
<span class="cp">#       define HDMI0_AZ_FORMAT_WTRIG_ACK   (1 &lt;&lt; 29)</span>
<span class="cp">#define HDMI0_AUDIO_CRC_CONTROL      0x740c</span>
<span class="cp">#       define HDMI0_AUDIO_CRC_EN    (1 &lt;&lt; 0)</span>
<span class="cp">#define HDMI0_VBI_PACKET_CONTROL     0x7410</span>
<span class="cp">#       define HDMI0_NULL_SEND       (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_GC_SEND         (1 &lt;&lt; 4)</span>
<span class="cp">#       define HDMI0_GC_CONT         (1 &lt;&lt; 5) </span><span class="cm">/* 0 - once; 1 - every frame */</span><span class="cp"></span>
<span class="cp">#define HDMI0_INFOFRAME_CONTROL0     0x7414</span>
<span class="cp">#       define HDMI0_AVI_INFO_SEND   (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_AVI_INFO_CONT   (1 &lt;&lt; 1)</span>
<span class="cp">#       define HDMI0_AUDIO_INFO_SEND (1 &lt;&lt; 4)</span>
<span class="cp">#       define HDMI0_AUDIO_INFO_CONT (1 &lt;&lt; 5)</span>
<span class="cp">#       define HDMI0_AUDIO_INFO_SOURCE (1 &lt;&lt; 6) </span><span class="cm">/* 0 - sound block; 1 - hmdi regs */</span><span class="cp"></span>
<span class="cp">#       define HDMI0_AUDIO_INFO_UPDATE (1 &lt;&lt; 7)</span>
<span class="cp">#       define HDMI0_MPEG_INFO_SEND  (1 &lt;&lt; 8)</span>
<span class="cp">#       define HDMI0_MPEG_INFO_CONT  (1 &lt;&lt; 9)</span>
<span class="cp">#       define HDMI0_MPEG_INFO_UPDATE  (1 &lt;&lt; 10)</span>
<span class="cp">#define HDMI0_INFOFRAME_CONTROL1     0x7418</span>
<span class="cp">#       define HDMI0_AVI_INFO_LINE(x)  (((x) &amp; 0x3f) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_AUDIO_INFO_LINE(x)  (((x) &amp; 0x3f) &lt;&lt; 8)</span>
<span class="cp">#       define HDMI0_MPEG_INFO_LINE(x)  (((x) &amp; 0x3f) &lt;&lt; 16)</span>
<span class="cp">#define HDMI0_GENERIC_PACKET_CONTROL 0x741c</span>
<span class="cp">#       define HDMI0_GENERIC0_SEND   (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_GENERIC0_CONT   (1 &lt;&lt; 1)</span>
<span class="cp">#       define HDMI0_GENERIC0_UPDATE (1 &lt;&lt; 2)</span>
<span class="cp">#       define HDMI0_GENERIC1_SEND   (1 &lt;&lt; 4)</span>
<span class="cp">#       define HDMI0_GENERIC1_CONT   (1 &lt;&lt; 5)</span>
<span class="cp">#       define HDMI0_GENERIC0_LINE(x)  (((x) &amp; 0x3f) &lt;&lt; 16)</span>
<span class="cp">#       define HDMI0_GENERIC1_LINE(x)  (((x) &amp; 0x3f) &lt;&lt; 24)</span>
<span class="cp">#define HDMI0_GC                     0x7428</span>
<span class="cp">#       define HDMI0_GC_AVMUTE       (1 &lt;&lt; 0)</span>
<span class="cp">#define HDMI0_AVI_INFO0              0x7454</span>
<span class="cp">#       define HDMI0_AVI_INFO_CHECKSUM(x)  (((x) &amp; 0xff) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_AVI_INFO_S(x)   (((x) &amp; 3) &lt;&lt; 8)</span>
<span class="cp">#       define HDMI0_AVI_INFO_B(x)   (((x) &amp; 3) &lt;&lt; 10)</span>
<span class="cp">#       define HDMI0_AVI_INFO_A(x)   (((x) &amp; 1) &lt;&lt; 12)</span>
<span class="cp">#       define HDMI0_AVI_INFO_Y(x)   (((x) &amp; 3) &lt;&lt; 13)</span>
<span class="cp">#       define HDMI0_AVI_INFO_Y_RGB       0</span>
<span class="cp">#       define HDMI0_AVI_INFO_Y_YCBCR422  1</span>
<span class="cp">#       define HDMI0_AVI_INFO_Y_YCBCR444  2</span>
<span class="cp">#       define HDMI0_AVI_INFO_Y_A_B_S(x)   (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#       define HDMI0_AVI_INFO_R(x)   (((x) &amp; 0xf) &lt;&lt; 16)</span>
<span class="cp">#       define HDMI0_AVI_INFO_M(x)   (((x) &amp; 0x3) &lt;&lt; 20)</span>
<span class="cp">#       define HDMI0_AVI_INFO_C(x)   (((x) &amp; 0x3) &lt;&lt; 22)</span>
<span class="cp">#       define HDMI0_AVI_INFO_C_M_R(x)   (((x) &amp; 0xff) &lt;&lt; 16)</span>
<span class="cp">#       define HDMI0_AVI_INFO_SC(x)  (((x) &amp; 0x3) &lt;&lt; 24)</span>
<span class="cp">#       define HDMI0_AVI_INFO_ITC_EC_Q_SC(x)  (((x) &amp; 0xff) &lt;&lt; 24)</span>
<span class="cp">#define HDMI0_AVI_INFO1              0x7458</span>
<span class="cp">#       define HDMI0_AVI_INFO_VIC(x) (((x) &amp; 0x7f) &lt;&lt; 0) </span><span class="cm">/* don&#39;t use avi infoframe v1 */</span><span class="cp"></span>
<span class="cp">#       define HDMI0_AVI_INFO_PR(x)  (((x) &amp; 0xf) &lt;&lt; 8) </span><span class="cm">/* don&#39;t use avi infoframe v1 */</span><span class="cp"></span>
<span class="cp">#       define HDMI0_AVI_INFO_TOP(x) (((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define HDMI0_AVI_INFO2              0x745c</span>
<span class="cp">#       define HDMI0_AVI_INFO_BOTTOM(x)  (((x) &amp; 0xffff) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_AVI_INFO_LEFT(x)    (((x) &amp; 0xffff) &lt;&lt; 16)</span>
<span class="cp">#define HDMI0_AVI_INFO3              0x7460</span>
<span class="cp">#       define HDMI0_AVI_INFO_RIGHT(x)    (((x) &amp; 0xffff) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_AVI_INFO_VERSION(x)  (((x) &amp; 3) &lt;&lt; 24)</span>
<span class="cp">#define HDMI0_MPEG_INFO0             0x7464</span>
<span class="cp">#       define HDMI0_MPEG_INFO_CHECKSUM(x)  (((x) &amp; 0xff) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_MPEG_INFO_MB0(x)  (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#       define HDMI0_MPEG_INFO_MB1(x)  (((x) &amp; 0xff) &lt;&lt; 16)</span>
<span class="cp">#       define HDMI0_MPEG_INFO_MB2(x)  (((x) &amp; 0xff) &lt;&lt; 24)</span>
<span class="cp">#define HDMI0_MPEG_INFO1             0x7468</span>
<span class="cp">#       define HDMI0_MPEG_INFO_MB3(x)  (((x) &amp; 0xff) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_MPEG_INFO_MF(x)   (((x) &amp; 3) &lt;&lt; 8)</span>
<span class="cp">#       define HDMI0_MPEG_INFO_FR(x)   (((x) &amp; 1) &lt;&lt; 12)</span>
<span class="cp">#define HDMI0_GENERIC0_HDR           0x746c</span>
<span class="cp">#define HDMI0_GENERIC0_0             0x7470</span>
<span class="cp">#define HDMI0_GENERIC0_1             0x7474</span>
<span class="cp">#define HDMI0_GENERIC0_2             0x7478</span>
<span class="cp">#define HDMI0_GENERIC0_3             0x747c</span>
<span class="cp">#define HDMI0_GENERIC0_4             0x7480</span>
<span class="cp">#define HDMI0_GENERIC0_5             0x7484</span>
<span class="cp">#define HDMI0_GENERIC0_6             0x7488</span>
<span class="cp">#define HDMI0_GENERIC1_HDR           0x748c</span>
<span class="cp">#define HDMI0_GENERIC1_0             0x7490</span>
<span class="cp">#define HDMI0_GENERIC1_1             0x7494</span>
<span class="cp">#define HDMI0_GENERIC1_2             0x7498</span>
<span class="cp">#define HDMI0_GENERIC1_3             0x749c</span>
<span class="cp">#define HDMI0_GENERIC1_4             0x74a0</span>
<span class="cp">#define HDMI0_GENERIC1_5             0x74a4</span>
<span class="cp">#define HDMI0_GENERIC1_6             0x74a8</span>
<span class="cp">#define HDMI0_ACR_32_0               0x74ac</span>
<span class="cp">#       define HDMI0_ACR_CTS_32(x)   (((x) &amp; 0xfffff) &lt;&lt; 12)</span>
<span class="cp">#define HDMI0_ACR_32_1               0x74b0</span>
<span class="cp">#       define HDMI0_ACR_N_32(x)   (((x) &amp; 0xfffff) &lt;&lt; 0)</span>
<span class="cp">#define HDMI0_ACR_44_0               0x74b4</span>
<span class="cp">#       define HDMI0_ACR_CTS_44(x)   (((x) &amp; 0xfffff) &lt;&lt; 12)</span>
<span class="cp">#define HDMI0_ACR_44_1               0x74b8</span>
<span class="cp">#       define HDMI0_ACR_N_44(x)   (((x) &amp; 0xfffff) &lt;&lt; 0)</span>
<span class="cp">#define HDMI0_ACR_48_0               0x74bc</span>
<span class="cp">#       define HDMI0_ACR_CTS_48(x)   (((x) &amp; 0xfffff) &lt;&lt; 12)</span>
<span class="cp">#define HDMI0_ACR_48_1               0x74c0</span>
<span class="cp">#       define HDMI0_ACR_N_48(x)   (((x) &amp; 0xfffff) &lt;&lt; 0)</span>
<span class="cp">#define HDMI0_ACR_STATUS_0           0x74c4</span>
<span class="cp">#define HDMI0_ACR_STATUS_1           0x74c8</span>
<span class="cp">#define HDMI0_AUDIO_INFO0            0x74cc</span>
<span class="cp">#       define HDMI0_AUDIO_INFO_CHECKSUM(x)  (((x) &amp; 0xff) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_AUDIO_INFO_CC(x)  (((x) &amp; 7) &lt;&lt; 8)</span>
<span class="cp">#define HDMI0_AUDIO_INFO1            0x74d0</span>
<span class="cp">#       define HDMI0_AUDIO_INFO_CA(x)  (((x) &amp; 0xff) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_AUDIO_INFO_LSV(x)  (((x) &amp; 0xf) &lt;&lt; 11)</span>
<span class="cp">#       define HDMI0_AUDIO_INFO_DM_INH(x)  (((x) &amp; 1) &lt;&lt; 15)</span>
<span class="cp">#       define HDMI0_AUDIO_INFO_DM_INH_LSV(x)  (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#define HDMI0_60958_0                0x74d4</span>
<span class="cp">#       define HDMI0_60958_CS_A(x)   (((x) &amp; 1) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_60958_CS_B(x)   (((x) &amp; 1) &lt;&lt; 1)</span>
<span class="cp">#       define HDMI0_60958_CS_C(x)   (((x) &amp; 1) &lt;&lt; 2)</span>
<span class="cp">#       define HDMI0_60958_CS_D(x)   (((x) &amp; 3) &lt;&lt; 3)</span>
<span class="cp">#       define HDMI0_60958_CS_MODE(x)   (((x) &amp; 3) &lt;&lt; 6)</span>
<span class="cp">#       define HDMI0_60958_CS_CATEGORY_CODE(x)      (((x) &amp; 0xff) &lt;&lt; 8)</span>
<span class="cp">#       define HDMI0_60958_CS_SOURCE_NUMBER(x)      (((x) &amp; 0xf) &lt;&lt; 16)</span>
<span class="cp">#       define HDMI0_60958_CS_CHANNEL_NUMBER_L(x)   (((x) &amp; 0xf) &lt;&lt; 20)</span>
<span class="cp">#       define HDMI0_60958_CS_SAMPLING_FREQUENCY(x) (((x) &amp; 0xf) &lt;&lt; 24)</span>
<span class="cp">#       define HDMI0_60958_CS_CLOCK_ACCURACY(x)     (((x) &amp; 3) &lt;&lt; 28)</span>
<span class="cp">#define HDMI0_60958_1                0x74d8</span>
<span class="cp">#       define HDMI0_60958_CS_WORD_LENGTH(x)        (((x) &amp; 0xf) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_60958_CS_ORIGINAL_SAMPLING_FREQUENCY(x)   (((x) &amp; 0xf) &lt;&lt; 4)</span>
<span class="cp">#       define HDMI0_60958_CS_VALID_L(x)   (((x) &amp; 1) &lt;&lt; 16)</span>
<span class="cp">#       define HDMI0_60958_CS_VALID_R(x)   (((x) &amp; 1) &lt;&lt; 18)</span>
<span class="cp">#       define HDMI0_60958_CS_CHANNEL_NUMBER_R(x)   (((x) &amp; 0xf) &lt;&lt; 20)</span>
<span class="cp">#define HDMI0_ACR_PACKET_CONTROL     0x74dc</span>
<span class="cp">#       define HDMI0_ACR_SEND        (1 &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_ACR_CONT        (1 &lt;&lt; 1)</span>
<span class="cp">#       define HDMI0_ACR_SELECT(x)   (((x) &amp; 3) &lt;&lt; 4)</span>
<span class="cp">#       define HDMI0_ACR_HW          0</span>
<span class="cp">#       define HDMI0_ACR_32          1</span>
<span class="cp">#       define HDMI0_ACR_44          2</span>
<span class="cp">#       define HDMI0_ACR_48          3</span>
<span class="cp">#       define HDMI0_ACR_SOURCE      (1 &lt;&lt; 8) </span><span class="cm">/* 0 - hw; 1 - cts value */</span><span class="cp"></span>
<span class="cp">#       define HDMI0_ACR_AUTO_SEND   (1 &lt;&lt; 12)</span>
<span class="cp">#define HDMI0_RAMP_CONTROL0          0x74e0</span>
<span class="cp">#       define HDMI0_RAMP_MAX_COUNT(x)   (((x) &amp; 0xffffff) &lt;&lt; 0)</span>
<span class="cp">#define HDMI0_RAMP_CONTROL1          0x74e4</span>
<span class="cp">#       define HDMI0_RAMP_MIN_COUNT(x)   (((x) &amp; 0xffffff) &lt;&lt; 0)</span>
<span class="cp">#define HDMI0_RAMP_CONTROL2          0x74e8</span>
<span class="cp">#       define HDMI0_RAMP_INC_COUNT(x)   (((x) &amp; 0xffffff) &lt;&lt; 0)</span>
<span class="cp">#define HDMI0_RAMP_CONTROL3          0x74ec</span>
<span class="cp">#       define HDMI0_RAMP_DEC_COUNT(x)   (((x) &amp; 0xffffff) &lt;&lt; 0)</span>
<span class="cm">/* HDMI0_60958_2 is r7xx only */</span>
<span class="cp">#define HDMI0_60958_2                0x74f0</span>
<span class="cp">#       define HDMI0_60958_CS_CHANNEL_NUMBER_2(x)   (((x) &amp; 0xf) &lt;&lt; 0)</span>
<span class="cp">#       define HDMI0_60958_CS_CHANNEL_NUMBER_3(x)   (((x) &amp; 0xf) &lt;&lt; 4)</span>
<span class="cp">#       define HDMI0_60958_CS_CHANNEL_NUMBER_4(x)   (((x) &amp; 0xf) &lt;&lt; 8)</span>
<span class="cp">#       define HDMI0_60958_CS_CHANNEL_NUMBER_5(x)   (((x) &amp; 0xf) &lt;&lt; 12)</span>
<span class="cp">#       define HDMI0_60958_CS_CHANNEL_NUMBER_6(x)   (((x) &amp; 0xf) &lt;&lt; 16)</span>
<span class="cp">#       define HDMI0_60958_CS_CHANNEL_NUMBER_7(x)   (((x) &amp; 0xf) &lt;&lt; 20)</span>
<span class="cm">/* r6xx only; second instance starts at 0x7700 */</span>
<span class="cp">#define HDMI1_CONTROL                0x7700</span>
<span class="cp">#define HDMI1_STATUS                 0x7704</span>
<span class="cp">#define HDMI1_AUDIO_PACKET_CONTROL   0x7708</span>
<span class="cm">/* DCE3; second instance starts at 0x7800 NOT 0x7700 */</span>
<span class="cp">#define DCE3_HDMI1_CONTROL                0x7800</span>
<span class="cp">#define DCE3_HDMI1_STATUS                 0x7804</span>
<span class="cp">#define DCE3_HDMI1_AUDIO_PACKET_CONTROL   0x7808</span>
<span class="cm">/* DCE3.2 (for interrupts) */</span>
<span class="cp">#define AFMT_STATUS                          0x7600</span>
<span class="cp">#       define AFMT_AUDIO_ENABLE             (1 &lt;&lt; 4)</span>
<span class="cp">#       define AFMT_AZ_FORMAT_WTRIG          (1 &lt;&lt; 28)</span>
<span class="cp">#       define AFMT_AZ_FORMAT_WTRIG_INT      (1 &lt;&lt; 29)</span>
<span class="cp">#       define AFMT_AZ_AUDIO_ENABLE_CHG      (1 &lt;&lt; 30)</span>
<span class="cp">#define AFMT_AUDIO_PACKET_CONTROL            0x7604</span>
<span class="cp">#       define AFMT_AUDIO_SAMPLE_SEND        (1 &lt;&lt; 0)</span>
<span class="cp">#       define AFMT_AUDIO_TEST_EN            (1 &lt;&lt; 12)</span>
<span class="cp">#       define AFMT_AUDIO_CHANNEL_SWAP       (1 &lt;&lt; 24)</span>
<span class="cp">#       define AFMT_60958_CS_UPDATE          (1 &lt;&lt; 26)</span>
<span class="cp">#       define AFMT_AZ_AUDIO_ENABLE_CHG_MASK (1 &lt;&lt; 27)</span>
<span class="cp">#       define AFMT_AZ_FORMAT_WTRIG_MASK     (1 &lt;&lt; 28)</span>
<span class="cp">#       define AFMT_AZ_FORMAT_WTRIG_ACK      (1 &lt;&lt; 29)</span>
<span class="cp">#       define AFMT_AZ_AUDIO_ENABLE_CHG_ACK  (1 &lt;&lt; 30)</span>

<span class="cm">/*</span>
<span class="cm"> * PM4</span>
<span class="cm"> */</span>
<span class="cp">#define	PACKET_TYPE0	0</span>
<span class="cp">#define	PACKET_TYPE1	1</span>
<span class="cp">#define	PACKET_TYPE2	2</span>
<span class="cp">#define	PACKET_TYPE3	3</span>

<span class="cp">#define CP_PACKET_GET_TYPE(h) (((h) &gt;&gt; 30) &amp; 3)</span>
<span class="cp">#define CP_PACKET_GET_COUNT(h) (((h) &gt;&gt; 16) &amp; 0x3FFF)</span>
<span class="cp">#define CP_PACKET0_GET_REG(h) (((h) &amp; 0xFFFF) &lt;&lt; 2)</span>
<span class="cp">#define CP_PACKET3_GET_OPCODE(h) (((h) &gt;&gt; 8) &amp; 0xFF)</span>
<span class="cp">#define PACKET0(reg, n)	((PACKET_TYPE0 &lt;&lt; 30) |				\</span>
<span class="cp">			 (((reg) &gt;&gt; 2) &amp; 0xFFFF) |			\</span>
<span class="cp">			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</span>
<span class="cp">#define PACKET3(op, n)	((PACKET_TYPE3 &lt;&lt; 30) |				\</span>
<span class="cp">			 (((op) &amp; 0xFF) &lt;&lt; 8) |				\</span>
<span class="cp">			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</span>

<span class="cm">/* Packet 3 types */</span>
<span class="cp">#define	PACKET3_NOP					0x10</span>
<span class="cp">#define	PACKET3_INDIRECT_BUFFER_END			0x17</span>
<span class="cp">#define	PACKET3_SET_PREDICATION				0x20</span>
<span class="cp">#define	PACKET3_REG_RMW					0x21</span>
<span class="cp">#define	PACKET3_COND_EXEC				0x22</span>
<span class="cp">#define	PACKET3_PRED_EXEC				0x23</span>
<span class="cp">#define	PACKET3_START_3D_CMDBUF				0x24</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_2				0x27</span>
<span class="cp">#define	PACKET3_CONTEXT_CONTROL				0x28</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_IMMD_BE			0x29</span>
<span class="cp">#define	PACKET3_INDEX_TYPE				0x2A</span>
<span class="cp">#define	PACKET3_DRAW_INDEX				0x2B</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_AUTO				0x2D</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_IMMD				0x2E</span>
<span class="cp">#define	PACKET3_NUM_INSTANCES				0x2F</span>
<span class="cp">#define	PACKET3_STRMOUT_BUFFER_UPDATE			0x34</span>
<span class="cp">#define	PACKET3_INDIRECT_BUFFER_MP			0x38</span>
<span class="cp">#define	PACKET3_MEM_SEMAPHORE				0x39</span>
<span class="cp">#              define PACKET3_SEM_WAIT_ON_SIGNAL    (0x1 &lt;&lt; 12)</span>
<span class="cp">#              define PACKET3_SEM_SEL_SIGNAL	    (0x6 &lt;&lt; 29)</span>
<span class="cp">#              define PACKET3_SEM_SEL_WAIT	    (0x7 &lt;&lt; 29)</span>
<span class="cp">#define	PACKET3_MPEG_INDEX				0x3A</span>
<span class="cp">#define	PACKET3_COPY_DW					0x3B</span>
<span class="cp">#define	PACKET3_WAIT_REG_MEM				0x3C</span>
<span class="cp">#define	PACKET3_MEM_WRITE				0x3D</span>
<span class="cp">#define	PACKET3_INDIRECT_BUFFER				0x32</span>
<span class="cp">#define	PACKET3_SURFACE_SYNC				0x43</span>
<span class="cp">#              define PACKET3_CB0_DEST_BASE_ENA    (1 &lt;&lt; 6)</span>
<span class="cp">#              define PACKET3_TC_ACTION_ENA        (1 &lt;&lt; 23)</span>
<span class="cp">#              define PACKET3_VC_ACTION_ENA        (1 &lt;&lt; 24)</span>
<span class="cp">#              define PACKET3_CB_ACTION_ENA        (1 &lt;&lt; 25)</span>
<span class="cp">#              define PACKET3_DB_ACTION_ENA        (1 &lt;&lt; 26)</span>
<span class="cp">#              define PACKET3_SH_ACTION_ENA        (1 &lt;&lt; 27)</span>
<span class="cp">#              define PACKET3_SMX_ACTION_ENA       (1 &lt;&lt; 28)</span>
<span class="cp">#define	PACKET3_ME_INITIALIZE				0x44</span>
<span class="cp">#define		PACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) &lt;&lt; 16)</span>
<span class="cp">#define	PACKET3_COND_WRITE				0x45</span>
<span class="cp">#define	PACKET3_EVENT_WRITE				0x46</span>
<span class="cp">#define		EVENT_TYPE(x)                           ((x) &lt;&lt; 0)</span>
<span class="cp">#define		EVENT_INDEX(x)                          ((x) &lt;&lt; 8)</span>
                <span class="cm">/* 0 - any non-TS event</span>
<span class="cm">		 * 1 - ZPASS_DONE</span>
<span class="cm">		 * 2 - SAMPLE_PIPELINESTAT</span>
<span class="cm">		 * 3 - SAMPLE_STREAMOUTSTAT*</span>
<span class="cm">		 * 4 - *S_PARTIAL_FLUSH</span>
<span class="cm">		 * 5 - TS events</span>
<span class="cm">		 */</span>
<span class="cp">#define	PACKET3_EVENT_WRITE_EOP				0x47</span>
<span class="cp">#define		DATA_SEL(x)                             ((x) &lt;&lt; 29)</span>
                <span class="cm">/* 0 - discard</span>
<span class="cm">		 * 1 - send low 32bit data</span>
<span class="cm">		 * 2 - send 64bit data</span>
<span class="cm">		 * 3 - send 64bit counter value</span>
<span class="cm">		 */</span>
<span class="cp">#define		INT_SEL(x)                              ((x) &lt;&lt; 24)</span>
                <span class="cm">/* 0 - none</span>
<span class="cm">		 * 1 - interrupt only (DATA_SEL = 0)</span>
<span class="cm">		 * 2 - interrupt when data write is confirmed</span>
<span class="cm">		 */</span>
<span class="cp">#define	PACKET3_ONE_REG_WRITE				0x57</span>
<span class="cp">#define	PACKET3_SET_CONFIG_REG				0x68</span>
<span class="cp">#define		PACKET3_SET_CONFIG_REG_OFFSET			0x00008000</span>
<span class="cp">#define		PACKET3_SET_CONFIG_REG_END			0x0000ac00</span>
<span class="cp">#define	PACKET3_SET_CONTEXT_REG				0x69</span>
<span class="cp">#define		PACKET3_SET_CONTEXT_REG_OFFSET			0x00028000</span>
<span class="cp">#define		PACKET3_SET_CONTEXT_REG_END			0x00029000</span>
<span class="cp">#define	PACKET3_SET_ALU_CONST				0x6A</span>
<span class="cp">#define		PACKET3_SET_ALU_CONST_OFFSET			0x00030000</span>
<span class="cp">#define		PACKET3_SET_ALU_CONST_END			0x00032000</span>
<span class="cp">#define	PACKET3_SET_BOOL_CONST				0x6B</span>
<span class="cp">#define		PACKET3_SET_BOOL_CONST_OFFSET			0x0003e380</span>
<span class="cp">#define		PACKET3_SET_BOOL_CONST_END			0x00040000</span>
<span class="cp">#define	PACKET3_SET_LOOP_CONST				0x6C</span>
<span class="cp">#define		PACKET3_SET_LOOP_CONST_OFFSET			0x0003e200</span>
<span class="cp">#define		PACKET3_SET_LOOP_CONST_END			0x0003e380</span>
<span class="cp">#define	PACKET3_SET_RESOURCE				0x6D</span>
<span class="cp">#define		PACKET3_SET_RESOURCE_OFFSET			0x00038000</span>
<span class="cp">#define		PACKET3_SET_RESOURCE_END			0x0003c000</span>
<span class="cp">#define	PACKET3_SET_SAMPLER				0x6E</span>
<span class="cp">#define		PACKET3_SET_SAMPLER_OFFSET			0x0003c000</span>
<span class="cp">#define		PACKET3_SET_SAMPLER_END				0x0003cff0</span>
<span class="cp">#define	PACKET3_SET_CTL_CONST				0x6F</span>
<span class="cp">#define		PACKET3_SET_CTL_CONST_OFFSET			0x0003cff0</span>
<span class="cp">#define		PACKET3_SET_CTL_CONST_END			0x0003e200</span>
<span class="cp">#define	PACKET3_STRMOUT_BASE_UPDATE			0x72 </span><span class="cm">/* r7xx */</span><span class="cp"></span>
<span class="cp">#define	PACKET3_SURFACE_BASE_UPDATE			0x73</span>


<span class="cp">#define	R_008020_GRBM_SOFT_RESET		0x8020</span>
<span class="cp">#define		S_008020_SOFT_RESET_CP(x)		(((x) &amp; 1) &lt;&lt; 0)</span>
<span class="cp">#define		S_008020_SOFT_RESET_CB(x)		(((x) &amp; 1) &lt;&lt; 1)</span>
<span class="cp">#define		S_008020_SOFT_RESET_CR(x)		(((x) &amp; 1) &lt;&lt; 2)</span>
<span class="cp">#define		S_008020_SOFT_RESET_DB(x)		(((x) &amp; 1) &lt;&lt; 3)</span>
<span class="cp">#define		S_008020_SOFT_RESET_PA(x)		(((x) &amp; 1) &lt;&lt; 5)</span>
<span class="cp">#define		S_008020_SOFT_RESET_SC(x)		(((x) &amp; 1) &lt;&lt; 6)</span>
<span class="cp">#define		S_008020_SOFT_RESET_SMX(x)		(((x) &amp; 1) &lt;&lt; 7)</span>
<span class="cp">#define		S_008020_SOFT_RESET_SPI(x)		(((x) &amp; 1) &lt;&lt; 8)</span>
<span class="cp">#define		S_008020_SOFT_RESET_SH(x)		(((x) &amp; 1) &lt;&lt; 9)</span>
<span class="cp">#define		S_008020_SOFT_RESET_SX(x)		(((x) &amp; 1) &lt;&lt; 10)</span>
<span class="cp">#define		S_008020_SOFT_RESET_TC(x)		(((x) &amp; 1) &lt;&lt; 11)</span>
<span class="cp">#define		S_008020_SOFT_RESET_TA(x)		(((x) &amp; 1) &lt;&lt; 12)</span>
<span class="cp">#define		S_008020_SOFT_RESET_VC(x)		(((x) &amp; 1) &lt;&lt; 13)</span>
<span class="cp">#define		S_008020_SOFT_RESET_VGT(x)		(((x) &amp; 1) &lt;&lt; 14)</span>
<span class="cp">#define	R_008010_GRBM_STATUS			0x8010</span>
<span class="cp">#define		S_008010_CMDFIFO_AVAIL(x)		(((x) &amp; 0x1F) &lt;&lt; 0)</span>
<span class="cp">#define		S_008010_CP_RQ_PENDING(x)		(((x) &amp; 1) &lt;&lt; 6)</span>
<span class="cp">#define		S_008010_CF_RQ_PENDING(x)		(((x) &amp; 1) &lt;&lt; 7)</span>
<span class="cp">#define		S_008010_PF_RQ_PENDING(x)		(((x) &amp; 1) &lt;&lt; 8)</span>
<span class="cp">#define		S_008010_GRBM_EE_BUSY(x)		(((x) &amp; 1) &lt;&lt; 10)</span>
<span class="cp">#define		S_008010_VC_BUSY(x)			(((x) &amp; 1) &lt;&lt; 11)</span>
<span class="cp">#define		S_008010_DB03_CLEAN(x)			(((x) &amp; 1) &lt;&lt; 12)</span>
<span class="cp">#define		S_008010_CB03_CLEAN(x)			(((x) &amp; 1) &lt;&lt; 13)</span>
<span class="cp">#define		S_008010_VGT_BUSY_NO_DMA(x)		(((x) &amp; 1) &lt;&lt; 16)</span>
<span class="cp">#define		S_008010_VGT_BUSY(x)			(((x) &amp; 1) &lt;&lt; 17)</span>
<span class="cp">#define		S_008010_TA03_BUSY(x)			(((x) &amp; 1) &lt;&lt; 18)</span>
<span class="cp">#define		S_008010_TC_BUSY(x)			(((x) &amp; 1) &lt;&lt; 19)</span>
<span class="cp">#define		S_008010_SX_BUSY(x)			(((x) &amp; 1) &lt;&lt; 20)</span>
<span class="cp">#define		S_008010_SH_BUSY(x)			(((x) &amp; 1) &lt;&lt; 21)</span>
<span class="cp">#define		S_008010_SPI03_BUSY(x)			(((x) &amp; 1) &lt;&lt; 22)</span>
<span class="cp">#define		S_008010_SMX_BUSY(x)			(((x) &amp; 1) &lt;&lt; 23)</span>
<span class="cp">#define		S_008010_SC_BUSY(x)			(((x) &amp; 1) &lt;&lt; 24)</span>
<span class="cp">#define		S_008010_PA_BUSY(x)			(((x) &amp; 1) &lt;&lt; 25)</span>
<span class="cp">#define		S_008010_DB03_BUSY(x)			(((x) &amp; 1) &lt;&lt; 26)</span>
<span class="cp">#define		S_008010_CR_BUSY(x)			(((x) &amp; 1) &lt;&lt; 27)</span>
<span class="cp">#define		S_008010_CP_COHERENCY_BUSY(x)		(((x) &amp; 1) &lt;&lt; 28)</span>
<span class="cp">#define		S_008010_CP_BUSY(x)			(((x) &amp; 1) &lt;&lt; 29)</span>
<span class="cp">#define		S_008010_CB03_BUSY(x)			(((x) &amp; 1) &lt;&lt; 30)</span>
<span class="cp">#define		S_008010_GUI_ACTIVE(x)			(((x) &amp; 1) &lt;&lt; 31)</span>
<span class="cp">#define		G_008010_CMDFIFO_AVAIL(x)		(((x) &gt;&gt; 0) &amp; 0x1F)</span>
<span class="cp">#define		G_008010_CP_RQ_PENDING(x)		(((x) &gt;&gt; 6) &amp; 1)</span>
<span class="cp">#define		G_008010_CF_RQ_PENDING(x)		(((x) &gt;&gt; 7) &amp; 1)</span>
<span class="cp">#define		G_008010_PF_RQ_PENDING(x)		(((x) &gt;&gt; 8) &amp; 1)</span>
<span class="cp">#define		G_008010_GRBM_EE_BUSY(x)		(((x) &gt;&gt; 10) &amp; 1)</span>
<span class="cp">#define		G_008010_VC_BUSY(x)			(((x) &gt;&gt; 11) &amp; 1)</span>
<span class="cp">#define		G_008010_DB03_CLEAN(x)			(((x) &gt;&gt; 12) &amp; 1)</span>
<span class="cp">#define		G_008010_CB03_CLEAN(x)			(((x) &gt;&gt; 13) &amp; 1)</span>
<span class="cp">#define		G_008010_VGT_BUSY_NO_DMA(x)		(((x) &gt;&gt; 16) &amp; 1)</span>
<span class="cp">#define		G_008010_VGT_BUSY(x)			(((x) &gt;&gt; 17) &amp; 1)</span>
<span class="cp">#define		G_008010_TA03_BUSY(x)			(((x) &gt;&gt; 18) &amp; 1)</span>
<span class="cp">#define		G_008010_TC_BUSY(x)			(((x) &gt;&gt; 19) &amp; 1)</span>
<span class="cp">#define		G_008010_SX_BUSY(x)			(((x) &gt;&gt; 20) &amp; 1)</span>
<span class="cp">#define		G_008010_SH_BUSY(x)			(((x) &gt;&gt; 21) &amp; 1)</span>
<span class="cp">#define		G_008010_SPI03_BUSY(x)			(((x) &gt;&gt; 22) &amp; 1)</span>
<span class="cp">#define		G_008010_SMX_BUSY(x)			(((x) &gt;&gt; 23) &amp; 1)</span>
<span class="cp">#define		G_008010_SC_BUSY(x)			(((x) &gt;&gt; 24) &amp; 1)</span>
<span class="cp">#define		G_008010_PA_BUSY(x)			(((x) &gt;&gt; 25) &amp; 1)</span>
<span class="cp">#define		G_008010_DB03_BUSY(x)			(((x) &gt;&gt; 26) &amp; 1)</span>
<span class="cp">#define		G_008010_CR_BUSY(x)			(((x) &gt;&gt; 27) &amp; 1)</span>
<span class="cp">#define		G_008010_CP_COHERENCY_BUSY(x)		(((x) &gt;&gt; 28) &amp; 1)</span>
<span class="cp">#define		G_008010_CP_BUSY(x)			(((x) &gt;&gt; 29) &amp; 1)</span>
<span class="cp">#define		G_008010_CB03_BUSY(x)			(((x) &gt;&gt; 30) &amp; 1)</span>
<span class="cp">#define		G_008010_GUI_ACTIVE(x)			(((x) &gt;&gt; 31) &amp; 1)</span>
<span class="cp">#define	R_008014_GRBM_STATUS2			0x8014</span>
<span class="cp">#define		S_008014_CR_CLEAN(x)			(((x) &amp; 1) &lt;&lt; 0)</span>
<span class="cp">#define		S_008014_SMX_CLEAN(x)			(((x) &amp; 1) &lt;&lt; 1)</span>
<span class="cp">#define		S_008014_SPI0_BUSY(x)			(((x) &amp; 1) &lt;&lt; 8)</span>
<span class="cp">#define		S_008014_SPI1_BUSY(x)			(((x) &amp; 1) &lt;&lt; 9)</span>
<span class="cp">#define		S_008014_SPI2_BUSY(x)			(((x) &amp; 1) &lt;&lt; 10)</span>
<span class="cp">#define		S_008014_SPI3_BUSY(x)			(((x) &amp; 1) &lt;&lt; 11)</span>
<span class="cp">#define		S_008014_TA0_BUSY(x)			(((x) &amp; 1) &lt;&lt; 12)</span>
<span class="cp">#define		S_008014_TA1_BUSY(x)			(((x) &amp; 1) &lt;&lt; 13)</span>
<span class="cp">#define		S_008014_TA2_BUSY(x)			(((x) &amp; 1) &lt;&lt; 14)</span>
<span class="cp">#define		S_008014_TA3_BUSY(x)			(((x) &amp; 1) &lt;&lt; 15)</span>
<span class="cp">#define		S_008014_DB0_BUSY(x)			(((x) &amp; 1) &lt;&lt; 16)</span>
<span class="cp">#define		S_008014_DB1_BUSY(x)			(((x) &amp; 1) &lt;&lt; 17)</span>
<span class="cp">#define		S_008014_DB2_BUSY(x)			(((x) &amp; 1) &lt;&lt; 18)</span>
<span class="cp">#define		S_008014_DB3_BUSY(x)			(((x) &amp; 1) &lt;&lt; 19)</span>
<span class="cp">#define		S_008014_CB0_BUSY(x)			(((x) &amp; 1) &lt;&lt; 20)</span>
<span class="cp">#define		S_008014_CB1_BUSY(x)			(((x) &amp; 1) &lt;&lt; 21)</span>
<span class="cp">#define		S_008014_CB2_BUSY(x)			(((x) &amp; 1) &lt;&lt; 22)</span>
<span class="cp">#define		S_008014_CB3_BUSY(x)			(((x) &amp; 1) &lt;&lt; 23)</span>
<span class="cp">#define		G_008014_CR_CLEAN(x)			(((x) &gt;&gt; 0) &amp; 1)</span>
<span class="cp">#define		G_008014_SMX_CLEAN(x)			(((x) &gt;&gt; 1) &amp; 1)</span>
<span class="cp">#define		G_008014_SPI0_BUSY(x)			(((x) &gt;&gt; 8) &amp; 1)</span>
<span class="cp">#define		G_008014_SPI1_BUSY(x)			(((x) &gt;&gt; 9) &amp; 1)</span>
<span class="cp">#define		G_008014_SPI2_BUSY(x)			(((x) &gt;&gt; 10) &amp; 1)</span>
<span class="cp">#define		G_008014_SPI3_BUSY(x)			(((x) &gt;&gt; 11) &amp; 1)</span>
<span class="cp">#define		G_008014_TA0_BUSY(x)			(((x) &gt;&gt; 12) &amp; 1)</span>
<span class="cp">#define		G_008014_TA1_BUSY(x)			(((x) &gt;&gt; 13) &amp; 1)</span>
<span class="cp">#define		G_008014_TA2_BUSY(x)			(((x) &gt;&gt; 14) &amp; 1)</span>
<span class="cp">#define		G_008014_TA3_BUSY(x)			(((x) &gt;&gt; 15) &amp; 1)</span>
<span class="cp">#define		G_008014_DB0_BUSY(x)			(((x) &gt;&gt; 16) &amp; 1)</span>
<span class="cp">#define		G_008014_DB1_BUSY(x)			(((x) &gt;&gt; 17) &amp; 1)</span>
<span class="cp">#define		G_008014_DB2_BUSY(x)			(((x) &gt;&gt; 18) &amp; 1)</span>
<span class="cp">#define		G_008014_DB3_BUSY(x)			(((x) &gt;&gt; 19) &amp; 1)</span>
<span class="cp">#define		G_008014_CB0_BUSY(x)			(((x) &gt;&gt; 20) &amp; 1)</span>
<span class="cp">#define		G_008014_CB1_BUSY(x)			(((x) &gt;&gt; 21) &amp; 1)</span>
<span class="cp">#define		G_008014_CB2_BUSY(x)			(((x) &gt;&gt; 22) &amp; 1)</span>
<span class="cp">#define		G_008014_CB3_BUSY(x)			(((x) &gt;&gt; 23) &amp; 1)</span>
<span class="cp">#define	R_000E50_SRBM_STATUS				0x0E50</span>
<span class="cp">#define		G_000E50_RLC_RQ_PENDING(x)		(((x) &gt;&gt; 3) &amp; 1)</span>
<span class="cp">#define		G_000E50_RCU_RQ_PENDING(x)		(((x) &gt;&gt; 4) &amp; 1)</span>
<span class="cp">#define		G_000E50_GRBM_RQ_PENDING(x)		(((x) &gt;&gt; 5) &amp; 1)</span>
<span class="cp">#define		G_000E50_HI_RQ_PENDING(x)		(((x) &gt;&gt; 6) &amp; 1)</span>
<span class="cp">#define		G_000E50_IO_EXTERN_SIGNAL(x)		(((x) &gt;&gt; 7) &amp; 1)</span>
<span class="cp">#define		G_000E50_VMC_BUSY(x)			(((x) &gt;&gt; 8) &amp; 1)</span>
<span class="cp">#define		G_000E50_MCB_BUSY(x)			(((x) &gt;&gt; 9) &amp; 1)</span>
<span class="cp">#define		G_000E50_MCDZ_BUSY(x)			(((x) &gt;&gt; 10) &amp; 1)</span>
<span class="cp">#define		G_000E50_MCDY_BUSY(x)			(((x) &gt;&gt; 11) &amp; 1)</span>
<span class="cp">#define		G_000E50_MCDX_BUSY(x)			(((x) &gt;&gt; 12) &amp; 1)</span>
<span class="cp">#define		G_000E50_MCDW_BUSY(x)			(((x) &gt;&gt; 13) &amp; 1)</span>
<span class="cp">#define		G_000E50_SEM_BUSY(x)			(((x) &gt;&gt; 14) &amp; 1)</span>
<span class="cp">#define		G_000E50_RLC_BUSY(x)			(((x) &gt;&gt; 15) &amp; 1)</span>
<span class="cp">#define		G_000E50_BIF_BUSY(x)			(((x) &gt;&gt; 29) &amp; 1)</span>
<span class="cp">#define	R_000E60_SRBM_SOFT_RESET			0x0E60</span>
<span class="cp">#define		S_000E60_SOFT_RESET_BIF(x)		(((x) &amp; 1) &lt;&lt; 1)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_CG(x)		(((x) &amp; 1) &lt;&lt; 2)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_CMC(x)		(((x) &amp; 1) &lt;&lt; 3)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_CSC(x)		(((x) &amp; 1) &lt;&lt; 4)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_DC(x)		(((x) &amp; 1) &lt;&lt; 5)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_GRBM(x)		(((x) &amp; 1) &lt;&lt; 8)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_HDP(x)		(((x) &amp; 1) &lt;&lt; 9)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_IH(x)		(((x) &amp; 1) &lt;&lt; 10)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_MC(x)		(((x) &amp; 1) &lt;&lt; 11)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_RLC(x)		(((x) &amp; 1) &lt;&lt; 13)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_ROM(x)		(((x) &amp; 1) &lt;&lt; 14)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_SEM(x)		(((x) &amp; 1) &lt;&lt; 15)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_TSC(x)		(((x) &amp; 1) &lt;&lt; 16)</span>
<span class="cp">#define		S_000E60_SOFT_RESET_VMC(x)		(((x) &amp; 1) &lt;&lt; 17)</span>

<span class="cp">#define R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL		0x5480</span>

<span class="cp">#define R_028C04_PA_SC_AA_CONFIG                     0x028C04</span>
<span class="cp">#define   S_028C04_MSAA_NUM_SAMPLES(x)                 (((x) &amp; 0x3) &lt;&lt; 0)</span>
<span class="cp">#define   G_028C04_MSAA_NUM_SAMPLES(x)                 (((x) &gt;&gt; 0) &amp; 0x3)</span>
<span class="cp">#define   C_028C04_MSAA_NUM_SAMPLES                    0xFFFFFFFC</span>
<span class="cp">#define   S_028C04_AA_MASK_CENTROID_DTMN(x)            (((x) &amp; 0x1) &lt;&lt; 4)</span>
<span class="cp">#define   G_028C04_AA_MASK_CENTROID_DTMN(x)            (((x) &gt;&gt; 4) &amp; 0x1)</span>
<span class="cp">#define   C_028C04_AA_MASK_CENTROID_DTMN               0xFFFFFFEF</span>
<span class="cp">#define   S_028C04_MAX_SAMPLE_DIST(x)                  (((x) &amp; 0xF) &lt;&lt; 13)</span>
<span class="cp">#define   G_028C04_MAX_SAMPLE_DIST(x)                  (((x) &gt;&gt; 13) &amp; 0xF)</span>
<span class="cp">#define   C_028C04_MAX_SAMPLE_DIST                     0xFFFE1FFF</span>
<span class="cp">#define R_0280E0_CB_COLOR0_FRAG                      0x0280E0</span>
<span class="cp">#define   S_0280E0_BASE_256B(x)                        (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0280E0_BASE_256B(x)                        (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_0280E0_BASE_256B                           0x00000000</span>
<span class="cp">#define R_0280E4_CB_COLOR1_FRAG                      0x0280E4</span>
<span class="cp">#define R_0280E8_CB_COLOR2_FRAG                      0x0280E8</span>
<span class="cp">#define R_0280EC_CB_COLOR3_FRAG                      0x0280EC</span>
<span class="cp">#define R_0280F0_CB_COLOR4_FRAG                      0x0280F0</span>
<span class="cp">#define R_0280F4_CB_COLOR5_FRAG                      0x0280F4</span>
<span class="cp">#define R_0280F8_CB_COLOR6_FRAG                      0x0280F8</span>
<span class="cp">#define R_0280FC_CB_COLOR7_FRAG                      0x0280FC</span>
<span class="cp">#define R_0280C0_CB_COLOR0_TILE                      0x0280C0</span>
<span class="cp">#define   S_0280C0_BASE_256B(x)                        (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0280C0_BASE_256B(x)                        (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_0280C0_BASE_256B                           0x00000000</span>
<span class="cp">#define R_0280C4_CB_COLOR1_TILE                      0x0280C4</span>
<span class="cp">#define R_0280C8_CB_COLOR2_TILE                      0x0280C8</span>
<span class="cp">#define R_0280CC_CB_COLOR3_TILE                      0x0280CC</span>
<span class="cp">#define R_0280D0_CB_COLOR4_TILE                      0x0280D0</span>
<span class="cp">#define R_0280D4_CB_COLOR5_TILE                      0x0280D4</span>
<span class="cp">#define R_0280D8_CB_COLOR6_TILE                      0x0280D8</span>
<span class="cp">#define R_0280DC_CB_COLOR7_TILE                      0x0280DC</span>
<span class="cp">#define R_0280A0_CB_COLOR0_INFO                      0x0280A0</span>
<span class="cp">#define   S_0280A0_ENDIAN(x)                           (((x) &amp; 0x3) &lt;&lt; 0)</span>
<span class="cp">#define   G_0280A0_ENDIAN(x)                           (((x) &gt;&gt; 0) &amp; 0x3)</span>
<span class="cp">#define   C_0280A0_ENDIAN                              0xFFFFFFFC</span>
<span class="cp">#define   S_0280A0_FORMAT(x)                           (((x) &amp; 0x3F) &lt;&lt; 2)</span>
<span class="cp">#define   G_0280A0_FORMAT(x)                           (((x) &gt;&gt; 2) &amp; 0x3F)</span>
<span class="cp">#define   C_0280A0_FORMAT                              0xFFFFFF03</span>
<span class="cp">#define     V_0280A0_COLOR_INVALID                     0x00000000</span>
<span class="cp">#define     V_0280A0_COLOR_8                           0x00000001</span>
<span class="cp">#define     V_0280A0_COLOR_4_4                         0x00000002</span>
<span class="cp">#define     V_0280A0_COLOR_3_3_2                       0x00000003</span>
<span class="cp">#define     V_0280A0_COLOR_16                          0x00000005</span>
<span class="cp">#define     V_0280A0_COLOR_16_FLOAT                    0x00000006</span>
<span class="cp">#define     V_0280A0_COLOR_8_8                         0x00000007</span>
<span class="cp">#define     V_0280A0_COLOR_5_6_5                       0x00000008</span>
<span class="cp">#define     V_0280A0_COLOR_6_5_5                       0x00000009</span>
<span class="cp">#define     V_0280A0_COLOR_1_5_5_5                     0x0000000A</span>
<span class="cp">#define     V_0280A0_COLOR_4_4_4_4                     0x0000000B</span>
<span class="cp">#define     V_0280A0_COLOR_5_5_5_1                     0x0000000C</span>
<span class="cp">#define     V_0280A0_COLOR_32                          0x0000000D</span>
<span class="cp">#define     V_0280A0_COLOR_32_FLOAT                    0x0000000E</span>
<span class="cp">#define     V_0280A0_COLOR_16_16                       0x0000000F</span>
<span class="cp">#define     V_0280A0_COLOR_16_16_FLOAT                 0x00000010</span>
<span class="cp">#define     V_0280A0_COLOR_8_24                        0x00000011</span>
<span class="cp">#define     V_0280A0_COLOR_8_24_FLOAT                  0x00000012</span>
<span class="cp">#define     V_0280A0_COLOR_24_8                        0x00000013</span>
<span class="cp">#define     V_0280A0_COLOR_24_8_FLOAT                  0x00000014</span>
<span class="cp">#define     V_0280A0_COLOR_10_11_11                    0x00000015</span>
<span class="cp">#define     V_0280A0_COLOR_10_11_11_FLOAT              0x00000016</span>
<span class="cp">#define     V_0280A0_COLOR_11_11_10                    0x00000017</span>
<span class="cp">#define     V_0280A0_COLOR_11_11_10_FLOAT              0x00000018</span>
<span class="cp">#define     V_0280A0_COLOR_2_10_10_10                  0x00000019</span>
<span class="cp">#define     V_0280A0_COLOR_8_8_8_8                     0x0000001A</span>
<span class="cp">#define     V_0280A0_COLOR_10_10_10_2                  0x0000001B</span>
<span class="cp">#define     V_0280A0_COLOR_X24_8_32_FLOAT              0x0000001C</span>
<span class="cp">#define     V_0280A0_COLOR_32_32                       0x0000001D</span>
<span class="cp">#define     V_0280A0_COLOR_32_32_FLOAT                 0x0000001E</span>
<span class="cp">#define     V_0280A0_COLOR_16_16_16_16                 0x0000001F</span>
<span class="cp">#define     V_0280A0_COLOR_16_16_16_16_FLOAT           0x00000020</span>
<span class="cp">#define     V_0280A0_COLOR_32_32_32_32                 0x00000022</span>
<span class="cp">#define     V_0280A0_COLOR_32_32_32_32_FLOAT           0x00000023</span>
<span class="cp">#define   S_0280A0_ARRAY_MODE(x)                       (((x) &amp; 0xF) &lt;&lt; 8)</span>
<span class="cp">#define   G_0280A0_ARRAY_MODE(x)                       (((x) &gt;&gt; 8) &amp; 0xF)</span>
<span class="cp">#define   C_0280A0_ARRAY_MODE                          0xFFFFF0FF</span>
<span class="cp">#define     V_0280A0_ARRAY_LINEAR_GENERAL              0x00000000</span>
<span class="cp">#define     V_0280A0_ARRAY_LINEAR_ALIGNED              0x00000001</span>
<span class="cp">#define     V_0280A0_ARRAY_1D_TILED_THIN1              0x00000002</span>
<span class="cp">#define     V_0280A0_ARRAY_2D_TILED_THIN1              0x00000004</span>
<span class="cp">#define   S_0280A0_NUMBER_TYPE(x)                      (((x) &amp; 0x7) &lt;&lt; 12)</span>
<span class="cp">#define   G_0280A0_NUMBER_TYPE(x)                      (((x) &gt;&gt; 12) &amp; 0x7)</span>
<span class="cp">#define   C_0280A0_NUMBER_TYPE                         0xFFFF8FFF</span>
<span class="cp">#define   S_0280A0_READ_SIZE(x)                        (((x) &amp; 0x1) &lt;&lt; 15)</span>
<span class="cp">#define   G_0280A0_READ_SIZE(x)                        (((x) &gt;&gt; 15) &amp; 0x1)</span>
<span class="cp">#define   C_0280A0_READ_SIZE                           0xFFFF7FFF</span>
<span class="cp">#define   S_0280A0_COMP_SWAP(x)                        (((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define   G_0280A0_COMP_SWAP(x)                        (((x) &gt;&gt; 16) &amp; 0x3)</span>
<span class="cp">#define   C_0280A0_COMP_SWAP                           0xFFFCFFFF</span>
<span class="cp">#define   S_0280A0_TILE_MODE(x)                        (((x) &amp; 0x3) &lt;&lt; 18)</span>
<span class="cp">#define   G_0280A0_TILE_MODE(x)                        (((x) &gt;&gt; 18) &amp; 0x3)</span>
<span class="cp">#define   C_0280A0_TILE_MODE                           0xFFF3FFFF</span>
<span class="cp">#define   S_0280A0_BLEND_CLAMP(x)                      (((x) &amp; 0x1) &lt;&lt; 20)</span>
<span class="cp">#define   G_0280A0_BLEND_CLAMP(x)                      (((x) &gt;&gt; 20) &amp; 0x1)</span>
<span class="cp">#define   C_0280A0_BLEND_CLAMP                         0xFFEFFFFF</span>
<span class="cp">#define   S_0280A0_CLEAR_COLOR(x)                      (((x) &amp; 0x1) &lt;&lt; 21)</span>
<span class="cp">#define   G_0280A0_CLEAR_COLOR(x)                      (((x) &gt;&gt; 21) &amp; 0x1)</span>
<span class="cp">#define   C_0280A0_CLEAR_COLOR                         0xFFDFFFFF</span>
<span class="cp">#define   S_0280A0_BLEND_BYPASS(x)                     (((x) &amp; 0x1) &lt;&lt; 22)</span>
<span class="cp">#define   G_0280A0_BLEND_BYPASS(x)                     (((x) &gt;&gt; 22) &amp; 0x1)</span>
<span class="cp">#define   C_0280A0_BLEND_BYPASS                        0xFFBFFFFF</span>
<span class="cp">#define   S_0280A0_BLEND_FLOAT32(x)                    (((x) &amp; 0x1) &lt;&lt; 23)</span>
<span class="cp">#define   G_0280A0_BLEND_FLOAT32(x)                    (((x) &gt;&gt; 23) &amp; 0x1)</span>
<span class="cp">#define   C_0280A0_BLEND_FLOAT32                       0xFF7FFFFF</span>
<span class="cp">#define   S_0280A0_SIMPLE_FLOAT(x)                     (((x) &amp; 0x1) &lt;&lt; 24)</span>
<span class="cp">#define   G_0280A0_SIMPLE_FLOAT(x)                     (((x) &gt;&gt; 24) &amp; 0x1)</span>
<span class="cp">#define   C_0280A0_SIMPLE_FLOAT                        0xFEFFFFFF</span>
<span class="cp">#define   S_0280A0_ROUND_MODE(x)                       (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_0280A0_ROUND_MODE(x)                       (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_0280A0_ROUND_MODE                          0xFDFFFFFF</span>
<span class="cp">#define   S_0280A0_TILE_COMPACT(x)                     (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_0280A0_TILE_COMPACT(x)                     (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_0280A0_TILE_COMPACT                        0xFBFFFFFF</span>
<span class="cp">#define   S_0280A0_SOURCE_FORMAT(x)                    (((x) &amp; 0x1) &lt;&lt; 27)</span>
<span class="cp">#define   G_0280A0_SOURCE_FORMAT(x)                    (((x) &gt;&gt; 27) &amp; 0x1)</span>
<span class="cp">#define   C_0280A0_SOURCE_FORMAT                       0xF7FFFFFF</span>
<span class="cp">#define R_0280A4_CB_COLOR1_INFO                      0x0280A4</span>
<span class="cp">#define R_0280A8_CB_COLOR2_INFO                      0x0280A8</span>
<span class="cp">#define R_0280AC_CB_COLOR3_INFO                      0x0280AC</span>
<span class="cp">#define R_0280B0_CB_COLOR4_INFO                      0x0280B0</span>
<span class="cp">#define R_0280B4_CB_COLOR5_INFO                      0x0280B4</span>
<span class="cp">#define R_0280B8_CB_COLOR6_INFO                      0x0280B8</span>
<span class="cp">#define R_0280BC_CB_COLOR7_INFO                      0x0280BC</span>
<span class="cp">#define R_028060_CB_COLOR0_SIZE                      0x028060</span>
<span class="cp">#define   S_028060_PITCH_TILE_MAX(x)                   (((x) &amp; 0x3FF) &lt;&lt; 0)</span>
<span class="cp">#define   G_028060_PITCH_TILE_MAX(x)                   (((x) &gt;&gt; 0) &amp; 0x3FF)</span>
<span class="cp">#define   C_028060_PITCH_TILE_MAX                      0xFFFFFC00</span>
<span class="cp">#define   S_028060_SLICE_TILE_MAX(x)                   (((x) &amp; 0xFFFFF) &lt;&lt; 10)</span>
<span class="cp">#define   G_028060_SLICE_TILE_MAX(x)                   (((x) &gt;&gt; 10) &amp; 0xFFFFF)</span>
<span class="cp">#define   C_028060_SLICE_TILE_MAX                      0xC00003FF</span>
<span class="cp">#define R_028064_CB_COLOR1_SIZE                      0x028064</span>
<span class="cp">#define R_028068_CB_COLOR2_SIZE                      0x028068</span>
<span class="cp">#define R_02806C_CB_COLOR3_SIZE                      0x02806C</span>
<span class="cp">#define R_028070_CB_COLOR4_SIZE                      0x028070</span>
<span class="cp">#define R_028074_CB_COLOR5_SIZE                      0x028074</span>
<span class="cp">#define R_028078_CB_COLOR6_SIZE                      0x028078</span>
<span class="cp">#define R_02807C_CB_COLOR7_SIZE                      0x02807C</span>
<span class="cp">#define R_028238_CB_TARGET_MASK                      0x028238</span>
<span class="cp">#define   S_028238_TARGET0_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 0)</span>
<span class="cp">#define   G_028238_TARGET0_ENABLE(x)                   (((x) &gt;&gt; 0) &amp; 0xF)</span>
<span class="cp">#define   C_028238_TARGET0_ENABLE                      0xFFFFFFF0</span>
<span class="cp">#define   S_028238_TARGET1_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 4)</span>
<span class="cp">#define   G_028238_TARGET1_ENABLE(x)                   (((x) &gt;&gt; 4) &amp; 0xF)</span>
<span class="cp">#define   C_028238_TARGET1_ENABLE                      0xFFFFFF0F</span>
<span class="cp">#define   S_028238_TARGET2_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 8)</span>
<span class="cp">#define   G_028238_TARGET2_ENABLE(x)                   (((x) &gt;&gt; 8) &amp; 0xF)</span>
<span class="cp">#define   C_028238_TARGET2_ENABLE                      0xFFFFF0FF</span>
<span class="cp">#define   S_028238_TARGET3_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 12)</span>
<span class="cp">#define   G_028238_TARGET3_ENABLE(x)                   (((x) &gt;&gt; 12) &amp; 0xF)</span>
<span class="cp">#define   C_028238_TARGET3_ENABLE                      0xFFFF0FFF</span>
<span class="cp">#define   S_028238_TARGET4_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 16)</span>
<span class="cp">#define   G_028238_TARGET4_ENABLE(x)                   (((x) &gt;&gt; 16) &amp; 0xF)</span>
<span class="cp">#define   C_028238_TARGET4_ENABLE                      0xFFF0FFFF</span>
<span class="cp">#define   S_028238_TARGET5_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 20)</span>
<span class="cp">#define   G_028238_TARGET5_ENABLE(x)                   (((x) &gt;&gt; 20) &amp; 0xF)</span>
<span class="cp">#define   C_028238_TARGET5_ENABLE                      0xFF0FFFFF</span>
<span class="cp">#define   S_028238_TARGET6_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 24)</span>
<span class="cp">#define   G_028238_TARGET6_ENABLE(x)                   (((x) &gt;&gt; 24) &amp; 0xF)</span>
<span class="cp">#define   C_028238_TARGET6_ENABLE                      0xF0FFFFFF</span>
<span class="cp">#define   S_028238_TARGET7_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 28)</span>
<span class="cp">#define   G_028238_TARGET7_ENABLE(x)                   (((x) &gt;&gt; 28) &amp; 0xF)</span>
<span class="cp">#define   C_028238_TARGET7_ENABLE                      0x0FFFFFFF</span>
<span class="cp">#define R_02823C_CB_SHADER_MASK                      0x02823C</span>
<span class="cp">#define   S_02823C_OUTPUT0_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 0)</span>
<span class="cp">#define   G_02823C_OUTPUT0_ENABLE(x)                   (((x) &gt;&gt; 0) &amp; 0xF)</span>
<span class="cp">#define   C_02823C_OUTPUT0_ENABLE                      0xFFFFFFF0</span>
<span class="cp">#define   S_02823C_OUTPUT1_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 4)</span>
<span class="cp">#define   G_02823C_OUTPUT1_ENABLE(x)                   (((x) &gt;&gt; 4) &amp; 0xF)</span>
<span class="cp">#define   C_02823C_OUTPUT1_ENABLE                      0xFFFFFF0F</span>
<span class="cp">#define   S_02823C_OUTPUT2_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 8)</span>
<span class="cp">#define   G_02823C_OUTPUT2_ENABLE(x)                   (((x) &gt;&gt; 8) &amp; 0xF)</span>
<span class="cp">#define   C_02823C_OUTPUT2_ENABLE                      0xFFFFF0FF</span>
<span class="cp">#define   S_02823C_OUTPUT3_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 12)</span>
<span class="cp">#define   G_02823C_OUTPUT3_ENABLE(x)                   (((x) &gt;&gt; 12) &amp; 0xF)</span>
<span class="cp">#define   C_02823C_OUTPUT3_ENABLE                      0xFFFF0FFF</span>
<span class="cp">#define   S_02823C_OUTPUT4_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 16)</span>
<span class="cp">#define   G_02823C_OUTPUT4_ENABLE(x)                   (((x) &gt;&gt; 16) &amp; 0xF)</span>
<span class="cp">#define   C_02823C_OUTPUT4_ENABLE                      0xFFF0FFFF</span>
<span class="cp">#define   S_02823C_OUTPUT5_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 20)</span>
<span class="cp">#define   G_02823C_OUTPUT5_ENABLE(x)                   (((x) &gt;&gt; 20) &amp; 0xF)</span>
<span class="cp">#define   C_02823C_OUTPUT5_ENABLE                      0xFF0FFFFF</span>
<span class="cp">#define   S_02823C_OUTPUT6_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 24)</span>
<span class="cp">#define   G_02823C_OUTPUT6_ENABLE(x)                   (((x) &gt;&gt; 24) &amp; 0xF)</span>
<span class="cp">#define   C_02823C_OUTPUT6_ENABLE                      0xF0FFFFFF</span>
<span class="cp">#define   S_02823C_OUTPUT7_ENABLE(x)                   (((x) &amp; 0xF) &lt;&lt; 28)</span>
<span class="cp">#define   G_02823C_OUTPUT7_ENABLE(x)                   (((x) &gt;&gt; 28) &amp; 0xF)</span>
<span class="cp">#define   C_02823C_OUTPUT7_ENABLE                      0x0FFFFFFF</span>
<span class="cp">#define R_028AB0_VGT_STRMOUT_EN                      0x028AB0</span>
<span class="cp">#define   S_028AB0_STREAMOUT(x)                        (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_028AB0_STREAMOUT(x)                        (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_028AB0_STREAMOUT                           0xFFFFFFFE</span>
<span class="cp">#define R_028B20_VGT_STRMOUT_BUFFER_EN               0x028B20</span>
<span class="cp">#define   S_028B20_BUFFER_0_EN(x)                      (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_028B20_BUFFER_0_EN(x)                      (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_028B20_BUFFER_0_EN                         0xFFFFFFFE</span>
<span class="cp">#define   S_028B20_BUFFER_1_EN(x)                      (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_028B20_BUFFER_1_EN(x)                      (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_028B20_BUFFER_1_EN                         0xFFFFFFFD</span>
<span class="cp">#define   S_028B20_BUFFER_2_EN(x)                      (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_028B20_BUFFER_2_EN(x)                      (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_028B20_BUFFER_2_EN                         0xFFFFFFFB</span>
<span class="cp">#define   S_028B20_BUFFER_3_EN(x)                      (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_028B20_BUFFER_3_EN(x)                      (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_028B20_BUFFER_3_EN                         0xFFFFFFF7</span>
<span class="cp">#define   S_028B20_SIZE(x)                             (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_028B20_SIZE(x)                             (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_028B20_SIZE                                0x00000000</span>
<span class="cp">#define R_038000_SQ_TEX_RESOURCE_WORD0_0             0x038000</span>
<span class="cp">#define   S_038000_DIM(x)                              (((x) &amp; 0x7) &lt;&lt; 0)</span>
<span class="cp">#define   G_038000_DIM(x)                              (((x) &gt;&gt; 0) &amp; 0x7)</span>
<span class="cp">#define   C_038000_DIM                                 0xFFFFFFF8</span>
<span class="cp">#define     V_038000_SQ_TEX_DIM_1D                     0x00000000</span>
<span class="cp">#define     V_038000_SQ_TEX_DIM_2D                     0x00000001</span>
<span class="cp">#define     V_038000_SQ_TEX_DIM_3D                     0x00000002</span>
<span class="cp">#define     V_038000_SQ_TEX_DIM_CUBEMAP                0x00000003</span>
<span class="cp">#define     V_038000_SQ_TEX_DIM_1D_ARRAY               0x00000004</span>
<span class="cp">#define     V_038000_SQ_TEX_DIM_2D_ARRAY               0x00000005</span>
<span class="cp">#define     V_038000_SQ_TEX_DIM_2D_MSAA                0x00000006</span>
<span class="cp">#define     V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA          0x00000007</span>
<span class="cp">#define   S_038000_TILE_MODE(x)                        (((x) &amp; 0xF) &lt;&lt; 3)</span>
<span class="cp">#define   G_038000_TILE_MODE(x)                        (((x) &gt;&gt; 3) &amp; 0xF)</span>
<span class="cp">#define   C_038000_TILE_MODE                           0xFFFFFF87</span>
<span class="cp">#define     V_038000_ARRAY_LINEAR_GENERAL              0x00000000</span>
<span class="cp">#define     V_038000_ARRAY_LINEAR_ALIGNED              0x00000001</span>
<span class="cp">#define     V_038000_ARRAY_1D_TILED_THIN1              0x00000002</span>
<span class="cp">#define     V_038000_ARRAY_2D_TILED_THIN1              0x00000004</span>
<span class="cp">#define   S_038000_TILE_TYPE(x)                        (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_038000_TILE_TYPE(x)                        (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_038000_TILE_TYPE                           0xFFFFFF7F</span>
<span class="cp">#define   S_038000_PITCH(x)                            (((x) &amp; 0x7FF) &lt;&lt; 8)</span>
<span class="cp">#define   G_038000_PITCH(x)                            (((x) &gt;&gt; 8) &amp; 0x7FF)</span>
<span class="cp">#define   C_038000_PITCH                               0xFFF800FF</span>
<span class="cp">#define   S_038000_TEX_WIDTH(x)                        (((x) &amp; 0x1FFF) &lt;&lt; 19)</span>
<span class="cp">#define   G_038000_TEX_WIDTH(x)                        (((x) &gt;&gt; 19) &amp; 0x1FFF)</span>
<span class="cp">#define   C_038000_TEX_WIDTH                           0x0007FFFF</span>
<span class="cp">#define R_038004_SQ_TEX_RESOURCE_WORD1_0             0x038004</span>
<span class="cp">#define   S_038004_TEX_HEIGHT(x)                       (((x) &amp; 0x1FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_038004_TEX_HEIGHT(x)                       (((x) &gt;&gt; 0) &amp; 0x1FFF)</span>
<span class="cp">#define   C_038004_TEX_HEIGHT                          0xFFFFE000</span>
<span class="cp">#define   S_038004_TEX_DEPTH(x)                        (((x) &amp; 0x1FFF) &lt;&lt; 13)</span>
<span class="cp">#define   G_038004_TEX_DEPTH(x)                        (((x) &gt;&gt; 13) &amp; 0x1FFF)</span>
<span class="cp">#define   C_038004_TEX_DEPTH                           0xFC001FFF</span>
<span class="cp">#define   S_038004_DATA_FORMAT(x)                      (((x) &amp; 0x3F) &lt;&lt; 26)</span>
<span class="cp">#define   G_038004_DATA_FORMAT(x)                      (((x) &gt;&gt; 26) &amp; 0x3F)</span>
<span class="cp">#define   C_038004_DATA_FORMAT                         0x03FFFFFF</span>
<span class="cp">#define     V_038004_COLOR_INVALID                     0x00000000</span>
<span class="cp">#define     V_038004_COLOR_8                           0x00000001</span>
<span class="cp">#define     V_038004_COLOR_4_4                         0x00000002</span>
<span class="cp">#define     V_038004_COLOR_3_3_2                       0x00000003</span>
<span class="cp">#define     V_038004_COLOR_16                          0x00000005</span>
<span class="cp">#define     V_038004_COLOR_16_FLOAT                    0x00000006</span>
<span class="cp">#define     V_038004_COLOR_8_8                         0x00000007</span>
<span class="cp">#define     V_038004_COLOR_5_6_5                       0x00000008</span>
<span class="cp">#define     V_038004_COLOR_6_5_5                       0x00000009</span>
<span class="cp">#define     V_038004_COLOR_1_5_5_5                     0x0000000A</span>
<span class="cp">#define     V_038004_COLOR_4_4_4_4                     0x0000000B</span>
<span class="cp">#define     V_038004_COLOR_5_5_5_1                     0x0000000C</span>
<span class="cp">#define     V_038004_COLOR_32                          0x0000000D</span>
<span class="cp">#define     V_038004_COLOR_32_FLOAT                    0x0000000E</span>
<span class="cp">#define     V_038004_COLOR_16_16                       0x0000000F</span>
<span class="cp">#define     V_038004_COLOR_16_16_FLOAT                 0x00000010</span>
<span class="cp">#define     V_038004_COLOR_8_24                        0x00000011</span>
<span class="cp">#define     V_038004_COLOR_8_24_FLOAT                  0x00000012</span>
<span class="cp">#define     V_038004_COLOR_24_8                        0x00000013</span>
<span class="cp">#define     V_038004_COLOR_24_8_FLOAT                  0x00000014</span>
<span class="cp">#define     V_038004_COLOR_10_11_11                    0x00000015</span>
<span class="cp">#define     V_038004_COLOR_10_11_11_FLOAT              0x00000016</span>
<span class="cp">#define     V_038004_COLOR_11_11_10                    0x00000017</span>
<span class="cp">#define     V_038004_COLOR_11_11_10_FLOAT              0x00000018</span>
<span class="cp">#define     V_038004_COLOR_2_10_10_10                  0x00000019</span>
<span class="cp">#define     V_038004_COLOR_8_8_8_8                     0x0000001A</span>
<span class="cp">#define     V_038004_COLOR_10_10_10_2                  0x0000001B</span>
<span class="cp">#define     V_038004_COLOR_X24_8_32_FLOAT              0x0000001C</span>
<span class="cp">#define     V_038004_COLOR_32_32                       0x0000001D</span>
<span class="cp">#define     V_038004_COLOR_32_32_FLOAT                 0x0000001E</span>
<span class="cp">#define     V_038004_COLOR_16_16_16_16                 0x0000001F</span>
<span class="cp">#define     V_038004_COLOR_16_16_16_16_FLOAT           0x00000020</span>
<span class="cp">#define     V_038004_COLOR_32_32_32_32                 0x00000022</span>
<span class="cp">#define     V_038004_COLOR_32_32_32_32_FLOAT           0x00000023</span>
<span class="cp">#define     V_038004_FMT_1                             0x00000025</span>
<span class="cp">#define     V_038004_FMT_GB_GR                         0x00000027</span>
<span class="cp">#define     V_038004_FMT_BG_RG                         0x00000028</span>
<span class="cp">#define     V_038004_FMT_32_AS_8                       0x00000029</span>
<span class="cp">#define     V_038004_FMT_32_AS_8_8                     0x0000002A</span>
<span class="cp">#define     V_038004_FMT_5_9_9_9_SHAREDEXP             0x0000002B</span>
<span class="cp">#define     V_038004_FMT_8_8_8                         0x0000002C</span>
<span class="cp">#define     V_038004_FMT_16_16_16                      0x0000002D</span>
<span class="cp">#define     V_038004_FMT_16_16_16_FLOAT                0x0000002E</span>
<span class="cp">#define     V_038004_FMT_32_32_32                      0x0000002F</span>
<span class="cp">#define     V_038004_FMT_32_32_32_FLOAT                0x00000030</span>
<span class="cp">#define     V_038004_FMT_BC1                           0x00000031</span>
<span class="cp">#define     V_038004_FMT_BC2                           0x00000032</span>
<span class="cp">#define     V_038004_FMT_BC3                           0x00000033</span>
<span class="cp">#define     V_038004_FMT_BC4                           0x00000034</span>
<span class="cp">#define     V_038004_FMT_BC5                           0x00000035</span>
<span class="cp">#define     V_038004_FMT_BC6                           0x00000036</span>
<span class="cp">#define     V_038004_FMT_BC7                           0x00000037</span>
<span class="cp">#define     V_038004_FMT_32_AS_32_32_32_32             0x00000038</span>
<span class="cp">#define R_038010_SQ_TEX_RESOURCE_WORD4_0             0x038010</span>
<span class="cp">#define   S_038010_FORMAT_COMP_X(x)                    (((x) &amp; 0x3) &lt;&lt; 0)</span>
<span class="cp">#define   G_038010_FORMAT_COMP_X(x)                    (((x) &gt;&gt; 0) &amp; 0x3)</span>
<span class="cp">#define   C_038010_FORMAT_COMP_X                       0xFFFFFFFC</span>
<span class="cp">#define   S_038010_FORMAT_COMP_Y(x)                    (((x) &amp; 0x3) &lt;&lt; 2)</span>
<span class="cp">#define   G_038010_FORMAT_COMP_Y(x)                    (((x) &gt;&gt; 2) &amp; 0x3)</span>
<span class="cp">#define   C_038010_FORMAT_COMP_Y                       0xFFFFFFF3</span>
<span class="cp">#define   S_038010_FORMAT_COMP_Z(x)                    (((x) &amp; 0x3) &lt;&lt; 4)</span>
<span class="cp">#define   G_038010_FORMAT_COMP_Z(x)                    (((x) &gt;&gt; 4) &amp; 0x3)</span>
<span class="cp">#define   C_038010_FORMAT_COMP_Z                       0xFFFFFFCF</span>
<span class="cp">#define   S_038010_FORMAT_COMP_W(x)                    (((x) &amp; 0x3) &lt;&lt; 6)</span>
<span class="cp">#define   G_038010_FORMAT_COMP_W(x)                    (((x) &gt;&gt; 6) &amp; 0x3)</span>
<span class="cp">#define   C_038010_FORMAT_COMP_W                       0xFFFFFF3F</span>
<span class="cp">#define   S_038010_NUM_FORMAT_ALL(x)                   (((x) &amp; 0x3) &lt;&lt; 8)</span>
<span class="cp">#define   G_038010_NUM_FORMAT_ALL(x)                   (((x) &gt;&gt; 8) &amp; 0x3)</span>
<span class="cp">#define   C_038010_NUM_FORMAT_ALL                      0xFFFFFCFF</span>
<span class="cp">#define   S_038010_SRF_MODE_ALL(x)                     (((x) &amp; 0x1) &lt;&lt; 10)</span>
<span class="cp">#define   G_038010_SRF_MODE_ALL(x)                     (((x) &gt;&gt; 10) &amp; 0x1)</span>
<span class="cp">#define   C_038010_SRF_MODE_ALL                        0xFFFFFBFF</span>
<span class="cp">#define   S_038010_FORCE_DEGAMMA(x)                    (((x) &amp; 0x1) &lt;&lt; 11)</span>
<span class="cp">#define   G_038010_FORCE_DEGAMMA(x)                    (((x) &gt;&gt; 11) &amp; 0x1)</span>
<span class="cp">#define   C_038010_FORCE_DEGAMMA                       0xFFFFF7FF</span>
<span class="cp">#define   S_038010_ENDIAN_SWAP(x)                      (((x) &amp; 0x3) &lt;&lt; 12)</span>
<span class="cp">#define   G_038010_ENDIAN_SWAP(x)                      (((x) &gt;&gt; 12) &amp; 0x3)</span>
<span class="cp">#define   C_038010_ENDIAN_SWAP                         0xFFFFCFFF</span>
<span class="cp">#define   S_038010_REQUEST_SIZE(x)                     (((x) &amp; 0x3) &lt;&lt; 14)</span>
<span class="cp">#define   G_038010_REQUEST_SIZE(x)                     (((x) &gt;&gt; 14) &amp; 0x3)</span>
<span class="cp">#define   C_038010_REQUEST_SIZE                        0xFFFF3FFF</span>
<span class="cp">#define   S_038010_DST_SEL_X(x)                        (((x) &amp; 0x7) &lt;&lt; 16)</span>
<span class="cp">#define   G_038010_DST_SEL_X(x)                        (((x) &gt;&gt; 16) &amp; 0x7)</span>
<span class="cp">#define   C_038010_DST_SEL_X                           0xFFF8FFFF</span>
<span class="cp">#define   S_038010_DST_SEL_Y(x)                        (((x) &amp; 0x7) &lt;&lt; 19)</span>
<span class="cp">#define   G_038010_DST_SEL_Y(x)                        (((x) &gt;&gt; 19) &amp; 0x7)</span>
<span class="cp">#define   C_038010_DST_SEL_Y                           0xFFC7FFFF</span>
<span class="cp">#define   S_038010_DST_SEL_Z(x)                        (((x) &amp; 0x7) &lt;&lt; 22)</span>
<span class="cp">#define   G_038010_DST_SEL_Z(x)                        (((x) &gt;&gt; 22) &amp; 0x7)</span>
<span class="cp">#define   C_038010_DST_SEL_Z                           0xFE3FFFFF</span>
<span class="cp">#define   S_038010_DST_SEL_W(x)                        (((x) &amp; 0x7) &lt;&lt; 25)</span>
<span class="cp">#define   G_038010_DST_SEL_W(x)                        (((x) &gt;&gt; 25) &amp; 0x7)</span>
<span class="cp">#define   C_038010_DST_SEL_W                           0xF1FFFFFF</span>
<span class="cp">#	define SQ_SEL_X					0</span>
<span class="cp">#	define SQ_SEL_Y					1</span>
<span class="cp">#	define SQ_SEL_Z					2</span>
<span class="cp">#	define SQ_SEL_W					3</span>
<span class="cp">#	define SQ_SEL_0					4</span>
<span class="cp">#	define SQ_SEL_1					5</span>
<span class="cp">#define   S_038010_BASE_LEVEL(x)                       (((x) &amp; 0xF) &lt;&lt; 28)</span>
<span class="cp">#define   G_038010_BASE_LEVEL(x)                       (((x) &gt;&gt; 28) &amp; 0xF)</span>
<span class="cp">#define   C_038010_BASE_LEVEL                          0x0FFFFFFF</span>
<span class="cp">#define R_038014_SQ_TEX_RESOURCE_WORD5_0             0x038014</span>
<span class="cp">#define   S_038014_LAST_LEVEL(x)                       (((x) &amp; 0xF) &lt;&lt; 0)</span>
<span class="cp">#define   G_038014_LAST_LEVEL(x)                       (((x) &gt;&gt; 0) &amp; 0xF)</span>
<span class="cp">#define   C_038014_LAST_LEVEL                          0xFFFFFFF0</span>
<span class="cp">#define   S_038014_BASE_ARRAY(x)                       (((x) &amp; 0x1FFF) &lt;&lt; 4)</span>
<span class="cp">#define   G_038014_BASE_ARRAY(x)                       (((x) &gt;&gt; 4) &amp; 0x1FFF)</span>
<span class="cp">#define   C_038014_BASE_ARRAY                          0xFFFE000F</span>
<span class="cp">#define   S_038014_LAST_ARRAY(x)                       (((x) &amp; 0x1FFF) &lt;&lt; 17)</span>
<span class="cp">#define   G_038014_LAST_ARRAY(x)                       (((x) &gt;&gt; 17) &amp; 0x1FFF)</span>
<span class="cp">#define   C_038014_LAST_ARRAY                          0xC001FFFF</span>
<span class="cp">#define R_0288A8_SQ_ESGS_RING_ITEMSIZE               0x0288A8</span>
<span class="cp">#define   S_0288A8_ITEMSIZE(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0288A8_ITEMSIZE(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_0288A8_ITEMSIZE                            0xFFFF8000</span>
<span class="cp">#define R_008C44_SQ_ESGS_RING_SIZE                   0x008C44</span>
<span class="cp">#define   S_008C44_MEM_SIZE(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_008C44_MEM_SIZE(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_008C44_MEM_SIZE                            0x00000000</span>
<span class="cp">#define R_0288B0_SQ_ESTMP_RING_ITEMSIZE              0x0288B0</span>
<span class="cp">#define   S_0288B0_ITEMSIZE(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0288B0_ITEMSIZE(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_0288B0_ITEMSIZE                            0xFFFF8000</span>
<span class="cp">#define R_008C54_SQ_ESTMP_RING_SIZE                  0x008C54</span>
<span class="cp">#define   S_008C54_MEM_SIZE(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_008C54_MEM_SIZE(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_008C54_MEM_SIZE                            0x00000000</span>
<span class="cp">#define R_0288C0_SQ_FBUF_RING_ITEMSIZE               0x0288C0</span>
<span class="cp">#define   S_0288C0_ITEMSIZE(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0288C0_ITEMSIZE(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_0288C0_ITEMSIZE                            0xFFFF8000</span>
<span class="cp">#define R_008C74_SQ_FBUF_RING_SIZE                   0x008C74</span>
<span class="cp">#define   S_008C74_MEM_SIZE(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_008C74_MEM_SIZE(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_008C74_MEM_SIZE                            0x00000000</span>
<span class="cp">#define R_0288B4_SQ_GSTMP_RING_ITEMSIZE              0x0288B4</span>
<span class="cp">#define   S_0288B4_ITEMSIZE(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0288B4_ITEMSIZE(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_0288B4_ITEMSIZE                            0xFFFF8000</span>
<span class="cp">#define R_008C5C_SQ_GSTMP_RING_SIZE                  0x008C5C</span>
<span class="cp">#define   S_008C5C_MEM_SIZE(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_008C5C_MEM_SIZE(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_008C5C_MEM_SIZE                            0x00000000</span>
<span class="cp">#define R_0288AC_SQ_GSVS_RING_ITEMSIZE               0x0288AC</span>
<span class="cp">#define   S_0288AC_ITEMSIZE(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0288AC_ITEMSIZE(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_0288AC_ITEMSIZE                            0xFFFF8000</span>
<span class="cp">#define R_008C4C_SQ_GSVS_RING_SIZE                   0x008C4C</span>
<span class="cp">#define   S_008C4C_MEM_SIZE(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_008C4C_MEM_SIZE(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_008C4C_MEM_SIZE                            0x00000000</span>
<span class="cp">#define R_0288BC_SQ_PSTMP_RING_ITEMSIZE              0x0288BC</span>
<span class="cp">#define   S_0288BC_ITEMSIZE(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0288BC_ITEMSIZE(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_0288BC_ITEMSIZE                            0xFFFF8000</span>
<span class="cp">#define R_008C6C_SQ_PSTMP_RING_SIZE                  0x008C6C</span>
<span class="cp">#define   S_008C6C_MEM_SIZE(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_008C6C_MEM_SIZE(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_008C6C_MEM_SIZE                            0x00000000</span>
<span class="cp">#define R_0288C4_SQ_REDUC_RING_ITEMSIZE              0x0288C4</span>
<span class="cp">#define   S_0288C4_ITEMSIZE(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0288C4_ITEMSIZE(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_0288C4_ITEMSIZE                            0xFFFF8000</span>
<span class="cp">#define R_008C7C_SQ_REDUC_RING_SIZE                  0x008C7C</span>
<span class="cp">#define   S_008C7C_MEM_SIZE(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_008C7C_MEM_SIZE(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_008C7C_MEM_SIZE                            0x00000000</span>
<span class="cp">#define R_0288B8_SQ_VSTMP_RING_ITEMSIZE              0x0288B8</span>
<span class="cp">#define   S_0288B8_ITEMSIZE(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0288B8_ITEMSIZE(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_0288B8_ITEMSIZE                            0xFFFF8000</span>
<span class="cp">#define R_008C64_SQ_VSTMP_RING_SIZE                  0x008C64</span>
<span class="cp">#define   S_008C64_MEM_SIZE(x)                         (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_008C64_MEM_SIZE(x)                         (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</span>
<span class="cp">#define   C_008C64_MEM_SIZE                            0x00000000</span>
<span class="cp">#define R_0288C8_SQ_GS_VERT_ITEMSIZE                 0x0288C8</span>
<span class="cp">#define   S_0288C8_ITEMSIZE(x)                         (((x) &amp; 0x7FFF) &lt;&lt; 0)</span>
<span class="cp">#define   G_0288C8_ITEMSIZE(x)                         (((x) &gt;&gt; 0) &amp; 0x7FFF)</span>
<span class="cp">#define   C_0288C8_ITEMSIZE                            0xFFFF8000</span>
<span class="cp">#define R_028010_DB_DEPTH_INFO                       0x028010</span>
<span class="cp">#define   S_028010_FORMAT(x)                           (((x) &amp; 0x7) &lt;&lt; 0)</span>
<span class="cp">#define   G_028010_FORMAT(x)                           (((x) &gt;&gt; 0) &amp; 0x7)</span>
<span class="cp">#define   C_028010_FORMAT                              0xFFFFFFF8</span>
<span class="cp">#define     V_028010_DEPTH_INVALID                     0x00000000</span>
<span class="cp">#define     V_028010_DEPTH_16                          0x00000001</span>
<span class="cp">#define     V_028010_DEPTH_X8_24                       0x00000002</span>
<span class="cp">#define     V_028010_DEPTH_8_24                        0x00000003</span>
<span class="cp">#define     V_028010_DEPTH_X8_24_FLOAT                 0x00000004</span>
<span class="cp">#define     V_028010_DEPTH_8_24_FLOAT                  0x00000005</span>
<span class="cp">#define     V_028010_DEPTH_32_FLOAT                    0x00000006</span>
<span class="cp">#define     V_028010_DEPTH_X24_8_32_FLOAT              0x00000007</span>
<span class="cp">#define   S_028010_READ_SIZE(x)                        (((x) &amp; 0x1) &lt;&lt; 3)</span>
<span class="cp">#define   G_028010_READ_SIZE(x)                        (((x) &gt;&gt; 3) &amp; 0x1)</span>
<span class="cp">#define   C_028010_READ_SIZE                           0xFFFFFFF7</span>
<span class="cp">#define   S_028010_ARRAY_MODE(x)                       (((x) &amp; 0xF) &lt;&lt; 15)</span>
<span class="cp">#define   G_028010_ARRAY_MODE(x)                       (((x) &gt;&gt; 15) &amp; 0xF)</span>
<span class="cp">#define   C_028010_ARRAY_MODE                          0xFFF87FFF</span>
<span class="cp">#define     V_028010_ARRAY_1D_TILED_THIN1              0x00000002</span>
<span class="cp">#define     V_028010_ARRAY_2D_TILED_THIN1              0x00000004</span>
<span class="cp">#define   S_028010_TILE_SURFACE_ENABLE(x)              (((x) &amp; 0x1) &lt;&lt; 25)</span>
<span class="cp">#define   G_028010_TILE_SURFACE_ENABLE(x)              (((x) &gt;&gt; 25) &amp; 0x1)</span>
<span class="cp">#define   C_028010_TILE_SURFACE_ENABLE                 0xFDFFFFFF</span>
<span class="cp">#define   S_028010_TILE_COMPACT(x)                     (((x) &amp; 0x1) &lt;&lt; 26)</span>
<span class="cp">#define   G_028010_TILE_COMPACT(x)                     (((x) &gt;&gt; 26) &amp; 0x1)</span>
<span class="cp">#define   C_028010_TILE_COMPACT                        0xFBFFFFFF</span>
<span class="cp">#define   S_028010_ZRANGE_PRECISION(x)                 (((x) &amp; 0x1) &lt;&lt; 31)</span>
<span class="cp">#define   G_028010_ZRANGE_PRECISION(x)                 (((x) &gt;&gt; 31) &amp; 0x1)</span>
<span class="cp">#define   C_028010_ZRANGE_PRECISION                    0x7FFFFFFF</span>
<span class="cp">#define R_028000_DB_DEPTH_SIZE                       0x028000</span>
<span class="cp">#define   S_028000_PITCH_TILE_MAX(x)                   (((x) &amp; 0x3FF) &lt;&lt; 0)</span>
<span class="cp">#define   G_028000_PITCH_TILE_MAX(x)                   (((x) &gt;&gt; 0) &amp; 0x3FF)</span>
<span class="cp">#define   C_028000_PITCH_TILE_MAX                      0xFFFFFC00</span>
<span class="cp">#define   S_028000_SLICE_TILE_MAX(x)                   (((x) &amp; 0xFFFFF) &lt;&lt; 10)</span>
<span class="cp">#define   G_028000_SLICE_TILE_MAX(x)                   (((x) &gt;&gt; 10) &amp; 0xFFFFF)</span>
<span class="cp">#define   C_028000_SLICE_TILE_MAX                      0xC00003FF</span>
<span class="cp">#define R_028004_DB_DEPTH_VIEW                       0x028004</span>
<span class="cp">#define   S_028004_SLICE_START(x)                      (((x) &amp; 0x7FF) &lt;&lt; 0)</span>
<span class="cp">#define   G_028004_SLICE_START(x)                      (((x) &gt;&gt; 0) &amp; 0x7FF)</span>
<span class="cp">#define   C_028004_SLICE_START                         0xFFFFF800</span>
<span class="cp">#define   S_028004_SLICE_MAX(x)                        (((x) &amp; 0x7FF) &lt;&lt; 13)</span>
<span class="cp">#define   G_028004_SLICE_MAX(x)                        (((x) &gt;&gt; 13) &amp; 0x7FF)</span>
<span class="cp">#define   C_028004_SLICE_MAX                           0xFF001FFF</span>
<span class="cp">#define R_028800_DB_DEPTH_CONTROL                    0x028800</span>
<span class="cp">#define   S_028800_STENCIL_ENABLE(x)                   (((x) &amp; 0x1) &lt;&lt; 0)</span>
<span class="cp">#define   G_028800_STENCIL_ENABLE(x)                   (((x) &gt;&gt; 0) &amp; 0x1)</span>
<span class="cp">#define   C_028800_STENCIL_ENABLE                      0xFFFFFFFE</span>
<span class="cp">#define   S_028800_Z_ENABLE(x)                         (((x) &amp; 0x1) &lt;&lt; 1)</span>
<span class="cp">#define   G_028800_Z_ENABLE(x)                         (((x) &gt;&gt; 1) &amp; 0x1)</span>
<span class="cp">#define   C_028800_Z_ENABLE                            0xFFFFFFFD</span>
<span class="cp">#define   S_028800_Z_WRITE_ENABLE(x)                   (((x) &amp; 0x1) &lt;&lt; 2)</span>
<span class="cp">#define   G_028800_Z_WRITE_ENABLE(x)                   (((x) &gt;&gt; 2) &amp; 0x1)</span>
<span class="cp">#define   C_028800_Z_WRITE_ENABLE                      0xFFFFFFFB</span>
<span class="cp">#define   S_028800_ZFUNC(x)                            (((x) &amp; 0x7) &lt;&lt; 4)</span>
<span class="cp">#define   G_028800_ZFUNC(x)                            (((x) &gt;&gt; 4) &amp; 0x7)</span>
<span class="cp">#define   C_028800_ZFUNC                               0xFFFFFF8F</span>
<span class="cp">#define   S_028800_BACKFACE_ENABLE(x)                  (((x) &amp; 0x1) &lt;&lt; 7)</span>
<span class="cp">#define   G_028800_BACKFACE_ENABLE(x)                  (((x) &gt;&gt; 7) &amp; 0x1)</span>
<span class="cp">#define   C_028800_BACKFACE_ENABLE                     0xFFFFFF7F</span>
<span class="cp">#define   S_028800_STENCILFUNC(x)                      (((x) &amp; 0x7) &lt;&lt; 8)</span>
<span class="cp">#define   G_028800_STENCILFUNC(x)                      (((x) &gt;&gt; 8) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILFUNC                         0xFFFFF8FF</span>
<span class="cp">#define   S_028800_STENCILFAIL(x)                      (((x) &amp; 0x7) &lt;&lt; 11)</span>
<span class="cp">#define   G_028800_STENCILFAIL(x)                      (((x) &gt;&gt; 11) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILFAIL                         0xFFFFC7FF</span>
<span class="cp">#define   S_028800_STENCILZPASS(x)                     (((x) &amp; 0x7) &lt;&lt; 14)</span>
<span class="cp">#define   G_028800_STENCILZPASS(x)                     (((x) &gt;&gt; 14) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILZPASS                        0xFFFE3FFF</span>
<span class="cp">#define   S_028800_STENCILZFAIL(x)                     (((x) &amp; 0x7) &lt;&lt; 17)</span>
<span class="cp">#define   G_028800_STENCILZFAIL(x)                     (((x) &gt;&gt; 17) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILZFAIL                        0xFFF1FFFF</span>
<span class="cp">#define   S_028800_STENCILFUNC_BF(x)                   (((x) &amp; 0x7) &lt;&lt; 20)</span>
<span class="cp">#define   G_028800_STENCILFUNC_BF(x)                   (((x) &gt;&gt; 20) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILFUNC_BF                      0xFF8FFFFF</span>
<span class="cp">#define   S_028800_STENCILFAIL_BF(x)                   (((x) &amp; 0x7) &lt;&lt; 23)</span>
<span class="cp">#define   G_028800_STENCILFAIL_BF(x)                   (((x) &gt;&gt; 23) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILFAIL_BF                      0xFC7FFFFF</span>
<span class="cp">#define   S_028800_STENCILZPASS_BF(x)                  (((x) &amp; 0x7) &lt;&lt; 26)</span>
<span class="cp">#define   G_028800_STENCILZPASS_BF(x)                  (((x) &gt;&gt; 26) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILZPASS_BF                     0xE3FFFFFF</span>
<span class="cp">#define   S_028800_STENCILZFAIL_BF(x)                  (((x) &amp; 0x7) &lt;&lt; 29)</span>
<span class="cp">#define   G_028800_STENCILZFAIL_BF(x)                  (((x) &gt;&gt; 29) &amp; 0x7)</span>
<span class="cp">#define   C_028800_STENCILZFAIL_BF                     0x1FFFFFFF</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
