Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 14 16:51:04 2023
| Host         : LAPTOP-KOAVM84P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: XADC/segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.974      -88.888                     32                  665        0.140        0.000                      0                  665        4.500        0.000                       0                   310  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.974      -88.888                     32                  665        0.140        0.000                      0                  665        4.500        0.000                       0                   310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -2.974ns,  Total Violation      -88.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.974ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.935ns  (logic 6.629ns (51.247%)  route 6.306ns (48.753%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.541     5.062    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  XADC/m_b2d/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  XADC/m_b2d/data_reg[12]/Q
                         net (fo=62, routed)          1.010     6.528    XADC/m_b2d/data_reg_n_0_[12]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  XADC/m_b2d/div0__2_i_3/O
                         net (fo=5, routed)           0.712     7.364    XADC/m_b2d/div0__2_i_3_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.871 r  XADC/m_b2d/div0__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    XADC/m_b2d/div0__2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.184 r  XADC/m_b2d/div0__3/O[3]
                         net (fo=3, routed)           0.484     8.668    XADC/m_b2d/div0__3_n_4
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.306     8.974 r  XADC/m_b2d/div0__48_i_4/O
                         net (fo=1, routed)           0.796     9.770    XADC/m_b2d/div0__48_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.296 r  XADC/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000    10.296    XADC/m_b2d/div0__48_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  XADC/m_b2d/div0__49/CO[3]
                         net (fo=1, routed)           0.000    10.410    XADC/m_b2d/div0__49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  XADC/m_b2d/div0__50/O[1]
                         net (fo=3, routed)           0.557    11.302    XADC/m_b2d/div0__50_n_6
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.303    11.605 r  XADC/m_b2d/div0__61_i_2/O
                         net (fo=1, routed)           0.568    12.173    XADC/m_b2d/div0__61_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  XADC/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.571    XADC/m_b2d/div0__61_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.905 r  XADC/m_b2d/div0__62/O[1]
                         net (fo=5, routed)           0.653    13.558    XADC/m_b2d/div0__62_n_6
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.303    13.861 r  XADC/m_b2d/div0__70_i_3/O
                         net (fo=1, routed)           0.000    13.861    XADC/m_b2d/div0__70_i_3_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.411 r  XADC/m_b2d/div0__70/CO[3]
                         net (fo=1, routed)           0.000    14.411    XADC/m_b2d/div0__70_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.633 r  XADC/m_b2d/div0__71/O[0]
                         net (fo=3, routed)           0.755    15.389    XADC/m_b2d/div0__71_n_7
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.299    15.688 r  XADC/m_b2d/div0__79_i_7/O
                         net (fo=1, routed)           0.000    15.688    XADC/m_b2d/div0__79_i_7_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.221 r  XADC/m_b2d/div0__79/CO[3]
                         net (fo=1, routed)           0.000    16.221    XADC/m_b2d/div0__79_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.338 r  XADC/m_b2d/div0__80/CO[3]
                         net (fo=1, routed)           0.000    16.338    XADC/m_b2d/div0__80_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.455 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.455    XADC/m_b2d/div0__81_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.572 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.572    XADC/m_b2d/div0__82_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.689 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.689    XADC/m_b2d/div0__83_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.918 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.770    17.687    XADC/m_b2d/div0__84_n_1
    SLICE_X35Y84         LUT4 (Prop_lut4_I1_O)        0.310    17.997 r  XADC/m_b2d/div[23]_i_1/O
                         net (fo=1, routed)           0.000    17.997    XADC/m_b2d/p_0_in[23]
    SLICE_X35Y84         FDRE                                         r  XADC/m_b2d/div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.428    14.769    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X35Y84         FDRE                                         r  XADC/m_b2d/div_reg[23]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.032    15.024    XADC/m_b2d/div_reg[23]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -17.997    
  -------------------------------------------------------------------
                         slack                                 -2.974    

Slack (VIOLATED) :        -2.962ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.922ns  (logic 6.629ns (51.299%)  route 6.293ns (48.701%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.541     5.062    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  XADC/m_b2d/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  XADC/m_b2d/data_reg[12]/Q
                         net (fo=62, routed)          1.010     6.528    XADC/m_b2d/data_reg_n_0_[12]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  XADC/m_b2d/div0__2_i_3/O
                         net (fo=5, routed)           0.712     7.364    XADC/m_b2d/div0__2_i_3_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.871 r  XADC/m_b2d/div0__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    XADC/m_b2d/div0__2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.184 r  XADC/m_b2d/div0__3/O[3]
                         net (fo=3, routed)           0.484     8.668    XADC/m_b2d/div0__3_n_4
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.306     8.974 r  XADC/m_b2d/div0__48_i_4/O
                         net (fo=1, routed)           0.796     9.770    XADC/m_b2d/div0__48_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.296 r  XADC/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000    10.296    XADC/m_b2d/div0__48_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  XADC/m_b2d/div0__49/CO[3]
                         net (fo=1, routed)           0.000    10.410    XADC/m_b2d/div0__49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  XADC/m_b2d/div0__50/O[1]
                         net (fo=3, routed)           0.557    11.302    XADC/m_b2d/div0__50_n_6
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.303    11.605 r  XADC/m_b2d/div0__61_i_2/O
                         net (fo=1, routed)           0.568    12.173    XADC/m_b2d/div0__61_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  XADC/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.571    XADC/m_b2d/div0__61_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.905 r  XADC/m_b2d/div0__62/O[1]
                         net (fo=5, routed)           0.653    13.558    XADC/m_b2d/div0__62_n_6
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.303    13.861 r  XADC/m_b2d/div0__70_i_3/O
                         net (fo=1, routed)           0.000    13.861    XADC/m_b2d/div0__70_i_3_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.411 r  XADC/m_b2d/div0__70/CO[3]
                         net (fo=1, routed)           0.000    14.411    XADC/m_b2d/div0__70_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.633 r  XADC/m_b2d/div0__71/O[0]
                         net (fo=3, routed)           0.755    15.389    XADC/m_b2d/div0__71_n_7
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.299    15.688 r  XADC/m_b2d/div0__79_i_7/O
                         net (fo=1, routed)           0.000    15.688    XADC/m_b2d/div0__79_i_7_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.221 r  XADC/m_b2d/div0__79/CO[3]
                         net (fo=1, routed)           0.000    16.221    XADC/m_b2d/div0__79_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.338 r  XADC/m_b2d/div0__80/CO[3]
                         net (fo=1, routed)           0.000    16.338    XADC/m_b2d/div0__80_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.455 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.455    XADC/m_b2d/div0__81_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.572 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.572    XADC/m_b2d/div0__82_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.689 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.689    XADC/m_b2d/div0__83_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.918 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.757    17.674    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.310    17.984 r  XADC/m_b2d/div[28]_i_2/O
                         net (fo=1, routed)           0.000    17.984    XADC/m_b2d/p_0_in[28]
    SLICE_X32Y83         FDRE                                         r  XADC/m_b2d/div_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.428    14.769    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  XADC/m_b2d/div_reg[28]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.031    15.023    XADC/m_b2d/div_reg[28]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                 -2.962    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.848ns  (logic 6.629ns (51.597%)  route 6.219ns (48.403%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.541     5.062    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  XADC/m_b2d/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  XADC/m_b2d/data_reg[12]/Q
                         net (fo=62, routed)          1.010     6.528    XADC/m_b2d/data_reg_n_0_[12]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  XADC/m_b2d/div0__2_i_3/O
                         net (fo=5, routed)           0.712     7.364    XADC/m_b2d/div0__2_i_3_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.871 r  XADC/m_b2d/div0__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    XADC/m_b2d/div0__2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.184 r  XADC/m_b2d/div0__3/O[3]
                         net (fo=3, routed)           0.484     8.668    XADC/m_b2d/div0__3_n_4
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.306     8.974 r  XADC/m_b2d/div0__48_i_4/O
                         net (fo=1, routed)           0.796     9.770    XADC/m_b2d/div0__48_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.296 r  XADC/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000    10.296    XADC/m_b2d/div0__48_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  XADC/m_b2d/div0__49/CO[3]
                         net (fo=1, routed)           0.000    10.410    XADC/m_b2d/div0__49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  XADC/m_b2d/div0__50/O[1]
                         net (fo=3, routed)           0.557    11.302    XADC/m_b2d/div0__50_n_6
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.303    11.605 r  XADC/m_b2d/div0__61_i_2/O
                         net (fo=1, routed)           0.568    12.173    XADC/m_b2d/div0__61_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  XADC/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.571    XADC/m_b2d/div0__61_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.905 r  XADC/m_b2d/div0__62/O[1]
                         net (fo=5, routed)           0.653    13.558    XADC/m_b2d/div0__62_n_6
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.303    13.861 r  XADC/m_b2d/div0__70_i_3/O
                         net (fo=1, routed)           0.000    13.861    XADC/m_b2d/div0__70_i_3_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.411 r  XADC/m_b2d/div0__70/CO[3]
                         net (fo=1, routed)           0.000    14.411    XADC/m_b2d/div0__70_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.633 r  XADC/m_b2d/div0__71/O[0]
                         net (fo=3, routed)           0.755    15.389    XADC/m_b2d/div0__71_n_7
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.299    15.688 r  XADC/m_b2d/div0__79_i_7/O
                         net (fo=1, routed)           0.000    15.688    XADC/m_b2d/div0__79_i_7_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.221 r  XADC/m_b2d/div0__79/CO[3]
                         net (fo=1, routed)           0.000    16.221    XADC/m_b2d/div0__79_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.338 r  XADC/m_b2d/div0__80/CO[3]
                         net (fo=1, routed)           0.000    16.338    XADC/m_b2d/div0__80_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.455 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.455    XADC/m_b2d/div0__81_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.572 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.572    XADC/m_b2d/div0__82_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.689 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.689    XADC/m_b2d/div0__83_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.918 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.682    17.600    XADC/m_b2d/div0__84_n_1
    SLICE_X35Y81         LUT4 (Prop_lut4_I1_O)        0.310    17.910 r  XADC/m_b2d/div[6]_i_1/O
                         net (fo=1, routed)           0.000    17.910    XADC/m_b2d/p_0_in[6]
    SLICE_X35Y81         FDRE                                         r  XADC/m_b2d/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.424    14.765    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  XADC/m_b2d/div_reg[6]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X35Y81         FDRE (Setup_fdre_C_D)        0.032    15.020    XADC/m_b2d/div_reg[6]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.910    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.886ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.843ns  (logic 6.629ns (51.617%)  route 6.214ns (48.383%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.541     5.062    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  XADC/m_b2d/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  XADC/m_b2d/data_reg[12]/Q
                         net (fo=62, routed)          1.010     6.528    XADC/m_b2d/data_reg_n_0_[12]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  XADC/m_b2d/div0__2_i_3/O
                         net (fo=5, routed)           0.712     7.364    XADC/m_b2d/div0__2_i_3_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.871 r  XADC/m_b2d/div0__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    XADC/m_b2d/div0__2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.184 r  XADC/m_b2d/div0__3/O[3]
                         net (fo=3, routed)           0.484     8.668    XADC/m_b2d/div0__3_n_4
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.306     8.974 r  XADC/m_b2d/div0__48_i_4/O
                         net (fo=1, routed)           0.796     9.770    XADC/m_b2d/div0__48_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.296 r  XADC/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000    10.296    XADC/m_b2d/div0__48_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  XADC/m_b2d/div0__49/CO[3]
                         net (fo=1, routed)           0.000    10.410    XADC/m_b2d/div0__49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  XADC/m_b2d/div0__50/O[1]
                         net (fo=3, routed)           0.557    11.302    XADC/m_b2d/div0__50_n_6
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.303    11.605 r  XADC/m_b2d/div0__61_i_2/O
                         net (fo=1, routed)           0.568    12.173    XADC/m_b2d/div0__61_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  XADC/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.571    XADC/m_b2d/div0__61_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.905 r  XADC/m_b2d/div0__62/O[1]
                         net (fo=5, routed)           0.653    13.558    XADC/m_b2d/div0__62_n_6
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.303    13.861 r  XADC/m_b2d/div0__70_i_3/O
                         net (fo=1, routed)           0.000    13.861    XADC/m_b2d/div0__70_i_3_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.411 r  XADC/m_b2d/div0__70/CO[3]
                         net (fo=1, routed)           0.000    14.411    XADC/m_b2d/div0__70_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.633 r  XADC/m_b2d/div0__71/O[0]
                         net (fo=3, routed)           0.755    15.389    XADC/m_b2d/div0__71_n_7
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.299    15.688 r  XADC/m_b2d/div0__79_i_7/O
                         net (fo=1, routed)           0.000    15.688    XADC/m_b2d/div0__79_i_7_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.221 r  XADC/m_b2d/div0__79/CO[3]
                         net (fo=1, routed)           0.000    16.221    XADC/m_b2d/div0__79_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.338 r  XADC/m_b2d/div0__80/CO[3]
                         net (fo=1, routed)           0.000    16.338    XADC/m_b2d/div0__80_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.455 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.455    XADC/m_b2d/div0__81_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.572 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.572    XADC/m_b2d/div0__82_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.689 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.689    XADC/m_b2d/div0__83_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.918 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.677    17.595    XADC/m_b2d/div0__84_n_1
    SLICE_X35Y81         LUT4 (Prop_lut4_I1_O)        0.310    17.905 r  XADC/m_b2d/div[9]_i_1/O
                         net (fo=1, routed)           0.000    17.905    XADC/m_b2d/p_0_in[9]
    SLICE_X35Y81         FDRE                                         r  XADC/m_b2d/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.424    14.765    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  XADC/m_b2d/div_reg[9]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X35Y81         FDRE (Setup_fdre_C_D)        0.031    15.019    XADC/m_b2d/div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -17.905    
  -------------------------------------------------------------------
                         slack                                 -2.886    

Slack (VIOLATED) :        -2.857ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.820ns  (logic 6.629ns (51.709%)  route 6.191ns (48.291%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.541     5.062    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  XADC/m_b2d/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  XADC/m_b2d/data_reg[12]/Q
                         net (fo=62, routed)          1.010     6.528    XADC/m_b2d/data_reg_n_0_[12]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  XADC/m_b2d/div0__2_i_3/O
                         net (fo=5, routed)           0.712     7.364    XADC/m_b2d/div0__2_i_3_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.871 r  XADC/m_b2d/div0__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    XADC/m_b2d/div0__2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.184 r  XADC/m_b2d/div0__3/O[3]
                         net (fo=3, routed)           0.484     8.668    XADC/m_b2d/div0__3_n_4
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.306     8.974 r  XADC/m_b2d/div0__48_i_4/O
                         net (fo=1, routed)           0.796     9.770    XADC/m_b2d/div0__48_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.296 r  XADC/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000    10.296    XADC/m_b2d/div0__48_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  XADC/m_b2d/div0__49/CO[3]
                         net (fo=1, routed)           0.000    10.410    XADC/m_b2d/div0__49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  XADC/m_b2d/div0__50/O[1]
                         net (fo=3, routed)           0.557    11.302    XADC/m_b2d/div0__50_n_6
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.303    11.605 r  XADC/m_b2d/div0__61_i_2/O
                         net (fo=1, routed)           0.568    12.173    XADC/m_b2d/div0__61_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  XADC/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.571    XADC/m_b2d/div0__61_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.905 r  XADC/m_b2d/div0__62/O[1]
                         net (fo=5, routed)           0.653    13.558    XADC/m_b2d/div0__62_n_6
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.303    13.861 r  XADC/m_b2d/div0__70_i_3/O
                         net (fo=1, routed)           0.000    13.861    XADC/m_b2d/div0__70_i_3_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.411 r  XADC/m_b2d/div0__70/CO[3]
                         net (fo=1, routed)           0.000    14.411    XADC/m_b2d/div0__70_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.633 r  XADC/m_b2d/div0__71/O[0]
                         net (fo=3, routed)           0.755    15.389    XADC/m_b2d/div0__71_n_7
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.299    15.688 r  XADC/m_b2d/div0__79_i_7/O
                         net (fo=1, routed)           0.000    15.688    XADC/m_b2d/div0__79_i_7_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.221 r  XADC/m_b2d/div0__79/CO[3]
                         net (fo=1, routed)           0.000    16.221    XADC/m_b2d/div0__79_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.338 r  XADC/m_b2d/div0__80/CO[3]
                         net (fo=1, routed)           0.000    16.338    XADC/m_b2d/div0__80_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.455 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.455    XADC/m_b2d/div0__81_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.572 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.572    XADC/m_b2d/div0__82_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.689 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.689    XADC/m_b2d/div0__83_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.918 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.654    17.572    XADC/m_b2d/div0__84_n_1
    SLICE_X31Y84         LUT4 (Prop_lut4_I1_O)        0.310    17.882 r  XADC/m_b2d/div[14]_i_1/O
                         net (fo=1, routed)           0.000    17.882    XADC/m_b2d/p_0_in[14]
    SLICE_X31Y84         FDRE                                         r  XADC/m_b2d/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.429    14.770    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  XADC/m_b2d/div_reg[14]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.032    15.025    XADC/m_b2d/div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -17.882    
  -------------------------------------------------------------------
                         slack                                 -2.857    

Slack (VIOLATED) :        -2.853ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.815ns  (logic 6.629ns (51.729%)  route 6.186ns (48.271%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.541     5.062    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  XADC/m_b2d/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  XADC/m_b2d/data_reg[12]/Q
                         net (fo=62, routed)          1.010     6.528    XADC/m_b2d/data_reg_n_0_[12]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  XADC/m_b2d/div0__2_i_3/O
                         net (fo=5, routed)           0.712     7.364    XADC/m_b2d/div0__2_i_3_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.871 r  XADC/m_b2d/div0__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    XADC/m_b2d/div0__2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.184 r  XADC/m_b2d/div0__3/O[3]
                         net (fo=3, routed)           0.484     8.668    XADC/m_b2d/div0__3_n_4
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.306     8.974 r  XADC/m_b2d/div0__48_i_4/O
                         net (fo=1, routed)           0.796     9.770    XADC/m_b2d/div0__48_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.296 r  XADC/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000    10.296    XADC/m_b2d/div0__48_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  XADC/m_b2d/div0__49/CO[3]
                         net (fo=1, routed)           0.000    10.410    XADC/m_b2d/div0__49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  XADC/m_b2d/div0__50/O[1]
                         net (fo=3, routed)           0.557    11.302    XADC/m_b2d/div0__50_n_6
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.303    11.605 r  XADC/m_b2d/div0__61_i_2/O
                         net (fo=1, routed)           0.568    12.173    XADC/m_b2d/div0__61_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  XADC/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.571    XADC/m_b2d/div0__61_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.905 r  XADC/m_b2d/div0__62/O[1]
                         net (fo=5, routed)           0.653    13.558    XADC/m_b2d/div0__62_n_6
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.303    13.861 r  XADC/m_b2d/div0__70_i_3/O
                         net (fo=1, routed)           0.000    13.861    XADC/m_b2d/div0__70_i_3_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.411 r  XADC/m_b2d/div0__70/CO[3]
                         net (fo=1, routed)           0.000    14.411    XADC/m_b2d/div0__70_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.633 r  XADC/m_b2d/div0__71/O[0]
                         net (fo=3, routed)           0.755    15.389    XADC/m_b2d/div0__71_n_7
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.299    15.688 r  XADC/m_b2d/div0__79_i_7/O
                         net (fo=1, routed)           0.000    15.688    XADC/m_b2d/div0__79_i_7_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.221 r  XADC/m_b2d/div0__79/CO[3]
                         net (fo=1, routed)           0.000    16.221    XADC/m_b2d/div0__79_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.338 r  XADC/m_b2d/div0__80/CO[3]
                         net (fo=1, routed)           0.000    16.338    XADC/m_b2d/div0__80_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.455 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.455    XADC/m_b2d/div0__81_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.572 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.572    XADC/m_b2d/div0__82_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.689 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.689    XADC/m_b2d/div0__83_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.918 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.649    17.567    XADC/m_b2d/div0__84_n_1
    SLICE_X31Y84         LUT4 (Prop_lut4_I1_O)        0.310    17.877 r  XADC/m_b2d/div[13]_i_1/O
                         net (fo=1, routed)           0.000    17.877    XADC/m_b2d/p_0_in[13]
    SLICE_X31Y84         FDRE                                         r  XADC/m_b2d/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.429    14.770    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  XADC/m_b2d/div_reg[13]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.031    15.024    XADC/m_b2d/div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -17.877    
  -------------------------------------------------------------------
                         slack                                 -2.853    

Slack (VIOLATED) :        -2.853ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.810ns  (logic 6.629ns (51.747%)  route 6.181ns (48.253%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.541     5.062    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  XADC/m_b2d/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  XADC/m_b2d/data_reg[12]/Q
                         net (fo=62, routed)          1.010     6.528    XADC/m_b2d/data_reg_n_0_[12]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  XADC/m_b2d/div0__2_i_3/O
                         net (fo=5, routed)           0.712     7.364    XADC/m_b2d/div0__2_i_3_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.871 r  XADC/m_b2d/div0__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    XADC/m_b2d/div0__2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.184 r  XADC/m_b2d/div0__3/O[3]
                         net (fo=3, routed)           0.484     8.668    XADC/m_b2d/div0__3_n_4
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.306     8.974 r  XADC/m_b2d/div0__48_i_4/O
                         net (fo=1, routed)           0.796     9.770    XADC/m_b2d/div0__48_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.296 r  XADC/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000    10.296    XADC/m_b2d/div0__48_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  XADC/m_b2d/div0__49/CO[3]
                         net (fo=1, routed)           0.000    10.410    XADC/m_b2d/div0__49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  XADC/m_b2d/div0__50/O[1]
                         net (fo=3, routed)           0.557    11.302    XADC/m_b2d/div0__50_n_6
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.303    11.605 r  XADC/m_b2d/div0__61_i_2/O
                         net (fo=1, routed)           0.568    12.173    XADC/m_b2d/div0__61_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  XADC/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.571    XADC/m_b2d/div0__61_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.905 r  XADC/m_b2d/div0__62/O[1]
                         net (fo=5, routed)           0.653    13.558    XADC/m_b2d/div0__62_n_6
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.303    13.861 r  XADC/m_b2d/div0__70_i_3/O
                         net (fo=1, routed)           0.000    13.861    XADC/m_b2d/div0__70_i_3_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.411 r  XADC/m_b2d/div0__70/CO[3]
                         net (fo=1, routed)           0.000    14.411    XADC/m_b2d/div0__70_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.633 r  XADC/m_b2d/div0__71/O[0]
                         net (fo=3, routed)           0.755    15.389    XADC/m_b2d/div0__71_n_7
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.299    15.688 r  XADC/m_b2d/div0__79_i_7/O
                         net (fo=1, routed)           0.000    15.688    XADC/m_b2d/div0__79_i_7_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.221 r  XADC/m_b2d/div0__79/CO[3]
                         net (fo=1, routed)           0.000    16.221    XADC/m_b2d/div0__79_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.338 r  XADC/m_b2d/div0__80/CO[3]
                         net (fo=1, routed)           0.000    16.338    XADC/m_b2d/div0__80_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.455 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.455    XADC/m_b2d/div0__81_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.572 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.572    XADC/m_b2d/div0__82_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.689 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.689    XADC/m_b2d/div0__83_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.918 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.645    17.562    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.310    17.872 r  XADC/m_b2d/div[7]_i_1/O
                         net (fo=1, routed)           0.000    17.872    XADC/m_b2d/p_0_in[7]
    SLICE_X32Y82         FDRE                                         r  XADC/m_b2d/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.427    14.768    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y82         FDRE                                         r  XADC/m_b2d/div_reg[7]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.029    15.020    XADC/m_b2d/div_reg[7]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                 -2.853    

Slack (VIOLATED) :        -2.850ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.810ns  (logic 6.629ns (51.747%)  route 6.181ns (48.253%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.541     5.062    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  XADC/m_b2d/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  XADC/m_b2d/data_reg[12]/Q
                         net (fo=62, routed)          1.010     6.528    XADC/m_b2d/data_reg_n_0_[12]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  XADC/m_b2d/div0__2_i_3/O
                         net (fo=5, routed)           0.712     7.364    XADC/m_b2d/div0__2_i_3_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.871 r  XADC/m_b2d/div0__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    XADC/m_b2d/div0__2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.184 r  XADC/m_b2d/div0__3/O[3]
                         net (fo=3, routed)           0.484     8.668    XADC/m_b2d/div0__3_n_4
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.306     8.974 r  XADC/m_b2d/div0__48_i_4/O
                         net (fo=1, routed)           0.796     9.770    XADC/m_b2d/div0__48_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.296 r  XADC/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000    10.296    XADC/m_b2d/div0__48_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  XADC/m_b2d/div0__49/CO[3]
                         net (fo=1, routed)           0.000    10.410    XADC/m_b2d/div0__49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  XADC/m_b2d/div0__50/O[1]
                         net (fo=3, routed)           0.557    11.302    XADC/m_b2d/div0__50_n_6
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.303    11.605 r  XADC/m_b2d/div0__61_i_2/O
                         net (fo=1, routed)           0.568    12.173    XADC/m_b2d/div0__61_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  XADC/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.571    XADC/m_b2d/div0__61_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.905 r  XADC/m_b2d/div0__62/O[1]
                         net (fo=5, routed)           0.653    13.558    XADC/m_b2d/div0__62_n_6
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.303    13.861 r  XADC/m_b2d/div0__70_i_3/O
                         net (fo=1, routed)           0.000    13.861    XADC/m_b2d/div0__70_i_3_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.411 r  XADC/m_b2d/div0__70/CO[3]
                         net (fo=1, routed)           0.000    14.411    XADC/m_b2d/div0__70_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.633 r  XADC/m_b2d/div0__71/O[0]
                         net (fo=3, routed)           0.755    15.389    XADC/m_b2d/div0__71_n_7
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.299    15.688 r  XADC/m_b2d/div0__79_i_7/O
                         net (fo=1, routed)           0.000    15.688    XADC/m_b2d/div0__79_i_7_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.221 r  XADC/m_b2d/div0__79/CO[3]
                         net (fo=1, routed)           0.000    16.221    XADC/m_b2d/div0__79_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.338 r  XADC/m_b2d/div0__80/CO[3]
                         net (fo=1, routed)           0.000    16.338    XADC/m_b2d/div0__80_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.455 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.455    XADC/m_b2d/div0__81_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.572 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.572    XADC/m_b2d/div0__82_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.689 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.689    XADC/m_b2d/div0__83_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.918 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.645    17.562    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.310    17.872 r  XADC/m_b2d/div[26]_i_1/O
                         net (fo=1, routed)           0.000    17.872    XADC/m_b2d/p_0_in[26]
    SLICE_X32Y82         FDRE                                         r  XADC/m_b2d/div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.427    14.768    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y82         FDRE                                         r  XADC/m_b2d/div_reg[26]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.032    15.023    XADC/m_b2d/div_reg[26]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                 -2.850    

Slack (VIOLATED) :        -2.848ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.807ns  (logic 6.629ns (51.759%)  route 6.178ns (48.241%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.541     5.062    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  XADC/m_b2d/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  XADC/m_b2d/data_reg[12]/Q
                         net (fo=62, routed)          1.010     6.528    XADC/m_b2d/data_reg_n_0_[12]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  XADC/m_b2d/div0__2_i_3/O
                         net (fo=5, routed)           0.712     7.364    XADC/m_b2d/div0__2_i_3_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.871 r  XADC/m_b2d/div0__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    XADC/m_b2d/div0__2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.184 r  XADC/m_b2d/div0__3/O[3]
                         net (fo=3, routed)           0.484     8.668    XADC/m_b2d/div0__3_n_4
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.306     8.974 r  XADC/m_b2d/div0__48_i_4/O
                         net (fo=1, routed)           0.796     9.770    XADC/m_b2d/div0__48_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.296 r  XADC/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000    10.296    XADC/m_b2d/div0__48_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  XADC/m_b2d/div0__49/CO[3]
                         net (fo=1, routed)           0.000    10.410    XADC/m_b2d/div0__49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  XADC/m_b2d/div0__50/O[1]
                         net (fo=3, routed)           0.557    11.302    XADC/m_b2d/div0__50_n_6
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.303    11.605 r  XADC/m_b2d/div0__61_i_2/O
                         net (fo=1, routed)           0.568    12.173    XADC/m_b2d/div0__61_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  XADC/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.571    XADC/m_b2d/div0__61_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.905 r  XADC/m_b2d/div0__62/O[1]
                         net (fo=5, routed)           0.653    13.558    XADC/m_b2d/div0__62_n_6
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.303    13.861 r  XADC/m_b2d/div0__70_i_3/O
                         net (fo=1, routed)           0.000    13.861    XADC/m_b2d/div0__70_i_3_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.411 r  XADC/m_b2d/div0__70/CO[3]
                         net (fo=1, routed)           0.000    14.411    XADC/m_b2d/div0__70_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.633 r  XADC/m_b2d/div0__71/O[0]
                         net (fo=3, routed)           0.755    15.389    XADC/m_b2d/div0__71_n_7
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.299    15.688 r  XADC/m_b2d/div0__79_i_7/O
                         net (fo=1, routed)           0.000    15.688    XADC/m_b2d/div0__79_i_7_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.221 r  XADC/m_b2d/div0__79/CO[3]
                         net (fo=1, routed)           0.000    16.221    XADC/m_b2d/div0__79_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.338 r  XADC/m_b2d/div0__80/CO[3]
                         net (fo=1, routed)           0.000    16.338    XADC/m_b2d/div0__80_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.455 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.455    XADC/m_b2d/div0__81_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.572 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.572    XADC/m_b2d/div0__82_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.689 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.689    XADC/m_b2d/div0__83_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.918 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.642    17.559    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.310    17.869 r  XADC/m_b2d/div[5]_i_1/O
                         net (fo=1, routed)           0.000    17.869    XADC/m_b2d/p_0_in[5]
    SLICE_X32Y82         FDRE                                         r  XADC/m_b2d/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.427    14.768    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y82         FDRE                                         r  XADC/m_b2d/div_reg[5]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.031    15.022    XADC/m_b2d/div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                 -2.848    

Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.804ns  (logic 6.629ns (51.775%)  route 6.175ns (48.225%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.541     5.062    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  XADC/m_b2d/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  XADC/m_b2d/data_reg[12]/Q
                         net (fo=62, routed)          1.010     6.528    XADC/m_b2d/data_reg_n_0_[12]
    SLICE_X30Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.652 r  XADC/m_b2d/div0__2_i_3/O
                         net (fo=5, routed)           0.712     7.364    XADC/m_b2d/div0__2_i_3_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.871 r  XADC/m_b2d/div0__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    XADC/m_b2d/div0__2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.184 r  XADC/m_b2d/div0__3/O[3]
                         net (fo=3, routed)           0.484     8.668    XADC/m_b2d/div0__3_n_4
    SLICE_X28Y69         LUT3 (Prop_lut3_I2_O)        0.306     8.974 r  XADC/m_b2d/div0__48_i_4/O
                         net (fo=1, routed)           0.796     9.770    XADC/m_b2d/div0__48_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.296 r  XADC/m_b2d/div0__48/CO[3]
                         net (fo=1, routed)           0.000    10.296    XADC/m_b2d/div0__48_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.410 r  XADC/m_b2d/div0__49/CO[3]
                         net (fo=1, routed)           0.000    10.410    XADC/m_b2d/div0__49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.744 r  XADC/m_b2d/div0__50/O[1]
                         net (fo=3, routed)           0.557    11.302    XADC/m_b2d/div0__50_n_6
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.303    11.605 r  XADC/m_b2d/div0__61_i_2/O
                         net (fo=1, routed)           0.568    12.173    XADC/m_b2d/div0__61_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  XADC/m_b2d/div0__61/CO[3]
                         net (fo=1, routed)           0.000    12.571    XADC/m_b2d/div0__61_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.905 r  XADC/m_b2d/div0__62/O[1]
                         net (fo=5, routed)           0.653    13.558    XADC/m_b2d/div0__62_n_6
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.303    13.861 r  XADC/m_b2d/div0__70_i_3/O
                         net (fo=1, routed)           0.000    13.861    XADC/m_b2d/div0__70_i_3_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.411 r  XADC/m_b2d/div0__70/CO[3]
                         net (fo=1, routed)           0.000    14.411    XADC/m_b2d/div0__70_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.633 r  XADC/m_b2d/div0__71/O[0]
                         net (fo=3, routed)           0.755    15.389    XADC/m_b2d/div0__71_n_7
    SLICE_X34Y78         LUT4 (Prop_lut4_I2_O)        0.299    15.688 r  XADC/m_b2d/div0__79_i_7/O
                         net (fo=1, routed)           0.000    15.688    XADC/m_b2d/div0__79_i_7_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.221 r  XADC/m_b2d/div0__79/CO[3]
                         net (fo=1, routed)           0.000    16.221    XADC/m_b2d/div0__79_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.338 r  XADC/m_b2d/div0__80/CO[3]
                         net (fo=1, routed)           0.000    16.338    XADC/m_b2d/div0__80_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.455 r  XADC/m_b2d/div0__81/CO[3]
                         net (fo=1, routed)           0.000    16.455    XADC/m_b2d/div0__81_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.572 r  XADC/m_b2d/div0__82/CO[3]
                         net (fo=1, routed)           0.000    16.572    XADC/m_b2d/div0__82_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.689 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    16.689    XADC/m_b2d/div0__83_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.918 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.638    17.555    XADC/m_b2d/div0__84_n_1
    SLICE_X35Y84         LUT4 (Prop_lut4_I1_O)        0.310    17.865 r  XADC/m_b2d/div[22]_i_1/O
                         net (fo=1, routed)           0.000    17.865    XADC/m_b2d/p_0_in[22]
    SLICE_X35Y84         FDRE                                         r  XADC/m_b2d/div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         1.428    14.769    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X35Y84         FDRE                                         r  XADC/m_b2d/div_reg[22]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.029    15.021    XADC/m_b2d/div_reg[22]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -17.865    
  -------------------------------------------------------------------
                         slack                                 -2.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.849%)  route 0.070ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.552     1.435    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  XADC/m_b2d/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  XADC/m_b2d/dout_reg[11]/Q
                         net (fo=2, routed)           0.070     1.646    XADC/m_b2d/Q[11]
    SLICE_X44Y78         FDRE                                         r  XADC/m_b2d/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.820     1.947    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  XADC/m_b2d/dout_reg[7]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X44Y78         FDRE (Hold_fdre_C_D)         0.071     1.506    XADC/m_b2d/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.552     1.435    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  XADC/m_b2d/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  XADC/m_b2d/dout_reg[10]/Q
                         net (fo=2, routed)           0.077     1.654    XADC/m_b2d/Q[10]
    SLICE_X44Y78         FDRE                                         r  XADC/m_b2d/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.820     1.947    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  XADC/m_b2d/dout_reg[6]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X44Y78         FDRE (Hold_fdre_C_D)         0.075     1.510    XADC/m_b2d/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 XADC/m_b2d/div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.719%)  route 0.350ns (71.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.555     1.438    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y82         FDRE                                         r  XADC/m_b2d/div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  XADC/m_b2d/div_reg[26]/Q
                         net (fo=1, routed)           0.350     1.929    XADC/m_b2d/div[26]
    SLICE_X36Y72         FDRE                                         r  XADC/m_b2d/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.816     1.944    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  XADC/m_b2d/data_reg[26]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.072     1.767    XADC/m_b2d/data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/sseg_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.939%)  route 0.125ns (47.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.551     1.434    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  XADC/m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  XADC/m_b2d/dout_reg[4]/Q
                         net (fo=2, routed)           0.125     1.701    XADC/dout[4]
    SLICE_X44Y73         FDRE                                         r  XADC/sseg_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.817     1.944    XADC/clk_debug_OBUF_BUFG
    SLICE_X44Y73         FDRE                                         r  XADC/sseg_data_reg[4]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X44Y73         FDRE (Hold_fdre_C_D)         0.066     1.532    XADC/sseg_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 XADC/m_b2d/div_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.517%)  route 0.353ns (71.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.556     1.439    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X35Y84         FDRE                                         r  XADC/m_b2d/div_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  XADC/m_b2d/div_reg[22]/Q
                         net (fo=1, routed)           0.353     1.934    XADC/m_b2d/div[22]
    SLICE_X36Y74         FDRE                                         r  XADC/m_b2d/data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.813     1.941    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X36Y74         FDRE                                         r  XADC/m_b2d/data_reg[22]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.070     1.762    XADC/m_b2d/data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/sseg_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.552     1.435    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X46Y78         FDRE                                         r  XADC/m_b2d/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  XADC/m_b2d/dout_reg[1]/Q
                         net (fo=1, routed)           0.099     1.698    XADC/dout[1]
    SLICE_X45Y78         FDRE                                         r  XADC/sseg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.820     1.947    XADC/clk_debug_OBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  XADC/sseg_data_reg[1]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.072     1.521    XADC/sseg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tx_data_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.578     1.461    clk_debug_OBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  tx_data_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  tx_data_test_reg[0]/Q
                         net (fo=1, routed)           0.097     1.699    T1/tx_data_test[0]
    SLICE_X4Y74          LUT3 (Prop_lut3_I2_O)        0.045     1.744 r  T1/rightshiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.744    T1/p_0_in[1]
    SLICE_X4Y74          FDRE                                         r  T1/rightshiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.845     1.973    T1/clk_debug_OBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  T1/rightshiftreg_reg[1]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.091     1.565    T1/rightshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.579     1.462    T1/clk_debug_OBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  T1/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  T1/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.097     1.700    T1/rightshiftreg_reg_n_0_[6]
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  T1/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.745    T1/rightshiftreg[5]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  T1/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.846     1.974    T1/clk_debug_OBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  T1/rightshiftreg_reg[5]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.091     1.566    T1/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/sseg_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.552     1.435    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X46Y78         FDRE                                         r  XADC/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  XADC/m_b2d/dout_reg[5]/Q
                         net (fo=2, routed)           0.111     1.710    XADC/dout[5]
    SLICE_X45Y78         FDRE                                         r  XADC/sseg_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.820     1.947    XADC/clk_debug_OBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  XADC/sseg_data_reg[5]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.075     1.524    XADC/sseg_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 XADC/m_b2d/byte_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.552     1.435    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  XADC/m_b2d/byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  XADC/m_b2d/byte_count_reg[0]/Q
                         net (fo=4, routed)           0.109     1.685    XADC/m_b2d/byte_count_reg_n_0_[0]
    SLICE_X41Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.730 r  XADC/m_b2d/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.730    XADC/m_b2d/FSM_sequential_state[0]_i_1_n_0
    SLICE_X41Y70         FDRE                                         r  XADC/m_b2d/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=311, routed)         0.820     1.947    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  XADC/m_b2d/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.448    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.091     1.539    XADC/m_b2d/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XADC/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X63Y74   D2/button_ff1_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X63Y74   D2/button_ff2_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y66   XADC/m_b2d/data_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y67   XADC/m_b2d/data_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X31Y65   XADC/m_b2d/data_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X31Y69   XADC/m_b2d/data_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y69   XADC/m_b2d/data_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y70   XADC/m_b2d/data_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y69   XADC/m_b2d/data_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y69   XADC/m_b2d/data_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y70   XADC/m_b2d/data_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y69   XADC/m_b2d/data_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y69   XADC/m_b2d/data_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y70   XADC/m_b2d/data_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y70   XADC/m_b2d/data_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y70   XADC/m_b2d/data_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   XADC/m_b2d/data_reg[1]_replica_2/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y70   XADC/m_b2d/data_reg[20]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y74   D2/button_ff1_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y74   D2/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   XADC/m_b2d/data_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y67   XADC/m_b2d/data_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y67   XADC/m_b2d/data_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y65   XADC/m_b2d/data_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y72   XADC/m_b2d/data_reg[19]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y72   XADC/m_b2d/data_reg[19]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y67   XADC/m_b2d/data_reg[7]_replica/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y67   XADC/m_b2d/data_reg[7]_replica/C



