<module name="PRU_ICSS_0_MII_RT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRUSS_MII_RT_RXCFG0" acronym="PRUSS_MII_RT_RXCFG0" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_L2_EOF_SCLR_DIS" width="1" begin="9" end="9" resetval="0x0" description="0h: RX_EOF flag in R31 and RXL2 is self cleared by hardware when RXL2 is enabled" range="" rwaccess="RW"/>
    <bitfield id="RX_ERR_RAW" width="1" begin="8" end="8" resetval="0x0" description="0h: Error Raw Mode Disabled. RX_ERR is qualified with RX_DV, meaning RX_DV = 1 before RX_ERR action/event is generated." range="" rwaccess="RW"/>
    <bitfield id="RX_SFD_RAW" width="1" begin="7" end="7" resetval="0x0" description="0h: SFD Raw Mode Disabled. RX_SFD requires a pattern of 5D." range="" rwaccess="RW"/>
    <bitfield id="RX_AUTO_FWD_PRE" width="1" begin="6" end="6" resetval="0x0" description="Enables auto-forward of received preamble. When enabled, this will forward the preamble nibbles including the SFD to the TX L1 FIFO that is attached to the PRU. First data byte seen by PRU R31 and/or RX L2 is destination address (DA). Note: Odd number of preamble nibbles is supported in this mode. For example, 0x55D Note that new RX should only occur after the current TX completes 0h: Disable 1h: Enable, it must disable RX_CUT_PREAMBLE and TX_AUTO_PREAMBLE" range="" rwaccess="RW"/>
    <bitfield id="RX_BYTE_SWAP" width="1" begin="5" end="5" resetval="0x0" description="Defines the order of Byte0/1 placement for RX R31 and RX L2. Note: that if TX_AUTO_SEQUENCE enabled, this bit cannot get enable since TX_BYTE_SWAP on swaps the PRU output. This bit must be selected/updated when the port is disabled or there is no traffic. 0h: R31 [15:8]/RXL2 [15:8] = Byte1{Nibble3,Nibble2} R31[ 7:0]/RXL2 [7:0] = Byte0{Nibble1,Nibble0} 1h: R31 [15:8]/RXL2 [15:8] = Byte0{Nibble1,Nibble0} R31[ 7:0]/RXL2 [7:0] = Byte1{Nibble3,Nibble2} Nibble0 is the first nibble received." range="" rwaccess="RW"/>
    <bitfield id="RX_L2_EN" width="1" begin="4" end="4" resetval="0x0" description="Enables RX L2 buffer. 0h: Disable (RX L2 can function as generic scratch pad) 1h: Enable" range="" rwaccess="RW"/>
    <bitfield id="RX_MUX_SEL" width="1" begin="3" end="3" resetval="0x0" description="Selects receive data source. Typically, the setting for this will not be identical for the two MII receive configuration registers. 0h: MII RX Data from Port 0 (default for PRUSS_MII_RT_RXCFG0) 1h: MII RX Data from Port 1 (default for PRUSS_MII_RT_RXCFG1)" range="" rwaccess="RW"/>
    <bitfield id="RX_CUT_PREAMBLE" width="1" begin="2" end="2" resetval="0x0" description="Removes received preamble. 0h: All data from Ethernet PHY are passed on to PRU register. This assumes Ethernet PHY which does not shorten the preamble. 1h: MII interface suppresses preamble and sync frame delimiter. First data byte seen by PRU register is destination address." range="" rwaccess="RW"/>
    <bitfield id="RX_DATA_RDY_MODE_DIS" width="1" begin="1" end="1" resetval="0x0" description="0h: R31, Bit 16 is configured for DATA_RDY mode. 1h: R31, Bit 16 is configured for TX_EOF mode." range="" rwaccess="RW"/>
    <bitfield id="RX_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables the receive traffic currently selected by RX_MUX_SELECT. 0h: Disable 1h: Enable" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT_RXCFG1" acronym="PRUSS_MII_RT_RXCFG1" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_L2_EOF_SCLR_DIS" width="1" begin="9" end="9" resetval="0x0" description="0h: RX_EOF flag in R31 and RXL2 is self cleared by hardware when RXL2 is enabled" range="" rwaccess="RW"/>
    <bitfield id="RX_ERR_RAW" width="1" begin="8" end="8" resetval="0x0" description="0h: Error Raw Mode Disabled. RX_ERR is qualified with RX_DV, meaning RX_DV = 1 before RX_ERR action/event is generated." range="" rwaccess="RW"/>
    <bitfield id="RX_SFD_RAW" width="1" begin="7" end="7" resetval="0x0" description="0h: SFD Raw Mode Disabled. RX_SFD requires a pattern of 5D." range="" rwaccess="RW"/>
    <bitfield id="RX_AUTO_FWD_PRE" width="1" begin="6" end="6" resetval="0x0" description="Enables auto-forward of received preamble." range="" rwaccess="RW"/>
    <bitfield id="RX_BYTE_SWAP" width="1" begin="5" end="5" resetval="0x0" description="Defines the order of Byte0/1 placement for RX R31 and RX L2." range="" rwaccess="RW"/>
    <bitfield id="RX_L2_EN" width="1" begin="4" end="4" resetval="0x0" description="Enables RX L2 buffer." range="" rwaccess="RW"/>
    <bitfield id="RX_MUX_SEL" width="1" begin="3" end="3" resetval="0x1" description="Selects receive data source. Typically, the setting for this will not be identical for the two MII receive configuration registers." range="" rwaccess="RW"/>
    <bitfield id="RX_CUT_PREAMBLE" width="1" begin="2" end="2" resetval="0x0" description="Removes received preamble." range="" rwaccess="RW"/>
    <bitfield id="RX_DATA_RDY_MODE_DIS" width="1" begin="1" end="1" resetval="0x0" description="0h: R31, Bit 16 is configured for DATA_RDY mode." range="" rwaccess="RW"/>
    <bitfield id="RX_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables the receive traffic currently selected by RX_MUX_SELECT." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT_TXCFG0" acronym="PRUSS_MII_RT_TXCFG0" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_CLK_DELAY" width="3" begin="30" end="28" resetval="0x0" description="In order to guarantee the MII_RT IO timing values published in the device data manual, the ICSS_i_VCLK_CLK (where i = 0 or 1) clock must be configured for 200MHz and TX_CLK_DELAY must be set to 6h." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_START_DELAY" width="10" begin="25" end="16" resetval="0x40" description="Defines the minimum time interval (delay) between receiving the RXDV for the current frame and the start of the transmit interface sending data to the MII interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_32_MODE_EN" width="1" begin="11" end="11" resetval="0x0" description="0h: Disable 32-bit Data Push mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_AUTO_SEQUENCE" width="1" begin="9" end="9" resetval="0x0" description="Enables transmit auto-sequence. Note the transmit data source is determined by TX_MUX_SEL setting." range="" rwaccess="RW"/>
    <bitfield id="TX_MUX_SEL" width="1" begin="8" end="8" resetval="0x1" description="Selects transmit data source." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_BYTE_SWAP" width="1" begin="3" end="3" resetval="0x0" description="Defines the order of Byte0/1 placement for TX R30. This bit must be selected/updated when the port is disabled or there is no traffic." range="" rwaccess="RW"/>
    <bitfield id="TX_EN_MODE" width="1" begin="2" end="2" resetval="0x0" description="Enables transmit self clear on TX_EOF event." range="" rwaccess="RW"/>
    <bitfield id="TX_AUTO_PREAMBLE" width="1" begin="1" end="1" resetval="0x0" description="Transmit data auto-preamble." range="" rwaccess="RW"/>
    <bitfield id="TX_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables transmit traffic on TX PORT." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT_TXCFG1" acronym="PRUSS_MII_RT_TXCFG1" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_CLK_DELAY" width="3" begin="30" end="28" resetval="0x0" description="In order to guarantee the MII_RT IO timing values published in the device data manual, the ICSS_i_VCLK_CLK (where i = 0 or 1) clock must be configured for 200MHz and TX_CLK_DELAY must be set to 6h." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_START_DELAY" width="10" begin="25" end="16" resetval="0x40" description="Defines the minimum time interval (delay) between receiving the RXDV for the current frame and the start of the transmit interface sending data to the MII interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_32_MODE_EN" width="1" begin="11" end="11" resetval="0x0" description="0h: Disable 32-bit Data Push mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_AUTO_SEQUENCE" width="1" begin="9" end="9" resetval="0x0" description="Enables transmit auto-sequence. Note the transmit data source is determined by TX_MUX_SEL setting." range="" rwaccess="RW"/>
    <bitfield id="TX_MUX_SEL" width="1" begin="8" end="8" resetval="0x0" description="Selects transmit data source." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_BYTE_SWAP" width="1" begin="3" end="3" resetval="0x0" description="Defines the order of Byte0/1 placement for TX R30. This bit must be selected/updated when the port is disabled or there is no traffic." range="" rwaccess="RW"/>
    <bitfield id="TX_EN_MODE" width="1" begin="2" end="2" resetval="0x0" description="Enables transmit self clear on TX_EOF event." range="" rwaccess="RW"/>
    <bitfield id="TX_AUTO_PREAMBLE" width="1" begin="1" end="1" resetval="0x0" description="Transmit data auto-preamble." range="" rwaccess="RW"/>
    <bitfield id="TX_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables transmit traffic on TX PORT." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT_TX_CRC0" acronym="PRUSS_MII_RT_TX_CRC0" offset="0x20" width="32" description="">
    <bitfield id="TX_CRC" width="32" begin="31" end="0" resetval="0x0" description="FCS (CRC32) data can be read by PRU for diagnostics. It is only valid after 6 clocks after a TX_CRC_HIGH command is given." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_MII_RT_TX_CRC1" acronym="PRUSS_MII_RT_TX_CRC1" offset="0x24" width="32" description="">
    <bitfield id="TX_CRC" width="32" begin="31" end="0" resetval="0x0" description="FCS (CRC32) data can be read by PRU for diagnostics. It is only valid after 6 clocks after a TX_CRC_HIGH command is given." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_MII_RT_TX_IPG0" acronym="PRUSS_MII_RT_TX_IPG0" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_IPG" width="10" begin="9" end="0" resetval="0x28" description="Defines the minimum of transmit Inter Packet Gap (IPG) which is the number of ICSS_i_VCLK_CLK (where i = 0 or 1) cycles between the de-assertion of TX_EN and the assertion of TX_EN." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT_TX_IPG1" acronym="PRUSS_MII_RT_TX_IPG1" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_IPG" width="10" begin="9" end="0" resetval="0x28" description="Defines the minimum of transmit Inter Packet Gap (IPG) which is the number of ICSS_i_VCLK_CLK (where i = 0 or 1) cycles between the de-assertion of TX_EN and the assertion of TX_EN. The start of the TX will get delayed when the incoming packet IPG is less than defined minimum value. In general, software should program in increments of 8, 40ns to insure the extra delays takes effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT_PRS0" acronym="PRUSS_MII_RT_PRS0" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MII_CRS" width="1" begin="1" end="1" resetval="0x0" description="Read the current state of pr1_mii0_crs" range="" rwaccess="R"/>
    <bitfield id="MII_COL" width="1" begin="0" end="0" resetval="0x0" description="Read the current state of pr1_mii0_col" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_MII_RT_PRS1" acronym="PRUSS_MII_RT_PRS1" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MII_CRS" width="1" begin="1" end="1" resetval="0x0" description="Read the current state of pr1_mii1_crs" range="" rwaccess="R"/>
    <bitfield id="MII_COL" width="1" begin="0" end="0" resetval="0x0" description="Read the current state of pr1_mii1_col" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_MII_RT_RX_FRMS0" acronym="PRUSS_MII_RT_RX_FRMS0" offset="0x40" width="32" description="">
    <bitfield id="RX_MAX_FRM" width="16" begin="31" end="16" resetval="0x5F1" description="Defines the maximum received frame count. Note if the incoming frame is truncated at the marker, RX_CRC and RX_NIBBLE_ODD will not get asserted." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_FRM" width="16" begin="15" end="0" resetval="0x3F" description="Defines the minimum received frame count." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT_RX_FRMS1" acronym="PRUSS_MII_RT_RX_FRMS1" offset="0x44" width="32" description="">
    <bitfield id="RX_MAX_FRM" width="16" begin="31" end="16" resetval="0x5F1" description="Defines the maximum received frame count. If the total byte count of the received frame is more than defined value, RX_MAX_FRM_ERR will get set." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_FRM" width="16" begin="15" end="0" resetval="0x3F" description="Defines the minimum received frame count." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT_RX_PCNT0" acronym="PRUSS_MII_RT_RX_PCNT0" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_MAX_PCNT" width="4" begin="7" end="4" resetval="0xE" description="Defines the maximum number of nibbles until the start of frame delimiter (SFD) event occurred (i.e. matches 0xD5)." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_PCNT" width="4" begin="3" end="0" resetval="0x1" description="Defines the minimum number of nibbles until the start of frame delimiter (SFD) event occurred, which is matched the value 0xD5." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT_RX_PCNT1" acronym="PRUSS_MII_RT_RX_PCNT1" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_MAX_PCNT" width="4" begin="7" end="4" resetval="0xE" description="Defines the maximum number of nibbles until the start of frame delimiter (SFD) event occurred (i.e. matches 0xD5)." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_PCNT" width="4" begin="3" end="0" resetval="0x1" description="Defines the minimum number of nibbles until the start of frame delimiter (SFD) event occurred, which is matched the value 0xD5." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_RT_RX_ERR0" acronym="PRUSS_MII_RT_RX_ERR0" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_MAX_FRM_ERR" width="1" begin="3" end="3" resetval="0x0" description="Error status of received frame is more than the value of RX_MAX_FRM." range="" rwaccess="RWr1Clr"/>
    <bitfield id="RX_MIN_FRM_ERR" width="1" begin="2" end="2" resetval="0x0" description="Error status of received frame is less than the value of RX_MIN_FRM." range="" rwaccess="RWr1Clr"/>
    <bitfield id="RX_MAX_PCNT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Error status of received preamble nibble is more than the value of RX_MAX_PCNT." range="" rwaccess="RWr1Clr"/>
    <bitfield id="RX_MIN_PCNT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Error status of received preamble nibble is less than the value of RX_MIN_PCNT." range="" rwaccess="RWr1Clr"/>
  </register>
  <register id="PRUSS_MII_RT_RX_ERR1" acronym="PRUSS_MII_RT_RX_ERR1" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_MAX_FRM_ERR" width="1" begin="3" end="3" resetval="0x0" description="Error status of received frame is more than the value of RX_MAX_FRM_CNT." range="" rwaccess="RWr1Clr"/>
    <bitfield id="RX_MIN_FRM_ERR" width="1" begin="2" end="2" resetval="0x0" description="Error status of received frame is less than the value of RX_MIN_FRM_CNT." range="" rwaccess="RWr1Clr"/>
    <bitfield id="RX_MAX_PCNT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Error status of received preamble nibble is more than the value of RX_MAX_PCNT." range="" rwaccess="RWr1Clr"/>
    <bitfield id="RX_MIN_PCNT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Error status of received preamble nibble is less than the value of RX_MIN_PCNT." range="" rwaccess="RWr1Clr"/>
  </register>
  <register id="PRUSS_MII_RT_RXFLV0" acronym="PRUSS_MII_RT_RXFLV0" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_LEVEL" width="8" begin="7" end="0" resetval="0x0" description="Define the number of valid bytes in the RX FIFO." range="" rwaccess="RWr1Clr"/>
  </register>
  <register id="PRUSS_MII_RT_RXFLV1" acronym="PRUSS_MII_RT_RXFLV1" offset="0x64" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_LEVEL" width="8" begin="7" end="0" resetval="0x0" description="Define the number of valid bytes in the RX FIFO." range="" rwaccess="RWr1Clr"/>
  </register>
  <register id="PRUSS_MII_RT_TXFLV0" acronym="PRUSS_MII_RT_TXFLV0" offset="0x68" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_LEVEL" width="8" begin="7" end="0" resetval="0x0" description="Define the number of valid nibbles in the TX FIFO." range="" rwaccess="RWr1Clr"/>
  </register>
  <register id="PRUSS_MII_RT_TXFLV1" acronym="PRUSS_MII_RT_TXFLV1" offset="0x6C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_LEVEL" width="8" begin="7" end="0" resetval="0x0" description="Define the number of valid nibbles in the TX FIFO." range="" rwaccess="RWr1Clr"/>
  </register>
</module>
