Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Jan 12 01:06:50 2022
| Host         : TFG-VirtualBox running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file AES256_system_design6_wrapper_timing_summary_routed.rpt -pb AES256_system_design6_wrapper_timing_summary_routed.pb -rpx AES256_system_design6_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : AES256_system_design6_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           
TIMING-20  Warning   Non-clocked latch              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_st_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_st_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_st_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_st_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.141        0.000                      0                18227        0.030        0.000                      0                18227        9.020        0.000                       0                  6605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.141        0.000                      0                13394        0.030        0.000                      0                13394        9.020        0.000                       0                  6605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.953        0.000                      0                 4833        1.508        0.000                      0                 4833  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.230ns  (logic 0.718ns (4.714%)  route 14.512ns (95.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 22.815 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        8.598    12.201    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn
    SLICE_X59Y143        LUT2 (Prop_lut2_I0_O)        0.299    12.500 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1/O
                         net (fo=128, routed)         5.914    18.414    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1_n_0
    SLICE_X40Y124        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.636    22.815    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X40Y124        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[12]/C
                         clock pessimism              0.247    23.062    
                         clock uncertainty           -0.302    22.760    
    SLICE_X40Y124        FDRE (Setup_fdre_C_CE)      -0.205    22.555    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         22.555    
                         arrival time                         -18.414    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.199ns  (logic 0.718ns (4.724%)  route 14.481ns (95.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        8.598    12.201    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn
    SLICE_X59Y143        LUT2 (Prop_lut2_I0_O)        0.299    12.500 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1/O
                         net (fo=128, routed)         5.883    18.383    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1_n_0
    SLICE_X41Y127        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.639    22.818    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X41Y127        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[14]/C
                         clock pessimism              0.247    23.065    
                         clock uncertainty           -0.302    22.763    
    SLICE_X41Y127        FDRE (Setup_fdre_C_CE)      -0.205    22.558    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[14]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -18.383    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[110]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.885ns  (logic 0.718ns (4.824%)  route 14.167ns (95.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        8.598    12.201    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn
    SLICE_X59Y143        LUT2 (Prop_lut2_I0_O)        0.299    12.500 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1/O
                         net (fo=128, routed)         5.569    18.069    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1_n_0
    SLICE_X39Y127        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.639    22.818    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X39Y127        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[110]/C
                         clock pessimism              0.247    23.065    
                         clock uncertainty           -0.302    22.763    
    SLICE_X39Y127        FDRE (Setup_fdre_C_CE)      -0.205    22.558    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[110]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -18.069    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.885ns  (logic 0.718ns (4.824%)  route 14.167ns (95.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 22.818 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        8.598    12.201    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn
    SLICE_X59Y143        LUT2 (Prop_lut2_I0_O)        0.299    12.500 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1/O
                         net (fo=128, routed)         5.569    18.069    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1_n_0
    SLICE_X39Y127        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.639    22.818    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X39Y127        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[78]/C
                         clock pessimism              0.247    23.065    
                         clock uncertainty           -0.302    22.763    
    SLICE_X39Y127        FDRE (Setup_fdre_C_CE)      -0.205    22.558    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[78]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -18.069    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.732ns  (logic 0.718ns (4.874%)  route 14.014ns (95.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 22.815 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        8.598    12.201    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn
    SLICE_X59Y143        LUT2 (Prop_lut2_I0_O)        0.299    12.500 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1/O
                         net (fo=128, routed)         5.416    17.916    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.636    22.815    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[108]/C
                         clock pessimism              0.247    23.062    
                         clock uncertainty           -0.302    22.760    
    SLICE_X36Y125        FDRE (Setup_fdre_C_CE)      -0.169    22.591    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[108]
  -------------------------------------------------------------------
                         required time                         22.591    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.732ns  (logic 0.718ns (4.874%)  route 14.014ns (95.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 22.815 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        8.598    12.201    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn
    SLICE_X59Y143        LUT2 (Prop_lut2_I0_O)        0.299    12.500 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1/O
                         net (fo=128, routed)         5.416    17.916    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.636    22.815    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[44]/C
                         clock pessimism              0.247    23.062    
                         clock uncertainty           -0.302    22.760    
    SLICE_X36Y125        FDRE (Setup_fdre_C_CE)      -0.169    22.591    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[44]
  -------------------------------------------------------------------
                         required time                         22.591    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.731ns  (logic 0.718ns (4.874%)  route 14.013ns (95.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 22.817 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        8.598    12.201    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn
    SLICE_X59Y143        LUT2 (Prop_lut2_I0_O)        0.299    12.500 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1/O
                         net (fo=128, routed)         5.415    17.915    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1_n_0
    SLICE_X36Y126        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.638    22.817    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X36Y126        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[13]/C
                         clock pessimism              0.247    23.064    
                         clock uncertainty           -0.302    22.762    
    SLICE_X36Y126        FDRE (Setup_fdre_C_CE)      -0.169    22.593    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         22.593    
                         arrival time                         -17.915    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[109]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 0.718ns (4.917%)  route 13.885ns (95.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 22.816 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        8.598    12.201    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn
    SLICE_X59Y143        LUT2 (Prop_lut2_I0_O)        0.299    12.500 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1/O
                         net (fo=128, routed)         5.287    17.787    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1_n_0
    SLICE_X35Y124        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[109]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.637    22.816    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X35Y124        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[109]/C
                         clock pessimism              0.247    23.063    
                         clock uncertainty           -0.302    22.761    
    SLICE_X35Y124        FDRE (Setup_fdre_C_CE)      -0.205    22.556    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[109]
  -------------------------------------------------------------------
                         required time                         22.556    
                         arrival time                         -17.787    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.603ns  (logic 0.718ns (4.917%)  route 13.885ns (95.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 22.816 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        8.598    12.201    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn
    SLICE_X59Y143        LUT2 (Prop_lut2_I0_O)        0.299    12.500 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1/O
                         net (fo=128, routed)         5.287    17.787    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1_n_0
    SLICE_X35Y124        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.637    22.816    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X35Y124        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[76]/C
                         clock pessimism              0.247    23.063    
                         clock uncertainty           -0.302    22.761    
    SLICE_X35Y124        FDRE (Setup_fdre_C_CE)      -0.205    22.556    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[76]
  -------------------------------------------------------------------
                         required time                         22.556    
                         arrival time                         -17.787    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.528ns  (logic 0.718ns (4.942%)  route 13.810ns (95.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 22.868 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        8.598    12.201    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn
    SLICE_X59Y143        LUT2 (Prop_lut2_I0_O)        0.299    12.500 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1/O
                         net (fo=128, routed)         5.212    17.712    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut[127]_i_1_n_0
    SLICE_X28Y131        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.689    22.868    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X28Y131        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[18]/C
                         clock pessimism              0.247    23.115    
                         clock uncertainty           -0.302    22.813    
    SLICE_X28Y131        FDRE (Setup_fdre_C_CE)      -0.205    22.608    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/kg_dataOut_reg[18]
  -------------------------------------------------------------------
                         required time                         22.608    
                         arrival time                         -17.712    
  -------------------------------------------------------------------
                         slack                                  4.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.807%)  route 0.232ns (62.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.634     0.970    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/s00_axi_aclk
    SLICE_X52Y103        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[4][2]/Q
                         net (fo=2, routed)           0.232     1.343    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/D[34]
    SLICE_X49Y102        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.911     1.277    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/s00_axi_aclk
    SLICE_X49Y102        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[4][2]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y102        FDCE (Hold_fdce_C_D)         0.075     1.313    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/outp_rotWord_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/temp_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.641%)  route 0.196ns (48.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.629     0.965    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aclk
    SLICE_X50Y133        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/outp_rotWord_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDCE (Prop_fdce_C_Q)         0.164     1.129 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/outp_rotWord_reg[3][7]/Q
                         net (fo=1, routed)           0.196     1.325    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/outp_rotWord_reg[3]_89[7]
    SLICE_X48Y135        LUT6 (Prop_lut6_I1_O)        0.045     1.370 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/temp[3][7]_i_2/O
                         net (fo=1, routed)           0.000     1.370    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord_n_25
    SLICE_X48Y135        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/temp_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.905     1.271    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X48Y135        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/temp_reg[3][7]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X48Y135        FDCE (Hold_fdce_C_D)         0.092     1.324    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/temp_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[96]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.432%)  route 0.121ns (48.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.635     0.971    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/s00_axi_aclk
    SLICE_X52Y101        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[96]/Q
                         net (fo=1, routed)           0.121     1.220    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/enc_dataOut[96]
    SLICE_X53Y99         FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.821     1.187    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/s00_axi_aclk
    SLICE_X53Y99         FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[96]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.022     1.174    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.731%)  route 0.179ns (58.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.635     0.971    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/s00_axi_aclk
    SLICE_X53Y102        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.128     1.099 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[0][3]/Q
                         net (fo=2, routed)           0.179     1.278    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/D[3]
    SLICE_X49Y102        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.911     1.277    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/s00_axi_aclk
    SLICE_X49Y102        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][3]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y102        FDCE (Hold_fdce_C_D)        -0.007     1.231    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.234%)  route 0.113ns (40.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.639     0.975    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[102]/Q
                         net (fo=1, routed)           0.113     1.252    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/enc_dataOut[102]
    SLICE_X47Y99         FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.825     1.191    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/s00_axi_aclk
    SLICE_X47Y99         FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[102]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDCE (Hold_fdce_C_D)         0.046     1.202    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.977%)  route 0.201ns (49.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.551     0.887    AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/scndry_aclk
    SLICE_X50Y90         FDRE                                         r  AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.201     1.252    AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CaptureTrig0_int
    SLICE_X47Y90         LUT2 (Prop_lut2_I0_O)        0.045     1.297 r  AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d_i_1/O
                         net (fo=1, routed)           0.000     1.297    AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d0
    SLICE_X47Y90         FDRE                                         r  AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.823     1.189    AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X47Y90         FDRE                                         r  AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.092     1.246    AES256_system_design6_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d_reg
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[8][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.703%)  route 0.203ns (61.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.637     0.973    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/s00_axi_aclk
    SLICE_X48Y104        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.128     1.101 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[8][3]/Q
                         net (fo=2, routed)           0.203     1.304    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/dataOut_addRK[8]_131[3]
    SLICE_X52Y101        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/s00_axi_aclk
    SLICE_X52Y101        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[67]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.018     1.252    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/outp_rotWord_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/temp_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.191%)  route 0.163ns (39.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.631     0.967    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aclk
    SLICE_X50Y137        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/outp_rotWord_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDCE (Prop_fdce_C_Q)         0.148     1.115 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/outp_rotWord_reg[2][7]/Q
                         net (fo=1, routed)           0.163     1.278    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/outp_rotWord_reg[2]_92[7]
    SLICE_X48Y137        LUT6 (Prop_lut6_I3_O)        0.099     1.377 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/temp[2][7]_i_2/O
                         net (fo=1, routed)           0.000     1.377    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord_n_17
    SLICE_X48Y137        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/temp_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.906     1.272    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X48Y137        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/temp_reg[2][7]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X48Y137        FDCE (Hold_fdce_C_D)         0.092     1.325    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/temp_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.320%)  route 0.156ns (48.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.639     0.975    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[49]/Q
                         net (fo=1, routed)           0.156     1.295    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/enc_dataOut[49]
    SLICE_X45Y98         FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.825     1.191    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/s00_axi_aclk
    SLICE_X45Y98         FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[49]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y98         FDCE (Hold_fdce_C_D)         0.078     1.234    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/outp_device_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.591%)  route 0.234ns (62.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.634     0.970    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/s00_axi_aclk
    SLICE_X52Y103        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/addRK/outp_addRK_reg[0][0]/Q
                         net (fo=2, routed)           0.234     1.345    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/D[0]
    SLICE_X49Y101        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.911     1.277    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/s00_axi_aclk
    SLICE_X49Y101        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][0]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y101        FDCE (Hold_fdce_C_D)         0.046     1.284    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/reg16_3/aux_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y42    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/rom_Sbox/outp_romSbox_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X35Y86    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y93    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y93    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y93    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y93    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y90    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y89    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y89    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y92    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y92    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y91    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y91    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y94    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y94    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y92    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y92    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y91    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y91    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y94    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y94    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93    AES256_system_design6_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[70][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.281ns  (logic 0.718ns (5.846%)  route 11.563ns (94.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        2.585     6.188    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     6.487 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        8.978    15.465    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn_0
    SLICE_X28Y149        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[70][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.700    22.879    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X28Y149        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[70][4]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X28Y149        FDCE (Recov_fdce_C_CLR)     -0.405    22.419    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[70][4]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -15.465    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[106][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.277ns  (logic 0.718ns (5.848%)  route 11.559ns (94.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        2.585     6.188    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     6.487 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        8.974    15.461    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn_0
    SLICE_X29Y149        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[106][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.700    22.879    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X29Y149        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[106][4]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X29Y149        FDCE (Recov_fdce_C_CLR)     -0.405    22.419    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[106][4]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[34][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.277ns  (logic 0.718ns (5.848%)  route 11.559ns (94.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        2.585     6.188    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     6.487 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        8.974    15.461    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn_0
    SLICE_X29Y149        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[34][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.700    22.879    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X29Y149        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[34][4]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X29Y149        FDCE (Recov_fdce_C_CLR)     -0.405    22.419    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[34][4]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[22][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 0.718ns (5.916%)  route 11.419ns (94.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        2.585     6.188    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     6.487 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        8.834    15.321    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn_0
    SLICE_X31Y147        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[22][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.700    22.879    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X31Y147        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[22][4]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X31Y147        FDCE (Recov_fdce_C_CLR)     -0.405    22.419    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[22][4]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                  7.098    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[50][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 0.718ns (5.916%)  route 11.419ns (94.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        2.585     6.188    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     6.487 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        8.834    15.321    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn_0
    SLICE_X30Y147        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[50][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.700    22.879    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X30Y147        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[50][4]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X30Y147        FDCE (Recov_fdce_C_CLR)     -0.319    22.505    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[50][4]
  -------------------------------------------------------------------
                         required time                         22.505    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[114][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.950ns  (logic 0.718ns (6.008%)  route 11.232ns (93.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 22.891 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        2.585     6.188    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     6.487 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        8.647    15.134    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn_0
    SLICE_X56Y147        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[114][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.712    22.891    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X56Y147        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[114][1]/C
                         clock pessimism              0.147    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X56Y147        FDCE (Recov_fdce_C_CLR)     -0.405    22.331    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[114][1]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[98][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.950ns  (logic 0.718ns (6.008%)  route 11.232ns (93.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 22.891 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        2.585     6.188    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     6.487 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        8.647    15.134    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn_0
    SLICE_X56Y147        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[98][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.712    22.891    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X56Y147        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[98][1]/C
                         clock pessimism              0.147    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X56Y147        FDCE (Recov_fdce_C_CLR)     -0.405    22.331    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[98][1]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[66][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.946ns  (logic 0.718ns (6.010%)  route 11.228ns (93.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 22.891 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        2.585     6.188    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     6.487 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        8.643    15.130    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn_0
    SLICE_X57Y147        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[66][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.712    22.891    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X57Y147        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[66][1]/C
                         clock pessimism              0.147    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X57Y147        FDCE (Recov_fdce_C_CLR)     -0.405    22.331    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[66][1]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[78][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.946ns  (logic 0.718ns (6.010%)  route 11.228ns (93.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 22.891 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        2.585     6.188    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     6.487 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        8.643    15.130    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn_0
    SLICE_X57Y147        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[78][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.712    22.891    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X57Y147        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[78][1]/C
                         clock pessimism              0.147    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X57Y147        FDCE (Recov_fdce_C_CLR)     -0.405    22.331    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[78][1]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[18][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.982ns  (logic 0.718ns (5.992%)  route 11.264ns (94.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.890     3.184    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.419     3.603 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        2.585     6.188    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.299     6.487 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        8.679    15.166    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aresetn_0
    SLICE_X31Y148        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[18][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        1.700    22.879    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/s00_axi_aclk
    SLICE_X31Y148        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[18][4]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X31Y148        FDCE (Recov_fdce_C_CLR)     -0.405    22.419    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/wordlist_reg[18][4]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  7.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.227ns (13.693%)  route 1.431ns (86.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.657     0.993    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        1.208     2.329    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.099     2.428 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        0.223     2.651    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/aux_reg[0][7]
    SLICE_X52Y100        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/s00_axi_aclk
    SLICE_X52Y100        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[0]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.142    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.227ns (13.693%)  route 1.431ns (86.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.657     0.993    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        1.208     2.329    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.099     2.428 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        0.223     2.651    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/aux_reg[0][7]
    SLICE_X52Y100        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/s00_axi_aclk
    SLICE_X52Y100        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[11]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.142    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.227ns (13.693%)  route 1.431ns (86.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.657     0.993    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        1.208     2.329    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.099     2.428 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        0.223     2.651    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/aux_reg[0][7]
    SLICE_X52Y100        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/s00_axi_aclk
    SLICE_X52Y100        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[1]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.142    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.227ns (13.693%)  route 1.431ns (86.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.657     0.993    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        1.208     2.329    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.099     2.428 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        0.223     2.651    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/aux_reg[0][7]
    SLICE_X52Y100        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/s00_axi_aclk
    SLICE_X52Y100        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[2]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.142    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.227ns (13.693%)  route 1.431ns (86.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.657     0.993    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        1.208     2.329    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.099     2.428 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        0.223     2.651    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/aux_reg[0][7]
    SLICE_X52Y100        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/s00_axi_aclk
    SLICE_X52Y100        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[8]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.142    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.227ns (13.693%)  route 1.431ns (86.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.657     0.993    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        1.208     2.329    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.099     2.428 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        0.223     2.651    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/aux_reg[0][7]
    SLICE_X52Y100        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/s00_axi_aclk
    SLICE_X52Y100        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[9]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.142    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/enc_dataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.227ns (13.359%)  route 1.472ns (86.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.657     0.993    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        1.208     2.329    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.099     2.428 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        0.264     2.692    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][7]_2
    SLICE_X50Y100        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/s00_axi_aclk
    SLICE_X50Y100        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][0]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.167    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.227ns (13.359%)  route 1.472ns (86.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.657     0.993    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        1.208     2.329    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.099     2.428 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        0.264     2.692    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][7]_2
    SLICE_X50Y100        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/s00_axi_aclk
    SLICE_X50Y100        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][7]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.167    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.227ns (13.359%)  route 1.472ns (86.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.657     0.993    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        1.208     2.329    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.099     2.428 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        0.264     2.692    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][7]_2
    SLICE_X50Y100        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/s00_axi_aclk
    SLICE_X50Y100        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[1][0]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.167    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[1][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.227ns (13.359%)  route 1.472ns (86.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.657     0.993    AES256_system_design6_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y107        FDRE                                         r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.128     1.121 r  AES256_system_design6_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1938, routed)        1.208     2.329    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/s00_axi_aresetn
    SLICE_X52Y100        LUT1 (Prop_lut1_I0_O)        0.099     2.428 f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/rotWord/axi_awready_i_1/O
                         net (fo=5199, routed)        0.264     2.692    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[0][7]_2
    SLICE_X50Y100        FDCE                                         f  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES256_system_design6_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    AES256_system_design6_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  AES256_system_design6_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6605, routed)        0.907     1.273    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/s00_axi_aclk
    SLICE_X50Y100        FDCE                                         r  AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[1][7]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.167    AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/encrypter/shifter/aux_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.525    





