Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: la.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "la.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "la"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : la
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\stage.vhd" into library work
Parsing entity <stage>.
Parsing architecture <Behavioral> of entity <stage>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\filter.vhd" into library work
Parsing entity <filter>.
Parsing architecture <Behavioral> of entity <filter>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\demux.vhd" into library work
Parsing entity <demux>.
Parsing architecture <Behavioral> of entity <demux>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\trigger.vhd" into library work
Parsing entity <trigger>.
Parsing architecture <Behavioral> of entity <trigger>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\transmitter.vhd" into library work
Parsing entity <transmitter>.
Parsing architecture <Behavioral> of entity <transmitter>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\sync.vhd" into library work
Parsing entity <sync>.
Parsing architecture <Behavioral> of entity <sync>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\sampler.vhd" into library work
Parsing entity <sampler>.
Parsing architecture <Behavioral> of entity <sampler>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\receiver.vhd" into library work
Parsing entity <receiver>.
Parsing architecture <Behavioral> of entity <receiver>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\prescaler.vhd" into library work
Parsing entity <prescaler>.
Parsing architecture <Behavioral> of entity <prescaler>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\flags.vhd" into library work
Parsing entity <flags>.
Parsing architecture <Behavioral> of entity <flags>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\decoder.vhd" into library work
Parsing entity <decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\controller.vhd" into library work
Parsing entity <controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\sram.vhd" into library work
Parsing entity <sram>.
Parsing architecture <Behavioral> of entity <sram>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\eia232.vhd" into library work
Parsing entity <eia232>.
Parsing architecture <Behavioral> of entity <eia232>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\display.vhd" into library work
Parsing entity <display>.
Parsing architecture <Behavioral> of entity <display>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\core.vhd" into library work
Parsing entity <core>.
Parsing architecture <Behavioral> of entity <core>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\clockman.vhd" into library work
Parsing entity <clockman>.
Parsing architecture <Behavioral> of entity <clockman>.
Parsing VHDL file "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\la.vhd" into library work
Parsing entity <la>.
Parsing architecture <Behavioral> of entity <la>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <la> (architecture <Behavioral>) from library <work>.

Elaborating entity <clockman> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:439 - "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\la.vhd" Line 86: Formal port an of mode inout cannot be associated with actual port an of mode out
INFO:HDLCompiler:1408 - "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\display.vhd" Line 39. an is declared here

Elaborating entity <display> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:1408 - "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\display.vhd" Line 39. an is declared here

Elaborating entity <eia232> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <prescaler> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <receiver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <transmitter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <core> (architecture <Behavioral>) from library <work>.

Elaborating entity <decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <flags> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\flags.vhd" Line 52: write should be on the sensitivity list of the process

Elaborating entity <sync> (architecture <Behavioral>) from library <work>.

Elaborating entity <demux> (architecture <Behavioral>) from library <work>.

Elaborating entity <filter> (architecture <Behavioral>) from library <work>.

Elaborating entity <sampler> (architecture <Behavioral>) from library <work>.

Elaborating entity <trigger> (architecture <Behavioral>) from library <work>.

Elaborating entity <stage> (architecture <Behavioral>) from library <work>.

Elaborating entity <controller> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\controller.vhd" Line 136: sendreg should be on the sensitivity list of the process

Elaborating entity <sram> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <la>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\la.vhd".
    Summary:
	no macro.
Unit <la> synthesized.

Synthesizing Unit <clockman>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\clockman.vhd".
    Summary:
	no macro.
Unit <clockman> synthesized.

Synthesizing Unit <display>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\display.vhd".
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_13_o_add_0_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <display> synthesized.

Synthesizing Unit <eia232>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\eia232.vhd".
        FREQ = 100000000
        SCALE = 28
        RATE = 115200
    Found 1-bit register for signal <xon>.
    Found 1-bit register for signal <xoff>.
    Found 1-bit register for signal <wrFlags>.
    Found 1-bit register for signal <executePrev>.
    Found 4-bit register for signal <disabledGroupsReg>.
    Found 1-bit register for signal <id>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <eia232> synthesized.

Synthesizing Unit <prescaler>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\prescaler.vhd".
        SCALE = 28
    Found 8-bit register for signal <counter>.
    Found 1-bit register for signal <scaled>.
    Found 8-bit adder for signal <counter[7]_GND_15_o_add_8_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <prescaler> synthesized.

Synthesizing Unit <receiver>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\receiver.vhd".
        FREQ = 3571428
        RATE = 115200
    Found 3-bit register for signal <state>.
    Found 5-bit register for signal <counter>.
    Found 4-bit register for signal <bitcount>.
    Found 3-bit register for signal <bytecount>.
    Found 32-bit register for signal <dataBuf>.
    Found 8-bit register for signal <opcode>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitcount[3]_GND_16_o_add_21_OUT> created at line 150.
    Found 3-bit adder for signal <bytecount[2]_GND_16_o_add_23_OUT> created at line 152.
    Found 5-bit adder for signal <counter[4]_GND_16_o_add_42_OUT> created at line 200.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <receiver> synthesized.

Synthesizing Unit <transmitter>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\transmitter.vhd".
        FREQ = 3571428
        RATE = 115200
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <dataBuffer>.
    Found 4-bit register for signal <disabledBuffer>.
    Found 1-bit register for signal <writeByte>.
    Found 1-bit register for signal <paused>.
    Found 4-bit register for signal <bits>.
    Found 1-bit register for signal <byteDone>.
    Found 10-bit register for signal <txBuffer>.
    Found 1-bit register for signal <busy>.
    Found 3-bit register for signal <bytes>.
    Found 8-bit register for signal <byte>.
    Found 1-bit register for signal <disabled>.
    Found 5-bit register for signal <counter>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bits[3]_GND_17_o_add_2_OUT> created at line 90.
    Found 5-bit adder for signal <counter[4]_GND_17_o_add_4_OUT> created at line 93.
    Found 3-bit adder for signal <bytes[2]_GND_17_o_add_25_OUT> created at line 135.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transmitter> synthesized.

Synthesizing Unit <core>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\core.vhd".
    Summary:
	no macro.
Unit <core> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\decoder.vhd".
    Found 1-bit register for signal <arm>.
    Found 1-bit register for signal <wrspeed>.
    Found 1-bit register for signal <wrsize>.
    Found 1-bit register for signal <wrFlags>.
    Found 4-bit register for signal <wrtrigmask>.
    Found 4-bit register for signal <wrtrigval>.
    Found 4-bit register for signal <wrtrigcfg>.
    Found 1-bit register for signal <exeReg>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <decoder> synthesized.

Synthesizing Unit <flags>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\flags.vhd".
WARNING:Xst:647 - Input <data<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <filter>.
    Found 1-bit register for signal <external>.
    Found 1-bit register for signal <inverted>.
    Found 1-bit register for signal <demux>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <flags> synthesized.

Synthesizing Unit <sync>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\sync.vhd".
    Found 32-bit register for signal <synchronizedInput180>.
    Found 32-bit register for signal <output>.
    Found 32-bit register for signal <synchronizedInput>.
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <sync> synthesized.

Synthesizing Unit <demux>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\demux.vhd".
    Found 1-bit register for signal <output<30>>.
    Found 1-bit register for signal <output<29>>.
    Found 1-bit register for signal <output<28>>.
    Found 1-bit register for signal <output<27>>.
    Found 1-bit register for signal <output<26>>.
    Found 1-bit register for signal <output<25>>.
    Found 1-bit register for signal <output<24>>.
    Found 1-bit register for signal <output<23>>.
    Found 1-bit register for signal <output<22>>.
    Found 1-bit register for signal <output<21>>.
    Found 1-bit register for signal <output<20>>.
    Found 1-bit register for signal <output<19>>.
    Found 1-bit register for signal <output<18>>.
    Found 1-bit register for signal <output<17>>.
    Found 1-bit register for signal <output<16>>.
    Found 1-bit register for signal <output<31>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <demux> synthesized.

Synthesizing Unit <filter>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\filter.vhd".
    Found 32-bit register for signal <input360>.
    Found 32-bit register for signal <input180Delay>.
    Found 32-bit register for signal <result>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <filter> synthesized.

Synthesizing Unit <sampler>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\sampler.vhd".
    Found 24-bit register for signal <divider>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <ready>.
    Found 32-bit register for signal <sample>.
    Found 1-bit register for signal <lastExClock>.
    Found 1-bit register for signal <ready50>.
    Found 1-bit register for signal <syncExClock>.
    Found 24-bit adder for signal <counter[23]_GND_24_o_add_2_OUT> created at line 89.
    Found 24-bit comparator equal for signal <counter[23]_divider[23]_equal_2_o> created at line 83
    Found 23-bit comparator equal for signal <counter[22]_divider[23]_equal_15_o> created at line 102
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <sampler> synthesized.

Synthesizing Unit <trigger>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\trigger.vhd".
    Found 2-bit register for signal <levelReg>.
    Found 2-bit adder for signal <levelReg[1]_GND_25_o_add_0_OUT> created at line 108.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <trigger> synthesized.

Synthesizing Unit <stage>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\stage.vhd".
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <match32Register>.
    Found 32-bit register for signal <shiftRegister>.
    Found 1-bit register for signal <run>.
    Found 1-bit register for signal <match>.
    Found 16-bit register for signal <counter>.
    Found 32-bit register for signal <maskRegister>.
    Found 32-bit register for signal <valueRegister>.
    Found 32-bit register for signal <configRegister>.
    Found 32-bit register for signal <intermediateRegister>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | off                                            |
    | Power Up State     | off                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <GND_26_o_GND_26_o_sub_34_OUT<15:0>> created at line 172.
    Found 1-bit 16-to-1 multiplexer for signal <serialChannelL16_input[15]_MUX_177_o> created at line 121.
    Found 1-bit 16-to-1 multiplexer for signal <serialChannelH16_input[31]_MUX_193_o> created at line 121.
    Found 2-bit comparator greater for signal <n0083> created at line 160
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 179 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <stage> synthesized.

Synthesizing Unit <controller>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\controller.vhd".
    Found 2-bit register for signal <state>.
    Found 18-bit register for signal <counter>.
    Found 16-bit register for signal <fwd>.
    Found 16-bit register for signal <bwd>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | sample                                         |
    | Power Up State     | sample                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit adder for signal <counter[17]_GND_29_o_add_12_OUT> created at line 127.
    Found 18-bit comparator equal for signal <counter[17]_fwd[15]_equal_7_o> created at line 105
    Found 18-bit comparator equal for signal <counter[17]_bwd[15]_equal_12_o> created at line 123
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <controller> synthesized.

Synthesizing Unit <sram>.
    Related source file is "D:\Dropbox\Prj\Valent\LOGI-FAMILY\1logi-github\Logi-projects\sump-logi-analyzer\fpga\sram.vhd".
    Found 18-bit register for signal <address>.
    Found 18-bit adder for signal <address[17]_GND_30_o_add_4_OUT> created at line 90.
    Found 18-bit subtractor for signal <GND_30_o_GND_30_o_sub_6_OUT<17:0>> created at line 92.
    Found 1-bit tristate buffer for signal <ramIO1<15>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<14>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<13>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<12>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<11>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<10>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<9>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<8>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<7>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<6>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<5>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<4>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<3>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<2>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<1>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO1<0>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<15>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<14>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<13>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<12>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<11>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<10>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<9>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<8>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<7>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<6>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<5>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<4>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<3>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<2>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<1>> created at line 74
    Found 1-bit tristate buffer for signal <ramIO2<0>> created at line 74
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <sram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 16-bit subtractor                                     : 4
 18-bit adder                                          : 2
 18-bit addsub                                         : 1
 2-bit adder                                           : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 109
 1-bit register                                        : 53
 10-bit register                                       : 1
 16-bit register                                       : 6
 18-bit register                                       : 3
 2-bit register                                        : 1
 24-bit register                                       : 2
 3-bit register                                        : 2
 32-bit register                                       : 29
 4-bit register                                        : 7
 5-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 8
 18-bit comparator equal                               : 2
 2-bit comparator greater                              : 4
 23-bit comparator equal                               : 1
 24-bit comparator equal                               : 1
# Multiplexers                                         : 73
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 4
 18-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 13
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 7
# Xors                                                 : 4
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <configRegister_18> of sequential type is unconnected in block <stages[0].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_19> of sequential type is unconnected in block <stages[0].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_25> of sequential type is unconnected in block <stages[0].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_28> of sequential type is unconnected in block <stages[0].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_29> of sequential type is unconnected in block <stages[0].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_30> of sequential type is unconnected in block <stages[0].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_31> of sequential type is unconnected in block <stages[0].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_18> of sequential type is unconnected in block <stages[1].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_19> of sequential type is unconnected in block <stages[1].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_25> of sequential type is unconnected in block <stages[1].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_28> of sequential type is unconnected in block <stages[1].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_29> of sequential type is unconnected in block <stages[1].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_30> of sequential type is unconnected in block <stages[1].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_31> of sequential type is unconnected in block <stages[1].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_18> of sequential type is unconnected in block <stages[2].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_19> of sequential type is unconnected in block <stages[2].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_25> of sequential type is unconnected in block <stages[2].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_28> of sequential type is unconnected in block <stages[2].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_29> of sequential type is unconnected in block <stages[2].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_30> of sequential type is unconnected in block <stages[2].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_31> of sequential type is unconnected in block <stages[2].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_18> of sequential type is unconnected in block <stages[3].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_19> of sequential type is unconnected in block <stages[3].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_25> of sequential type is unconnected in block <stages[3].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_28> of sequential type is unconnected in block <stages[3].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_29> of sequential type is unconnected in block <stages[3].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_30> of sequential type is unconnected in block <stages[3].Inst_stage>.
WARNING:Xst:2677 - Node <configRegister_31> of sequential type is unconnected in block <stages[3].Inst_stage>.

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <prescaler>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <prescaler> synthesized (advanced).

Synthesizing (advanced) Unit <sampler>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sampler> synthesized (advanced).

Synthesizing (advanced) Unit <sram>.
The following registers are absorbed into counter <address>: 1 register on signal <address>.
Unit <sram> synthesized (advanced).

Synthesizing (advanced) Unit <stage>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <stage> synthesized (advanced).

Synthesizing (advanced) Unit <transmitter>.
The following registers are absorbed into counter <bits>: 1 register on signal <bits>.
The following registers are absorbed into counter <bytes>: 1 register on signal <bytes>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <transmitter> synthesized (advanced).

Synthesizing (advanced) Unit <trigger>.
The following registers are absorbed into counter <levelReg>: 1 register on signal <levelReg>.
Unit <trigger> synthesized (advanced).
WARNING:Xst:2677 - Node <configRegister_18> of sequential type is unconnected in block <stage>.
WARNING:Xst:2677 - Node <configRegister_19> of sequential type is unconnected in block <stage>.
WARNING:Xst:2677 - Node <configRegister_25> of sequential type is unconnected in block <stage>.
WARNING:Xst:2677 - Node <configRegister_28> of sequential type is unconnected in block <stage>.
WARNING:Xst:2677 - Node <configRegister_29> of sequential type is unconnected in block <stage>.
WARNING:Xst:2677 - Node <configRegister_30> of sequential type is unconnected in block <stage>.
WARNING:Xst:2677 - Node <configRegister_31> of sequential type is unconnected in block <stage>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 18-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 12
 16-bit down counter                                   : 4
 18-bit up counter                                     : 1
 18-bit updown counter                                 : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 1085
 Flip-Flops                                            : 1085
# Comparators                                          : 8
 18-bit comparator equal                               : 2
 2-bit comparator greater                              : 4
 23-bit comparator equal                               : 1
 24-bit comparator equal                               : 1
# Multiplexers                                         : 235
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 198
 10-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 7
# Xors                                                 : 4
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_core/FSM_2> on signal <state[1:2]> with user encoding.
Optimizing FSM <Inst_core/FSM_2> on signal <state[1:2]> with user encoding.
Optimizing FSM <Inst_core/FSM_2> on signal <state[1:2]> with user encoding.
Optimizing FSM <Inst_core/FSM_2> on signal <state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 off     | 00
 armed   | 01
 matched | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_core/Inst_controller/FSM_3> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 sample   | 00
 delay    | 01
 read     | 11
 readwait | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_eia232/Inst_transmitter/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 send  | 01
 poll  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_eia232/Inst_receiver/FSM_0> on signal <state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 init      | 000
 waitstop  | 001
 waitstart | 010
 waitbegin | 011
 readbyte  | 100
 analyze   | 101
 ready     | 110
-----------------------
WARNING:Xst:1293 - FF/Latch <txBuffer_9> has a constant value of 1 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance Inst_clockman/DCM_baseClock in unit la of type DCM has been replaced by DCM_SP

Optimizing unit <demux> ...

Optimizing unit <la> ...

Optimizing unit <core> ...

Optimizing unit <sync> ...

Optimizing unit <filter> ...

Optimizing unit <controller> ...

Optimizing unit <decoder> ...

Optimizing unit <sampler> ...

Optimizing unit <eia232> ...

Optimizing unit <prescaler> ...

Optimizing unit <transmitter> ...

Optimizing unit <receiver> ...

Optimizing unit <display> ...
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_decoder/wrFlags> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_eia232/wrFlags> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_decoder/exeReg> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_eia232/executePrev> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_20> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_4> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_21> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_5> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_16> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_0> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_22> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_6> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_17> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_1> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_23> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_7> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_18> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_2> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_24> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_8> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_19> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_3> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_30> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_14> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_25> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_9> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_31> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_15> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_26> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_10> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_27> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_11> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_28> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_12> 
INFO:Xst:2261 - The FF/Latch <Inst_core/Inst_sync/Inst_demux/output_29> in Unit <la> is equivalent to the following FF/Latch, which will be removed : <Inst_core/Inst_sync/Inst_filter/input180Delay_13> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block la, actual ratio is 33.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1227
 Flip-Flops                                            : 1227

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : la.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1357
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 59
#      LUT2                        : 70
#      LUT3                        : 353
#      LUT4                        : 97
#      LUT5                        : 213
#      LUT6                        : 200
#      MUXCY                       : 175
#      MUXF7                       : 18
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 150
# FlipFlops/Latches                : 1227
#      FD                          : 339
#      FD_1                        : 32
#      FDC                         : 25
#      FDCE                        : 38
#      FDE                         : 755
#      FDR                         : 20
#      FDRE                        : 17
#      FDS                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGMUX                     : 1
# IO Buffers                       : 118
#      IBUF                        : 36
#      IBUFG                       : 2
#      IOBUF                       : 32
#      OBUF                        : 48
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1227  out of  11440    10%  
 Number of Slice LUTs:                 1004  out of   5720    17%  
    Number used as Logic:              1004  out of   5720    17%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1519
   Number with an unused Flip Flop:     292  out of   1519    19%  
   Number with an unused LUT:           515  out of   1519    33%  
   Number of fully used LUT-FF pairs:   712  out of   1519    46%  
   Number of unique control sets:        44

IO Utilization: 
 Number of IOs:                         118
 Number of bonded IOBs:                 118  out of    102   115% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xtalClock                          | DCM_SP:CLK2X           | 1227  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.216ns (Maximum Frequency: 89.158MHz)
   Minimum input arrival time before clock: 6.657ns
   Maximum output required time after clock: 7.604ns
   Maximum combinational path delay: 6.177ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'xtalClock'
  Clock period: 11.216ns (frequency: 89.158MHz)
  Total number of paths / destination ports: 15494 / 2011
-------------------------------------------------------------------------
Delay:               5.608ns (Levels of Logic = 4)
  Source:            Inst_core/Inst_trigger/stages[0].Inst_stage/counter_1 (FF)
  Destination:       Inst_core/Inst_trigger/stages[0].Inst_stage/counter_15 (FF)
  Source Clock:      xtalClock rising 2.0X
  Destination Clock: xtalClock rising 2.0X

  Data Path: Inst_core/Inst_trigger/stages[0].Inst_stage/counter_1 to Inst_core/Inst_trigger/stages[0].Inst_stage/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  Inst_core/Inst_trigger/stages[0].Inst_stage/counter_1 (Inst_core/Inst_trigger/stages[0].Inst_stage/counter_1)
     LUT6:I0->O            1   0.254   0.790  Inst_core/Inst_trigger/stages[0].Inst_stage/counter[15]_GND_26_o_equal_33_o<15>1 (Inst_core/Inst_trigger/stages[0].Inst_stage/counter[15]_GND_26_o_equal_33_o<15>)
     LUT6:I4->O            4   0.250   0.804  Inst_core/Inst_trigger/stages[0].Inst_stage/counter[15]_GND_26_o_equal_33_o<15>3 (Inst_core/Inst_trigger/stages[0].Inst_stage/counter[15]_GND_26_o_equal_33_o)
     LUT6:I5->O           16   0.254   1.182  Inst_core/Inst_trigger/stages[0].Inst_stage/_n0188_inv_rstpot (Inst_core/Inst_trigger/stages[0].Inst_stage/_n0188_inv_rstpot)
     LUT3:I2->O            1   0.254   0.000  Inst_core/Inst_trigger/stages[0].Inst_stage/counter_0_dpot (Inst_core/Inst_trigger/stages[0].Inst_stage/counter_0_dpot)
     FDE:D                     0.074          Inst_core/Inst_trigger/stages[0].Inst_stage/counter_0
    ----------------------------------------
    Total                      5.608ns (1.611ns logic, 3.997ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xtalClock'
  Total number of paths / destination ports: 514 / 335
-------------------------------------------------------------------------
Offset:              6.657ns (Levels of Logic = 3)
  Source:            resetSwitch (PAD)
  Destination:       Inst_eia232/Inst_receiver/dataBuf_31 (FF)
  Destination Clock: xtalClock rising 2.0X

  Data Path: resetSwitch to Inst_eia232/Inst_receiver/dataBuf_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.328   2.189  resetSwitch_IBUF (resetSwitch_IBUF)
     LUT3:I0->O            2   0.235   0.834  Inst_eia232/Inst_receiver/_n0168_inv111 (Inst_eia232/Inst_receiver/_n0168_inv11)
     LUT5:I3->O           32   0.250   1.519  Inst_eia232/Inst_receiver/_n0168_inv1 (Inst_eia232/Inst_receiver/_n0168_inv)
     FDE:CE                    0.302          Inst_eia232/Inst_receiver/dataBuf_0
    ----------------------------------------
    Total                      6.657ns (2.115ns logic, 4.542ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xtalClock'
  Total number of paths / destination ports: 145 / 67
-------------------------------------------------------------------------
Offset:              7.604ns (Levels of Logic = 2)
  Source:            Inst_core/Inst_sampler/ready (FF)
  Destination:       ramIO1<15> (PAD)
  Source Clock:      xtalClock rising 2.0X

  Data Path: Inst_core/Inst_sampler/ready to ramIO1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             163   0.525   2.377  Inst_core/Inst_sampler/ready (Inst_core/Inst_sampler/ready)
     LUT2:I1->O           33   0.254   1.536  Inst_sram/write_inv1 (Inst_sram/write_inv321)
     OBUF:I->O                 2.912          ramWE_OBUF (ramWE)
    ----------------------------------------
    Total                      7.604ns (3.691ns logic, 3.913ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 12
-------------------------------------------------------------------------
Delay:               6.177ns (Levels of Logic = 3)
  Source:            ramIO1<15> (PAD)
  Destination:       segment<7> (PAD)

  Data Path: ramIO1<15> to segment<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.328   1.002  ramIO1_15_IOBUF (N26)
     LUT6:I2->O            1   0.254   0.681  Inst_display/segment<7>1 (segment_7_OBUF)
     OBUF:I->O                 2.912          segment_7_OBUF (segment<7>)
    ----------------------------------------
    Total                      6.177ns (4.494ns logic, 1.683ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock xtalClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xtalClock      |    5.608|    1.788|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.16 secs
 
--> 

Total memory usage is 277136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :   19 (   0 filtered)

