# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab-2019-10-09.srcs/sources_1/new/full_adder.vhd" \
"../../../../lab-2019-10-09.srcs/sources_1/new/half_adder.vhd" \
"../../../../lab-2019-10-09.srcs/sources_1/new/nibble_adder.vhd" \
"../../../../lab-2019-10-09.srcs/sources_1/new/top_sim.vhd" \

# Do not sort compile order
nosort
