// Seed: 726839627
module module_0 ();
  bit id_1;
  always @(posedge 1) begin : LABEL_0
    id_1 = id_1;
    #(id_1) id_1 = id_1;
  end
  wire id_2;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd26
) (
    output wor   id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  tri   id_3,
    input  uwire _id_4,
    output uwire id_5,
    output wor   id_6
    , id_8
);
  logic id_9;
  ;
  module_0 modCall_1 ();
  generate
    wire id_10;
    ;
    assign id_9[id_4] = -1;
  endgenerate
endmodule
