

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Fri Dec  2 23:57:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        input_bypass_sol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      393|      393|  3.930 us|  3.930 us|  132|  132|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance    |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |pass_U0         |pass         |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |Double_pass_U0  |Double_pass  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |add_kernel_U0   |add_kernel   |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      99|    243|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     103|    305|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------------+---------+----+----+-----+-----+
    |    Instance    |    Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------+-------------+---------+----+----+-----+-----+
    |Double_pass_U0  |Double_pass  |        0|   0|  19|   68|    0|
    |add_kernel_U0   |add_kernel   |        0|   0|  61|  107|    0|
    |pass_U0         |pass         |        0|   0|  19|   68|    0|
    +----------------+-------------+---------+----+----+-----+-----+
    |Total           |             |        0|   0|  99|  243|    0|
    +----------------+-------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmp1_U  |tmp1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |tmp2_U  |tmp1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |tmp4_U  |tmp1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |tmp5_U  |tmp1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                    |        4|  0|   0|    0|   512|  128|     4|        16384|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Double_pass_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |Double_pass_U0_ap_start     |       and|   0|  0|   2|           1|           1|
    |add_kernel_U0_ap_start      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp5        |       and|   0|  0|   2|           1|           1|
    |ap_idle                     |       and|   0|  0|   2|           1|           1|
    |pass_U0_ap_continue         |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp5  |        or|   0|  0|   2|           1|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  26|          13|          13|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_tmp1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp5  |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  36|          8|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_tmp1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp5  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  4|   0|    4|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           dut|  return value|
|a_address0     |  out|    7|   ap_memory|             a|         array|
|a_ce0          |  out|    1|   ap_memory|             a|         array|
|a_d0           |  out|   32|   ap_memory|             a|         array|
|a_q0           |   in|   32|   ap_memory|             a|         array|
|a_we0          |  out|    1|   ap_memory|             a|         array|
|a_address1     |  out|    7|   ap_memory|             a|         array|
|a_ce1          |  out|    1|   ap_memory|             a|         array|
|a_d1           |  out|   32|   ap_memory|             a|         array|
|a_q1           |   in|   32|   ap_memory|             a|         array|
|a_we1          |  out|    1|   ap_memory|             a|         array|
|b_address0     |  out|    7|   ap_memory|             b|         array|
|b_ce0          |  out|    1|   ap_memory|             b|         array|
|b_d0           |  out|   32|   ap_memory|             b|         array|
|b_q0           |   in|   32|   ap_memory|             b|         array|
|b_we0          |  out|    1|   ap_memory|             b|         array|
|b_address1     |  out|    7|   ap_memory|             b|         array|
|b_ce1          |  out|    1|   ap_memory|             b|         array|
|b_d1           |  out|   32|   ap_memory|             b|         array|
|b_q1           |   in|   32|   ap_memory|             b|         array|
|b_we1          |  out|    1|   ap_memory|             b|         array|
|tmp3_address0  |  out|    7|   ap_memory|          tmp3|         array|
|tmp3_ce0       |  out|    1|   ap_memory|          tmp3|         array|
|tmp3_d0        |  out|   32|   ap_memory|          tmp3|         array|
|tmp3_q0        |   in|   32|   ap_memory|          tmp3|         array|
|tmp3_we0       |  out|    1|   ap_memory|          tmp3|         array|
|tmp3_address1  |  out|    7|   ap_memory|          tmp3|         array|
|tmp3_ce1       |  out|    1|   ap_memory|          tmp3|         array|
|tmp3_d1        |  out|   32|   ap_memory|          tmp3|         array|
|tmp3_q1        |   in|   32|   ap_memory|          tmp3|         array|
|tmp3_we1       |  out|    1|   ap_memory|          tmp3|         array|
+---------------+-----+-----+------------+--------------+--------------+

