// Seed: 1668078676
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output tri id_2
    , id_7,
    input wand id_3,
    output wor id_4,
    input tri1 id_5
);
  logic id_8, id_9;
  wire id_10;
  ;
  wire [1  /  -1 : 1] id_11;
  wire id_12;
  assign id_9 = "";
  wire id_13, id_14, id_15;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output logic id_2,
    output wire id_3,
    input tri id_4
);
  parameter id_6 = "";
  integer id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_4,
      id_3,
      id_4
  );
  assign id_1 = -1;
  always id_2 = id_6;
  id_8(
      ""
  );
  wire id_9;
  wire id_10, id_11[1 : -1 'b0], id_12;
  logic id_13;
  parameter id_14 = "";
  wire id_15;
  wire id_16;
endmodule
