[09/01 19:25:20      0s] 
[09/01 19:25:20      0s] Cadence Innovus(TM) Implementation System.
[09/01 19:25:20      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/01 19:25:20      0s] 
[09/01 19:25:20      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[09/01 19:25:20      0s] Options:	-log ./log/PD1_20250901_192520.log 
[09/01 19:25:20      0s] Date:		Mon Sep  1 19:25:20 2025
[09/01 19:25:20      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.33.2.el9_6.x86_64) (20cores*28cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[09/01 19:25:20      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[09/01 19:25:20      0s] 
[09/01 19:25:20      0s] License:
[09/01 19:25:20      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[09/01 19:25:20      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/01 19:25:32     18s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[09/01 19:25:34     19s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/01 19:25:34     19s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[09/01 19:25:34     19s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/01 19:25:34     19s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[09/01 19:25:34     19s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[09/01 19:25:34     19s] @(#)CDS: CPE v20.10-p006
[09/01 19:25:34     19s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/01 19:25:34     19s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[09/01 19:25:34     19s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[09/01 19:25:34     19s] @(#)CDS: RCDB 11.15.0
[09/01 19:25:34     19s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[09/01 19:25:34     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx.

[09/01 19:25:34     19s] Change the soft stacksize limit to 0.2%RAM (321 mbytes). Set global soft_stack_size_limit to change the value.
[09/01 19:25:35     20s] 
[09/01 19:25:35     20s] **INFO:  MMMC transition support version v31-84 
[09/01 19:25:35     20s] 
[09/01 19:25:35     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/01 19:25:35     20s] <CMD> suppressMessage ENCEXT-2799
[09/01 19:25:35     20s] <CMD> win
[09/01 19:26:21     24s] couldn't read file "/ictc/student_data/vantruong/04_ss4/pr/04hold": no such file or directory
[09/01 19:26:30     25s] <CMD> is_common_ui_mode
[09/01 19:26:30     25s] <CMD> restoreDesign /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat croc_chip
[09/01 19:26:30     25s] #% Begin load design ... (date=09/01 19:26:30, mem=675.0M)
[09/01 19:26:30     25s] Set Default Input Pin Transition as 0.1 ps.
[09/01 19:26:30     26s] Loading design 'croc_chip' saved by 'Innovus' '20.10-p004_1' on 'Sat Aug 30 21:13:47 2025'.
[09/01 19:26:31     26s] % Begin Load MMMC data ... (date=09/01 19:26:31, mem=676.4M)
[09/01 19:26:31     26s] % End Load MMMC data ... (date=09/01 19:26:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.6M, current mem=676.6M)
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/sg13g2_tech.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/sg13g2_stdcell_weltap.lef ...
[09/01 19:26:31     26s] Set DBUPerIGU to M1 pitch 480.
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/sg13g2_io_notracks.lef ...
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/sg13g2_io.lef ...
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-58' for more detail.
[09/01 19:26:31     26s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/01 19:26:31     26s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] Loading LEF file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/lef/bondpad_70x70.lef ...
[09/01 19:26:31     26s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/01 19:26:31     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/01 19:26:31     26s] Type 'man IMPLF-61' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-200' for more detail.
[09/01 19:26:31     26s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/01 19:26:31     26s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/01 19:26:31     26s] Type 'man IMPLF-201' for more detail.
[09/01 19:26:31     26s] 
[09/01 19:26:31     26s] viaInitial starts at Mon Sep  1 19:26:31 2025
viaInitial ends at Mon Sep  1 19:26:31 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[09/01 19:26:31     26s] Loading view definition file from /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/viewDefinition.tcl
[09/01 19:26:31     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib' ...
[09/01 19:26:31     26s] Read 78 cells in library 'sg13g2_stdcell_slow_1p08V_125C' 
[09/01 19:26:31     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib' ...
[09/01 19:26:31     26s] Read 14 cells in library 'sg13g2_io_slow_1p35V_3p0V_125C' 
[09/01 19:26:31     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib' ...
[09/01 19:26:31     26s] Read 14 cells in library 'sg13g2_io_slow_1p08V_3p0V_125C' 
[09/01 19:26:31     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/01 19:26:31     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/01 19:26:31     26s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C' 
[09/01 19:26:31     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/01 19:26:31     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/01 19:26:31     26s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C' 
[09/01 19:26:31     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/01 19:26:31     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[09/01 19:26:31     26s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C' 
[09/01 19:26:31     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/01 19:26:31     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[09/01 19:26:31     26s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C' 
[09/01 19:26:31     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/01 19:26:31     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[09/01 19:26:31     27s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C' 
[09/01 19:26:31     27s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/01 19:26:31     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/01 19:26:31     27s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C' 
[09/01 19:26:31     27s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/01 19:26:31     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/01 19:26:31     27s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C' 
[09/01 19:26:31     27s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/01 19:26:31     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[09/01 19:26:31     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C' 
[09/01 19:26:31     27s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/01 19:26:31     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[09/01 19:26:31     27s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C' 
[09/01 19:26:31     27s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/01 19:26:31     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/01 19:26:31     27s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C' 
[09/01 19:26:31     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[09/01 19:26:32     27s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib' ...
[09/01 19:26:32     27s] Read 14 cells in library 'sg13g2_io_fast_1p32V_3p6V_m40C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib' ...
[09/01 19:26:32     27s] Read 14 cells in library 'sg13g2_io_fast_1p65V_3p6V_m40C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/01 19:26:32     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/01 19:26:32     27s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/01 19:26:32     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[09/01 19:26:32     27s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/01 19:26:32     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/01 19:26:32     27s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/01 19:26:32     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[09/01 19:26:32     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/01 19:26:32     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/01 19:26:32     27s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/01 19:26:32     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[09/01 19:26:32     27s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/01 19:26:32     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/01 19:26:32     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/01 19:26:32     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[09/01 19:26:32     27s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/01 19:26:32     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[09/01 19:26:32     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C' 
[09/01 19:26:32     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/01 19:26:32     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/01 19:26:32     27s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C' 
[09/01 19:26:32     27s] Ending "PreSetAnalysisView" (total cpu=0:00:01.4, real=0:00:01.0, peak res=739.3M, current mem=696.9M)
[09/01 19:26:32     27s] *** End library_loading (cpu=0.02min, real=0.02min, mem=39.4M, fe_cpu=0.47min, fe_real=1.20min, fe_mem=723.0M) ***
[09/01 19:26:32     27s] % Begin Load netlist data ... (date=09/01 19:26:32, mem=696.9M)
[09/01 19:26:32     27s] *** Begin netlist parsing (mem=723.0M) ***
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/01 19:26:32     27s] Type 'man IMPVL-159' for more detail.
[09/01 19:26:32     27s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/01 19:26:32     27s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:26:32     27s] Created 102 new cells from 26 timing libraries.
[09/01 19:26:32     27s] Reading netlist ...
[09/01 19:26:32     27s] Backslashed names will retain backslash and a trailing blank character.
[09/01 19:26:32     27s] Reading verilogBinary netlist '/ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/vbin/croc_chip.v.bin'
[09/01 19:26:32     27s] Reading binary database version 2 in 1-threaded mode
[09/01 19:26:32     28s] 
[09/01 19:26:32     28s] *** Memory Usage v#1 (Current mem = 742.008M, initial mem = 273.906M) ***
[09/01 19:26:32     28s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=742.0M) ***
[09/01 19:26:32     28s] % End Load netlist data ... (date=09/01 19:26:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=717.4M, current mem=717.4M)
[09/01 19:26:32     28s] Set top cell to croc_chip.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/01 19:26:32     28s] Type 'man IMPTS-282' for more detail.
[09/01 19:26:32     28s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[09/01 19:26:32     28s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:26:32     28s] Hooked 232 DB cells to tlib cells.
[09/01 19:26:32     28s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=729.2M, current mem=729.2M)
[09/01 19:26:32     28s] 1 empty module found.
[09/01 19:26:32     28s] Starting recursive module instantiation check.
[09/01 19:26:32     28s] No recursion found.
[09/01 19:26:32     28s] Building hierarchical netlist for Cell croc_chip ...
[09/01 19:26:32     28s] *** Netlist is unique.
[09/01 19:26:32     28s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[09/01 19:26:32     28s] ** info: there are 329 modules.
[09/01 19:26:32     28s] ** info: there are 44013 stdCell insts.
[09/01 19:26:32     28s] ** info: there are 64 Pad insts.
[09/01 19:26:32     28s] ** info: there are 2 macros.
[09/01 19:26:32     28s] 
[09/01 19:26:32     28s] *** Memory Usage v#1 (Current mem = 797.922M, initial mem = 273.906M) ***
[09/01 19:26:32     28s] *info: set bottom ioPad orient R0
[09/01 19:26:32     28s] Initializing I/O assignment ...
[09/01 19:26:32     28s] Adjusting Core to Bottom to: 168.1800.
[09/01 19:26:32     28s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/01 19:26:32     28s] Type 'man IMPFP-3961' for more detail.
[09/01 19:26:32     28s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/01 19:26:32     28s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/01 19:26:32     28s] Set Default Net Delay as 1000 ps.
[09/01 19:26:32     28s] Set Default Net Load as 0.5 pF. 
[09/01 19:26:32     28s] Set Default Input Pin Transition as 0.1 ps.
[09/01 19:26:32     28s] Loading preference file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/gui.pref.tcl ...
[09/01 19:26:33     28s] ##  Process: 130           (User Set)               
[09/01 19:26:33     28s] ##     Node: (not set)                           
[09/01 19:26:33     28s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/01 19:26:33     28s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/01 19:26:33     28s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/01 19:26:33     28s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/01 19:26:33     28s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/01 19:26:33     28s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/01 19:26:33     28s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[09/01 19:26:33     28s] Type 'man IMPOPT-3602' for more detail.
[09/01 19:26:33     28s] Effort level <high> specified for reg2reg path_group
[09/01 19:26:33     28s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[09/01 19:26:33     28s] Type 'man IMPOPT-3602' for more detail.
[09/01 19:26:33     28s] Effort level <low> specified for reg2out path_group
[09/01 19:26:33     28s] **WARN: (IMPOPT-3602):	The specified path group name reg2mem is not defined.
[09/01 19:26:33     28s] Type 'man IMPOPT-3602' for more detail.
[09/01 19:26:33     28s] Effort level <high> specified for reg2mem path_group
[09/01 19:26:33     28s] **WARN: (IMPOPT-3602):	The specified path group name mem2reg is not defined.
[09/01 19:26:33     28s] Type 'man IMPOPT-3602' for more detail.
[09/01 19:26:33     28s] Effort level <high> specified for mem2reg path_group
[09/01 19:26:33     28s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[09/01 19:26:33     28s] Type 'man IMPOPT-3602' for more detail.
[09/01 19:26:33     28s] Effort level <low> specified for in2reg path_group
[09/01 19:26:33     28s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[09/01 19:26:33     28s] Type 'man IMPOPT-3602' for more detail.
[09/01 19:26:33     28s] Effort level <low> specified for in2out path_group
[09/01 19:26:33     28s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/01 19:26:33     28s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/01 19:26:33     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/01 19:26:33     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/01 19:26:33     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/01 19:26:33     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/01 19:26:33     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/01 19:26:33     28s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/01 19:26:33     28s] Change floorplan default-technical-site to 'CoreSite'.
[09/01 19:26:33     28s] Extraction setup Delayed 
[09/01 19:26:33     28s] *Info: initialize multi-corner CTS.
[09/01 19:26:33     28s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=946.1M, current mem=778.1M)
[09/01 19:26:33     28s] Creating Cell Server ...(0, 1, 1, 1)
[09/01 19:26:33     28s] Summary for sequential cells identification: 
[09/01 19:26:33     28s]   Identified SBFF number: 3
[09/01 19:26:33     28s]   Identified MBFF number: 0
[09/01 19:26:33     28s]   Identified SB Latch number: 0
[09/01 19:26:33     28s]   Identified MB Latch number: 0
[09/01 19:26:33     28s]   Not identified SBFF number: 0
[09/01 19:26:33     28s]   Not identified MBFF number: 0
[09/01 19:26:33     28s]   Not identified SB Latch number: 0
[09/01 19:26:33     28s]   Not identified MB Latch number: 0
[09/01 19:26:33     28s]   Number of sequential cells which are not FFs: 7
[09/01 19:26:33     28s] Total number of combinational cells: 62
[09/01 19:26:33     28s] Total number of sequential cells: 10
[09/01 19:26:33     28s] Total number of tristate cells: 6
[09/01 19:26:33     28s] Total number of level shifter cells: 0
[09/01 19:26:33     28s] Total number of power gating cells: 0
[09/01 19:26:33     28s] Total number of isolation cells: 0
[09/01 19:26:33     28s] Total number of power switch cells: 0
[09/01 19:26:33     28s] Total number of pulse generator cells: 0
[09/01 19:26:33     28s] Total number of always on buffers: 0
[09/01 19:26:33     28s] Total number of retention cells: 0
[09/01 19:26:33     28s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/01 19:26:33     28s] Total number of usable buffers: 5
[09/01 19:26:33     28s] List of unusable buffers:
[09/01 19:26:33     28s] Total number of unusable buffers: 0
[09/01 19:26:33     28s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/01 19:26:33     28s] Total number of usable inverters: 5
[09/01 19:26:33     28s] List of unusable inverters:
[09/01 19:26:33     28s] Total number of unusable inverters: 0
[09/01 19:26:33     28s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/01 19:26:33     28s] Total number of identified usable delay cells: 3
[09/01 19:26:33     28s] List of identified unusable delay cells:
[09/01 19:26:33     28s] Total number of identified unusable delay cells: 0
[09/01 19:26:33     28s] Creating Cell Server, finished. 
[09/01 19:26:33     28s] 
[09/01 19:26:33     28s] Deleting Cell Server ...
[09/01 19:26:33     28s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=950.3M, current mem=950.3M)
[09/01 19:26:33     28s] Creating Cell Server ...(0, 0, 0, 0)
[09/01 19:26:33     29s] Summary for sequential cells identification: 
[09/01 19:26:33     29s]   Identified SBFF number: 3
[09/01 19:26:33     29s]   Identified MBFF number: 0
[09/01 19:26:33     29s]   Identified SB Latch number: 0
[09/01 19:26:33     29s]   Identified MB Latch number: 0
[09/01 19:26:33     29s]   Not identified SBFF number: 0
[09/01 19:26:33     29s]   Not identified MBFF number: 0
[09/01 19:26:33     29s]   Not identified SB Latch number: 0
[09/01 19:26:33     29s]   Not identified MB Latch number: 0
[09/01 19:26:33     29s]   Number of sequential cells which are not FFs: 7
[09/01 19:26:33     29s]  Visiting view : func_view_wc
[09/01 19:26:33     29s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/01 19:26:33     29s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/01 19:26:33     29s]  Visiting view : func_view_bc
[09/01 19:26:33     29s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/01 19:26:33     29s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/01 19:26:33     29s]  Setting StdDelay to 37.70
[09/01 19:26:33     29s] Creating Cell Server, finished. 
[09/01 19:26:33     29s] 
[09/01 19:26:33     29s] % Begin Load MMMC data ... (date=09/01 19:26:33, mem=951.0M)
[09/01 19:26:33     29s] % End Load MMMC data ... (date=09/01 19:26:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.0M, current mem=950.3M)
[09/01 19:26:33     29s] Reading floorplan file - /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/croc_chip.fp.gz (mem = 978.0M).
[09/01 19:26:33     29s] % Begin Load floorplan data ... (date=09/01 19:26:33, mem=950.8M)
[09/01 19:26:33     29s] *info: reset 50849 existing net BottomPreferredLayer and AvoidDetour
[09/01 19:26:33     29s] Deleting old partition specification.
[09/01 19:26:33     29s] Set FPlanBox to (0 0 1840320 1840020)
[09/01 19:26:33     29s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/01 19:26:33     29s] Type 'man IMPFP-3961' for more detail.
[09/01 19:26:33     29s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/01 19:26:33     29s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/01 19:26:33     29s]  ... processed partition successfully.
[09/01 19:26:33     29s] Reading binary special route file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/croc_chip.fp.spr.gz (Created by Innovus v20.10-p004_1 on Sat Aug 30 21:13:39 2025, version: 1)
[09/01 19:26:33     29s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=956.0M, current mem=956.0M)
[09/01 19:26:33     29s] There are 64 io inst loaded
[09/01 19:26:33     29s] There are 241 nets with weight being set
[09/01 19:26:33     29s] There are 241 nets with bottomPreferredRoutingLayer being set
[09/01 19:26:33     29s] There are 241 nets with avoidDetour being set
[09/01 19:26:33     29s] Extracting standard cell pins and blockage ...... 
[09/01 19:26:33     29s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/01 19:26:33     29s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/01 19:26:33     29s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/01 19:26:33     29s] Type 'man IMPTR-2108' for more detail.
[09/01 19:26:33     29s]  As a result, your trialRoute congestion could be incorrect.
[09/01 19:26:33     29s] Pin and blockage extraction finished
[09/01 19:26:33     29s] % End Load floorplan data ... (date=09/01 19:26:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=957.1M, current mem=957.1M)
[09/01 19:26:33     29s] Reading congestion map file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/croc_chip.route.congmap.gz ...
[09/01 19:26:33     29s] % Begin Load SymbolTable ... (date=09/01 19:26:33, mem=957.6M)
[09/01 19:26:33     29s] Suppress "**WARN ..." messages.
[09/01 19:26:33     29s] routingBox: (480 240) (1840000 1839840)
[09/01 19:26:33     29s] coreBox:    (348000 348000) (1492320 1492020)
[09/01 19:26:33     29s] Un-suppress "**WARN ..." messages.
[09/01 19:26:34     29s] % End Load SymbolTable ... (date=09/01 19:26:34, total cpu=0:00:00.1, real=0:00:01.0, peak res=970.6M, current mem=970.6M)
[09/01 19:26:34     29s] Loading place ...
[09/01 19:26:34     29s] % Begin Load placement data ... (date=09/01 19:26:34, mem=970.6M)
[09/01 19:26:34     29s] Reading placement file - /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/croc_chip.place.gz.
[09/01 19:26:34     29s] ** Reading stdCellPlacement_binary (Created by Innovus v20.10-p004_1 on Sat Aug 30 21:13:39 2025, version# 2) ...
[09/01 19:26:34     29s] Read Views for adaptive view pruning ...
[09/01 19:26:34     29s] Read 0 views from Binary DB for adaptive view pruning
[09/01 19:26:34     29s] *** Checked 6 GNC rules.
[09/01 19:26:34     29s] *** applyConnectGlobalNets disabled.
[09/01 19:26:34     29s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1004.7M) ***
[09/01 19:26:34     29s] Total net length = 1.812e+06 (8.996e+05 9.124e+05) (ext = 0.000e+00)
[09/01 19:26:34     29s] % End Load placement data ... (date=09/01 19:26:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=980.3M, current mem=977.4M)
[09/01 19:26:34     29s] Reading PG file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on       Sat Aug 30 21:13:39 2025)
[09/01 19:26:34     29s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1001.7M) ***
[09/01 19:26:34     29s] % Begin Load routing data ... (date=09/01 19:26:34, mem=978.5M)
[09/01 19:26:34     29s] Reading routing file - /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/croc_chip.route.gz.
[09/01 19:26:34     29s] Reading Innovus routing data (Created by Innovus v20.10-p004_1 on Sat Aug 30 21:13:39 2025 Format: 20.1) ...
[09/01 19:26:34     30s] *** Total 49502 nets are successfully restored.
[09/01 19:26:34     30s] *** Completed restoreRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1047.7M) ***
[09/01 19:26:34     30s] % End Load routing data ... (date=09/01 19:26:34, total cpu=0:00:00.4, real=0:00:00.0, peak res=1024.9M, current mem=1024.6M)
[09/01 19:26:34     30s] Loading Drc markers ...
[09/01 19:26:35     30s] ... 2211 markers are loaded ...
[09/01 19:26:35     30s] ... 1000 geometry drc markers are loaded ...
[09/01 19:26:35     30s] ... 0 antenna drc markers are loaded ...
[09/01 19:26:35     30s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/01 19:26:35     30s] Reading property file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/croc_chip.prop
[09/01 19:26:35     30s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1054.7M) ***
[09/01 19:26:35     30s] Reading dirtyarea snapshot file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/croc_chip.db.da.gz (Create by Innovus v20.10-p004_1 on Sat Aug 30 21:13:39 2025, version: 4).
[09/01 19:26:35     30s] Set Default Input Pin Transition as 0.1 ps.
[09/01 19:26:36     30s] Extraction setup Started 
[09/01 19:26:36     30s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/01 19:26:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/01 19:26:36     30s] Type 'man IMPEXT-2773' for more detail.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/01 19:26:36     30s] Type 'man IMPEXT-2776' for more detail.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/01 19:26:36     30s] Type 'man IMPEXT-2776' for more detail.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/01 19:26:36     30s] Type 'man IMPEXT-2776' for more detail.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/01 19:26:36     30s] Type 'man IMPEXT-2776' for more detail.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/01 19:26:36     30s] Type 'man IMPEXT-2776' for more detail.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/01 19:26:36     30s] Type 'man IMPEXT-2776' for more detail.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/01 19:26:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/01 19:26:36     30s] Summary of Active RC-Corners : 
[09/01 19:26:36     30s]  
[09/01 19:26:36     30s]  Analysis View: func_view_wc
[09/01 19:26:36     30s]     RC-Corner Name        : default_rc_corner
[09/01 19:26:36     30s]     RC-Corner Index       : 0
[09/01 19:26:36     30s]     RC-Corner Temperature : 25 Celsius
[09/01 19:26:36     30s]     RC-Corner Cap Table   : ''
[09/01 19:26:36     30s]     RC-Corner PreRoute Res Factor         : 1
[09/01 19:26:36     30s]     RC-Corner PreRoute Cap Factor         : 1
[09/01 19:26:36     30s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/01 19:26:36     30s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/01 19:26:36     30s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/01 19:26:36     30s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/01 19:26:36     30s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/01 19:26:36     30s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/01 19:26:36     30s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/01 19:26:36     30s]  
[09/01 19:26:36     30s]  Analysis View: func_view_bc
[09/01 19:26:36     30s]     RC-Corner Name        : default_rc_corner
[09/01 19:26:36     30s]     RC-Corner Index       : 0
[09/01 19:26:36     30s]     RC-Corner Temperature : 25 Celsius
[09/01 19:26:36     30s]     RC-Corner Cap Table   : ''
[09/01 19:26:36     30s]     RC-Corner PreRoute Res Factor         : 1
[09/01 19:26:36     30s]     RC-Corner PreRoute Cap Factor         : 1
[09/01 19:26:36     30s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/01 19:26:36     30s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/01 19:26:36     30s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/01 19:26:36     30s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/01 19:26:36     30s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/01 19:26:36     30s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/01 19:26:36     30s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/01 19:26:36     30s] LayerId::1 widthSet size::1
[09/01 19:26:36     30s] LayerId::2 widthSet size::3
[09/01 19:26:36     30s] LayerId::3 widthSet size::3
[09/01 19:26:36     30s] LayerId::4 widthSet size::3
[09/01 19:26:36     30s] LayerId::5 widthSet size::3
[09/01 19:26:36     30s] LayerId::6 widthSet size::1
[09/01 19:26:36     30s] LayerId::7 widthSet size::1
[09/01 19:26:36     30s] Updating RC grid for preRoute extraction ...
[09/01 19:26:36     30s] Initializing multi-corner resistance tables ...
[09/01 19:26:36     30s] Loading rc congestion map /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/croc_chip.congmap.gz ...
[09/01 19:26:36     30s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:26:36     30s] {RT default_rc_corner 0 4 4 0}
[09/01 19:26:36     30s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.302432 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:26:36     30s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:26:36     30s] {RT default_rc_corner 0 4 4 0}
[09/01 19:26:36     30s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.302432 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:26:36     30s] Start generating vias ..
[09/01 19:26:36     30s] #create default rule from bind_ndr_rule rule=0x7f04bf5561c0 0x7f04a6b8aa98
[09/01 19:26:36     31s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/01 19:26:36     31s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[09/01 19:26:36     31s] #Skip building auto via since it is not turned on.
[09/01 19:26:36     31s] Extracting standard cell pins and blockage ...... 
[09/01 19:26:36     31s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/01 19:26:36     31s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/01 19:26:36     31s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/01 19:26:36     31s] Type 'man IMPTR-2108' for more detail.
[09/01 19:26:36     31s]  As a result, your trialRoute congestion could be incorrect.
[09/01 19:26:36     31s] Pin and blockage extraction finished
[09/01 19:26:36     31s] Via generation completed.
[09/01 19:26:36     31s] % Begin Load power constraints ... (date=09/01 19:26:36, mem=1047.1M)
[09/01 19:26:36     31s] % End Load power constraints ... (date=09/01 19:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1053.7M, current mem=1053.7M)
[09/01 19:26:36     31s] % Begin load AAE data ... (date=09/01 19:26:36, mem=1106.6M)
[09/01 19:26:36     31s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[09/01 19:26:36     31s] AAE DB initialization (MEM=1163.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/01 19:26:36     31s] % End load AAE data ... (date=09/01 19:26:36, total cpu=0:00:00.3, real=0:00:00.0, peak res=1120.9M, current mem=1120.9M)
[09/01 19:26:36     31s] Restoring CCOpt config...
[09/01 19:26:36     31s]   Extracting original clock gating for clk_sys...
[09/01 19:26:37     31s]     clock_tree clk_sys contains 4983 sinks and 0 clock gates.
[09/01 19:26:37     31s]     Extraction for clk_sys complete.
[09/01 19:26:37     31s]   Extracting original clock gating for clk_sys done.
[09/01 19:26:37     31s]   Extracting original clock gating for clk_rtc...
[09/01 19:26:37     31s]     clock_tree clk_rtc contains 1 sinks and 0 clock gates.
[09/01 19:26:37     31s]     Extraction for clk_rtc complete.
[09/01 19:26:37     31s]   Extracting original clock gating for clk_rtc done.
[09/01 19:26:37     31s]   Extracting original clock gating for clk_jtg...
[09/01 19:26:37     31s]     clock_tree clk_jtg contains 290 sinks and 0 clock gates.
[09/01 19:26:37     31s]     Extraction for clk_jtg complete.
[09/01 19:26:37     31s]   Extracting original clock gating for clk_jtg done.
[09/01 19:26:37     31s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/01 19:26:37     31s]   The skew group clk_jtg/func_mode_ideal_wc was created. It contains 290 sinks and 1 sources.
[09/01 19:26:37     31s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/01 19:26:37     31s]   The skew group clk_rtc/func_mode_ideal_wc was created. It contains 1 sinks and 1 sources.
[09/01 19:26:37     31s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/01 19:26:37     31s]   The skew group clk_sys/func_mode_ideal_wc was created. It contains 4983 sinks and 1 sources.
[09/01 19:26:37     31s]   Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
[09/01 19:26:37     31s]   Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
[09/01 19:26:37     31s]   Added 1 ignore pin (of 1 specified) to skew group 7. Skew group now contains 1 ignore pin.
[09/01 19:26:37     31s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/01 19:26:37     31s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/01 19:26:37     31s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/01 19:26:37     31s] Restoring CCOpt config done.
[09/01 19:26:37     31s] Deleting Cell Server ...
[09/01 19:26:37     31s] Creating Cell Server ...(0, 1, 1, 1)
[09/01 19:26:37     31s] Summary for sequential cells identification: 
[09/01 19:26:37     31s]   Identified SBFF number: 3
[09/01 19:26:37     31s]   Identified MBFF number: 0
[09/01 19:26:37     31s]   Identified SB Latch number: 0
[09/01 19:26:37     31s]   Identified MB Latch number: 0
[09/01 19:26:37     31s]   Not identified SBFF number: 0
[09/01 19:26:37     31s]   Not identified MBFF number: 0
[09/01 19:26:37     31s]   Not identified SB Latch number: 0
[09/01 19:26:37     31s]   Not identified MB Latch number: 0
[09/01 19:26:37     31s]   Number of sequential cells which are not FFs: 7
[09/01 19:26:37     31s] Total number of combinational cells: 62
[09/01 19:26:37     31s] Total number of sequential cells: 10
[09/01 19:26:37     31s] Total number of tristate cells: 6
[09/01 19:26:37     31s] Total number of level shifter cells: 0
[09/01 19:26:37     31s] Total number of power gating cells: 0
[09/01 19:26:37     31s] Total number of isolation cells: 0
[09/01 19:26:37     31s] Total number of power switch cells: 0
[09/01 19:26:37     31s] Total number of pulse generator cells: 0
[09/01 19:26:37     31s] Total number of always on buffers: 0
[09/01 19:26:37     31s] Total number of retention cells: 0
[09/01 19:26:37     31s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/01 19:26:37     31s] Total number of usable buffers: 4
[09/01 19:26:37     31s] List of unusable buffers: sg13g2_buf_16
[09/01 19:26:37     31s] Total number of unusable buffers: 1
[09/01 19:26:37     31s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/01 19:26:37     31s] Total number of usable inverters: 4
[09/01 19:26:37     31s] List of unusable inverters: sg13g2_inv_16
[09/01 19:26:37     31s] Total number of unusable inverters: 1
[09/01 19:26:37     31s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/01 19:26:37     31s] Total number of identified usable delay cells: 3
[09/01 19:26:37     31s] List of identified unusable delay cells:
[09/01 19:26:37     31s] Total number of identified unusable delay cells: 0
[09/01 19:26:37     31s] Creating Cell Server, finished. 
[09/01 19:26:37     31s] 
[09/01 19:26:37     31s] Deleting Cell Server ...
[09/01 19:26:37     31s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[09/01 19:26:37     31s] timing_enable_default_delay_arc
[09/01 19:26:37     31s] #% End load design ... (date=09/01 19:26:37, total cpu=0:00:06.1, real=0:00:07.0, peak res=1141.9M, current mem=1133.3M)
[09/01 19:26:37     31s] 
[09/01 19:26:37     31s] *** Summary of all messages that are not suppressed in this session:
[09/01 19:26:37     31s] Severity  ID               Count  Summary                                  
[09/01 19:26:37     31s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[09/01 19:26:37     31s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/01 19:26:37     31s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/01 19:26:37     31s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/01 19:26:37     31s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/01 19:26:37     31s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[09/01 19:26:37     31s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[09/01 19:26:37     31s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/01 19:26:37     31s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[09/01 19:26:37     31s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[09/01 19:26:37     31s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[09/01 19:26:37     31s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[09/01 19:26:37     31s] WARNING   IMPOPT-3602          6  The specified path group name %s is not ...
[09/01 19:26:37     31s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[09/01 19:26:37     31s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[09/01 19:26:37     31s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[09/01 19:26:37     31s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[09/01 19:26:37     31s] *** Message Summary: 331 warning(s), 0 error(s)
[09/01 19:26:37     31s] 
[09/01 19:27:29     37s] <CMD> win
[09/01 19:27:32     37s] <CMD> setLayerPreference violation -isVisible 0
[09/01 19:27:33     37s] <CMD> zoomBox 66.45100 22.76900 1806.09300 1743.18800
[09/01 19:27:33     37s] <CMD> zoomBox 210.62000 120.32300 1689.31600 1582.68000
[09/01 19:27:35     38s] <CMD> setLayerPreference node_layer -isVisible 0
[09/01 19:27:37     38s] <CMD> zoomBox 326.62800 190.17300 1583.52000 1433.17700
[09/01 19:27:37     38s] <CMD> zoomBox 509.05100 300.01300 1417.15500 1198.08300
[09/01 19:27:38     38s] <CMD> zoomBox 210.61900 120.32300 1689.31600 1582.68100
[09/01 19:27:38     38s] <CMD> zoomBox 74.13800 38.14600 1813.78300 1758.56800
[09/01 19:27:38     38s] <CMD> fit
[09/01 19:27:51     39s] <CMD> timeDesign -hold -postCTS -slackReports
[09/01 19:27:52     40s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:27:52     40s] All LLGs are deleted
[09/01 19:27:52     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1190.3M
[09/01 19:27:52     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1190.3M
[09/01 19:27:52     40s] Start to check current routing status for nets...
[09/01 19:27:52     40s] All nets are already routed correctly.
[09/01 19:27:52     40s] End to check current routing status for nets (mem=1190.3M)
[09/01 19:27:52     40s] Extraction called for design 'croc_chip' of instances=52183 and nets=50849 using extraction engine 'preRoute' .
[09/01 19:27:52     40s] PreRoute RC Extraction called for design croc_chip.
[09/01 19:27:52     40s] RC Extraction called in multi-corner(1) mode.
[09/01 19:27:52     40s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/01 19:27:52     40s] Type 'man IMPEXT-6197' for more detail.
[09/01 19:27:52     40s] RCMode: PreRoute
[09/01 19:27:52     40s]       RC Corner Indexes            0   
[09/01 19:27:52     40s] Capacitance Scaling Factor   : 1.00000 
[09/01 19:27:52     40s] Resistance Scaling Factor    : 1.00000 
[09/01 19:27:52     40s] Clock Cap. Scaling Factor    : 1.00000 
[09/01 19:27:52     40s] Clock Res. Scaling Factor    : 1.00000 
[09/01 19:27:52     40s] Shrink Factor                : 1.00000
[09/01 19:27:52     40s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/01 19:27:52     40s] RC Grid backup saved.
[09/01 19:27:52     40s] LayerId::1 widthSet size::1
[09/01 19:27:52     40s] LayerId::2 widthSet size::3
[09/01 19:27:52     40s] LayerId::3 widthSet size::3
[09/01 19:27:52     40s] LayerId::4 widthSet size::3
[09/01 19:27:52     40s] LayerId::5 widthSet size::3
[09/01 19:27:52     40s] LayerId::6 widthSet size::1
[09/01 19:27:52     40s] LayerId::7 widthSet size::1
[09/01 19:27:52     40s] Skipped RC grid update for preRoute extraction.
[09/01 19:27:52     40s] Initializing multi-corner resistance tables ...
[09/01 19:27:52     40s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:27:52     40s] {RT default_rc_corner 0 4 4 0}
[09/01 19:27:52     40s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.302432 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:27:52     40s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1199.805M)
[09/01 19:27:52     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1207.8M
[09/01 19:27:52     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1207.8M
[09/01 19:27:52     41s] Use non-trimmed site array because memory saving is not enough.
[09/01 19:27:53     41s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1234.8M
[09/01 19:27:53     41s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.056, REAL:0.057, MEM:1234.8M
[09/01 19:27:53     41s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.200, REAL:0.110, MEM:1234.8M
[09/01 19:27:53     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.226, REAL:0.136, MEM:1235.8M
[09/01 19:27:53     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1235.8M
[09/01 19:27:53     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1235.8M
[09/01 19:27:53     41s] Starting delay calculation for Hold views
[09/01 19:27:53     41s] #################################################################################
[09/01 19:27:53     41s] # Design Stage: PreRoute
[09/01 19:27:53     41s] # Design Name: croc_chip
[09/01 19:27:53     41s] # Design Mode: 130nm
[09/01 19:27:53     41s] # Analysis Mode: MMMC OCV 
[09/01 19:27:53     41s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:27:53     41s] # Signoff Settings: SI Off 
[09/01 19:27:53     41s] #################################################################################
[09/01 19:27:54     42s] Calculate late delays in OCV mode...
[09/01 19:27:54     42s] Calculate early delays in OCV mode...
[09/01 19:27:54     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 1270.7M, InitMEM = 1270.7M)
[09/01 19:27:54     42s] Start delay calculation (fullDC) (1 T). (MEM=1270.68)
[09/01 19:27:54     42s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/01 19:27:54     42s] Start AAE Lib Loading. (MEM=1295.75)
[09/01 19:27:54     43s] End AAE Lib Loading. (MEM=1305.29 CPU=0:00:00.1 Real=0:00:00.0)
[09/01 19:27:54     43s] End AAE Lib Interpolated Model. (MEM=1305.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:27:54     43s] First Iteration Infinite Tw... 
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:27:56     44s] Type 'man IMPESI-3194' for more detail.
[09/01 19:27:56     44s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:27:56     44s] Type 'man IMPESI-3199' for more detail.
[09/01 19:27:56     44s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/01 19:27:56     44s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:27:56     44s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/01 19:27:56     44s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:28:03     51s] Total number of fetched objects 49532
[09/01 19:28:03     51s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:28:03     51s] End delay calculation. (MEM=1367.14 CPU=0:00:07.4 REAL=0:00:07.0)
[09/01 19:28:03     51s] End delay calculation (fullDC). (MEM=1367.14 CPU=0:00:09.1 REAL=0:00:09.0)
[09/01 19:28:03     51s] *** CDM Built up (cpu=0:00:10.5  real=0:00:10.0  mem= 1367.1M) ***
[09/01 19:28:05     53s] *** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:00:53.2 mem=1359.1M)
[09/01 19:28:05     53s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.569  | -0.560  |  0.071  |  2.648  |   N/A   |  0.000  |  2.323  | -0.569  |
|           TNS (ns):| -10.408 | -1.162  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -9.246  |
|    Violating Paths:|   27    |    5    |    0    |    0    |   N/A   |    0    |    0    |   22    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.324%
Routing Overflow: 0.14% H and 4.10% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/01 19:28:06     54s] Total CPU time: 14.15 sec
[09/01 19:28:06     54s] Total Real time: 15.0 sec
[09/01 19:28:06     54s] Total Memory Usage: 1264.066406 Mbytes
[09/01 19:28:06     54s] 
[09/01 19:28:06     54s] =============================================================================================
[09/01 19:28:06     54s]  Final TAT Report for timeDesign
[09/01 19:28:06     54s] =============================================================================================
[09/01 19:28:06     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:28:06     54s] ---------------------------------------------------------------------------------------------
[09/01 19:28:06     54s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:28:06     54s] [ TimingUpdate           ]      1   0:00:01.4  (  10.1 % )     0:00:12.1 /  0:00:12.0    1.0
[09/01 19:28:06     54s] [ FullDelayCalc          ]      1   0:00:10.7  (  75.4 % )     0:00:10.7 /  0:00:10.6    1.0
[09/01 19:28:06     54s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.8 % )     0:00:12.9 /  0:00:12.9    1.0
[09/01 19:28:06     54s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:28:06     54s] [ GenerateReports        ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:28:06     54s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:28:06     54s] [ MISC                   ]          0:00:01.3  (   9.0 % )     0:00:01.3 /  0:00:01.3    1.0
[09/01 19:28:06     54s] ---------------------------------------------------------------------------------------------
[09/01 19:28:06     54s]  timeDesign TOTAL                   0:00:14.2  ( 100.0 % )     0:00:14.2 /  0:00:14.1    1.0
[09/01 19:28:06     54s] ---------------------------------------------------------------------------------------------
[09/01 19:28:06     54s] 
[09/01 19:28:28     56s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/01 19:28:28     56s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/01 19:28:28     56s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/01 19:28:28     56s] <CMD> optDesign -postCTS
[09/01 19:28:28     56s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1196.2M, totSessionCpu=0:00:56 **
[09/01 19:28:28     56s] **INFO: User settings:
[09/01 19:28:28     56s] setDesignMode -bottomRoutingLayer               Metal2
[09/01 19:28:28     56s] setDesignMode -congEffort                       high
[09/01 19:28:28     56s] setDesignMode -flowEffort                       standard
[09/01 19:28:28     56s] setDesignMode -process                          130
[09/01 19:28:28     56s] setDesignMode -topRoutingLayer                  Metal4
[09/01 19:28:28     56s] setExtractRCMode -coupling_c_th                 0.4
[09/01 19:28:28     56s] setExtractRCMode -defViaCap                     true
[09/01 19:28:28     56s] setExtractRCMode -engine                        preRoute
[09/01 19:28:28     56s] setExtractRCMode -layerIndependent              1
[09/01 19:28:28     56s] setExtractRCMode -relative_c_th                 1
[09/01 19:28:28     56s] setExtractRCMode -total_c_th                    0
[09/01 19:28:28     56s] setUsefulSkewMode -ecoRoute                     false
[09/01 19:28:28     56s] setDelayCalMode -enable_high_fanout             true
[09/01 19:28:28     56s] setDelayCalMode -eng_copyNetPropToNewNet        true
[09/01 19:28:28     56s] setDelayCalMode -engine                         aae
[09/01 19:28:28     56s] setDelayCalMode -ignoreNetLoad                  false
[09/01 19:28:28     56s] setOptMode -activeSetupViews                    { func_view_wc }
[09/01 19:28:28     56s] setOptMode -addInstancePrefix                   ictc_postCTS_hold
[09/01 19:28:28     56s] setOptMode -autoSetupViews                      { func_view_wc}
[09/01 19:28:28     56s] setOptMode -autoTDGRSetupViews                  { func_view_wc}
[09/01 19:28:28     56s] setOptMode -drcMargin                           0
[09/01 19:28:28     56s] setOptMode -expExtremeCongestionAwareBuffering  true
[09/01 19:28:28     56s] setOptMode -fixCap                              true
[09/01 19:28:28     56s] setOptMode -fixDrc                              true
[09/01 19:28:28     56s] setOptMode -fixFanoutLoad                       true
[09/01 19:28:28     56s] setOptMode -fixTran                             true
[09/01 19:28:28     56s] setOptMode -optimizeFF                          true
[09/01 19:28:28     56s] setOptMode -preserveAllSequential               false
[09/01 19:28:28     56s] setOptMode -setupTargetSlack                    0
[09/01 19:28:28     56s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/misc/place_opt_post_place.tcl
[09/01 19:28:28     56s] setAnalysisMode -analysisType                   onChipVariation
[09/01 19:28:28     56s] setAnalysisMode -checkType                      setup
[09/01 19:28:28     56s] setAnalysisMode -clkSrcPath                     true
[09/01 19:28:28     56s] setAnalysisMode -clockGatingCheck               true
[09/01 19:28:28     56s] setAnalysisMode -clockPropagation               sdcControl
[09/01 19:28:28     56s] setAnalysisMode -cppr                           both
[09/01 19:28:28     56s] setAnalysisMode -enableMultipleDriveNet         true
[09/01 19:28:28     56s] setAnalysisMode -log                            true
[09/01 19:28:28     56s] setAnalysisMode -sequentialConstProp            true
[09/01 19:28:28     56s] setAnalysisMode -skew                           true
[09/01 19:28:28     56s] setAnalysisMode -timeBorrowing                  true
[09/01 19:28:28     56s] setAnalysisMode -timingSelfLoopsNoSkew          false
[09/01 19:28:28     56s] setAnalysisMode -usefulSkew                     true
[09/01 19:28:28     56s] setAnalysisMode -useOutputPinCap                true
[09/01 19:28:28     56s] setAnalysisMode -warn                           true
[09/01 19:28:28     56s] 
[09/01 19:28:28     56s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/01 19:28:30     57s] Creating Cell Server ...(0, 0, 0, 0)
[09/01 19:28:30     57s] Summary for sequential cells identification: 
[09/01 19:28:30     57s]   Identified SBFF number: 3
[09/01 19:28:30     57s]   Identified MBFF number: 0
[09/01 19:28:30     57s]   Identified SB Latch number: 0
[09/01 19:28:30     57s]   Identified MB Latch number: 0
[09/01 19:28:30     57s]   Not identified SBFF number: 0
[09/01 19:28:30     57s]   Not identified MBFF number: 0
[09/01 19:28:30     57s]   Not identified SB Latch number: 0
[09/01 19:28:30     57s]   Not identified MB Latch number: 0
[09/01 19:28:30     57s]   Number of sequential cells which are not FFs: 7
[09/01 19:28:30     57s]  Visiting view : func_view_wc
[09/01 19:28:30     57s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/01 19:28:30     57s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/01 19:28:30     57s]  Visiting view : func_view_bc
[09/01 19:28:30     57s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/01 19:28:30     57s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/01 19:28:30     57s]  Setting StdDelay to 38.40
[09/01 19:28:30     57s] Creating Cell Server, finished. 
[09/01 19:28:30     57s] 
[09/01 19:28:30     57s] Need call spDPlaceInit before registerPrioInstLoc.
[09/01 19:28:30     57s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:28:30     57s] GigaOpt running with 1 threads.
[09/01 19:28:30     57s] Info: 1 threads available for lower-level modules during optimization.
[09/01 19:28:30     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1296.2M
[09/01 19:28:30     57s] #spOpts: N=130 mergeVia=F 
[09/01 19:28:30     57s] All LLGs are deleted
[09/01 19:28:30     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1301.2M
[09/01 19:28:30     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1301.2M
[09/01 19:28:30     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1303.2M
[09/01 19:28:30     57s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1303.2M
[09/01 19:28:30     57s] Core basic site is CoreSite
[09/01 19:28:30     57s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:28:30     57s] Fast DP-INIT is on for default
[09/01 19:28:30     57s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:28:30     57s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.185, REAL:0.047, MEM:1335.2M
[09/01 19:28:30     57s] OPERPROF:     Starting CMU at level 3, MEM:1335.2M
[09/01 19:28:30     57s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1335.2M
[09/01 19:28:30     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.082, MEM:1335.2M
[09/01 19:28:30     57s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1335.2MB).
[09/01 19:28:30     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.297, REAL:0.160, MEM:1335.2M
[09/01 19:28:30     58s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:28:30     58s] 
[09/01 19:28:30     58s] Creating Lib Analyzer ...
[09/01 19:28:30     58s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:28:30     58s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:28:30     58s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:28:30     58s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:28:30     58s] 
[09/01 19:28:30     58s] {RT default_rc_corner 0 4 4 0}
[09/01 19:28:30     58s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:58.3 mem=1339.2M
[09/01 19:28:30     58s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:58.3 mem=1339.2M
[09/01 19:28:30     58s] Creating Lib Analyzer, finished. 
[09/01 19:28:31     58s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1245.2M, totSessionCpu=0:00:59 **
[09/01 19:28:31     58s] *** optDesign -postCTS ***
[09/01 19:28:31     58s] DRC Margin: user margin 0.0; extra margin 0.2
[09/01 19:28:31     58s] Hold Target Slack: user slack 0
[09/01 19:28:31     58s] Setup Target Slack: user slack 0; extra slack 0.0
[09/01 19:28:31     58s] setUsefulSkewMode -ecoRoute false
[09/01 19:28:31     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1347.7M
[09/01 19:28:31     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.035, MEM:1347.7M
[09/01 19:28:31     58s] Multi-VT timing optimization disabled based on library information.
[09/01 19:28:31     58s] Deleting Cell Server ...
[09/01 19:28:31     58s] Deleting Lib Analyzer.
[09/01 19:28:31     58s] Creating Cell Server ...(0, 0, 0, 0)
[09/01 19:28:31     58s] Summary for sequential cells identification: 
[09/01 19:28:31     58s]   Identified SBFF number: 3
[09/01 19:28:31     58s]   Identified MBFF number: 0
[09/01 19:28:31     58s]   Identified SB Latch number: 0
[09/01 19:28:31     58s]   Identified MB Latch number: 0
[09/01 19:28:31     58s]   Not identified SBFF number: 0
[09/01 19:28:31     58s]   Not identified MBFF number: 0
[09/01 19:28:31     58s]   Not identified SB Latch number: 0
[09/01 19:28:31     58s]   Not identified MB Latch number: 0
[09/01 19:28:31     58s]   Number of sequential cells which are not FFs: 7
[09/01 19:28:31     58s]  Visiting view : func_view_wc
[09/01 19:28:31     58s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/01 19:28:31     58s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/01 19:28:31     58s]  Visiting view : func_view_bc
[09/01 19:28:31     58s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/01 19:28:31     58s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/01 19:28:31     58s]  Setting StdDelay to 38.40
[09/01 19:28:31     58s] Creating Cell Server, finished. 
[09/01 19:28:31     58s] 
[09/01 19:28:31     58s] Deleting Cell Server ...
[09/01 19:28:31     58s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:28:31     58s] All LLGs are deleted
[09/01 19:28:31     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1347.7M
[09/01 19:28:31     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1347.7M
[09/01 19:28:31     58s] Start to check current routing status for nets...
[09/01 19:28:31     59s] All nets are already routed correctly.
[09/01 19:28:31     59s] End to check current routing status for nets (mem=1347.7M)
[09/01 19:28:31     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1347.7M
[09/01 19:28:31     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1347.7M
[09/01 19:28:31     59s] Fast DP-INIT is on for default
[09/01 19:28:31     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.140, REAL:0.038, MEM:1347.7M
[09/01 19:28:31     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.166, REAL:0.064, MEM:1347.7M
[09/01 19:28:31     59s] Starting delay calculation for Setup views
[09/01 19:28:31     59s] #################################################################################
[09/01 19:28:31     59s] # Design Stage: PreRoute
[09/01 19:28:31     59s] # Design Name: croc_chip
[09/01 19:28:31     59s] # Design Mode: 130nm
[09/01 19:28:31     59s] # Analysis Mode: MMMC OCV 
[09/01 19:28:31     59s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:28:31     59s] # Signoff Settings: SI Off 
[09/01 19:28:31     59s] #################################################################################
[09/01 19:28:32     59s] Calculate early delays in OCV mode...
[09/01 19:28:32     59s] Calculate late delays in OCV mode...
[09/01 19:28:32     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 1352.5M, InitMEM = 1345.7M)
[09/01 19:28:32     60s] Start delay calculation (fullDC) (1 T). (MEM=1352.46)
[09/01 19:28:32     60s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/01 19:28:32     60s] End AAE Lib Interpolated Model. (MEM=1377.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:28:34     61s] Type 'man IMPESI-3194' for more detail.
[09/01 19:28:34     61s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:28:34     61s] Type 'man IMPESI-3199' for more detail.
[09/01 19:28:41     69s] Total number of fetched objects 49532
[09/01 19:28:42     69s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[09/01 19:28:42     69s] End delay calculation. (MEM=1393.24 CPU=0:00:08.1 REAL=0:00:08.0)
[09/01 19:28:42     69s] End delay calculation (fullDC). (MEM=1393.24 CPU=0:00:09.6 REAL=0:00:10.0)
[09/01 19:28:42     69s] *** CDM Built up (cpu=0:00:10.3  real=0:00:11.0  mem= 1393.2M) ***
[09/01 19:28:44     71s] *** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:13.0 totSessionCpu=0:01:12 mem=1393.2M)
[09/01 19:28:44     72s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.117  |
|           TNS (ns):| -57.381 |
|    Violating Paths:|   35    |
|          All Paths:|  10625  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.136   |    168 (168)     |
|   max_tran     |      1 (7)       |   -0.295   |     45 (197)     |
|   max_fanout   |      3 (3)       |     -1     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.324%
Routing Overflow: 0.14% H and 4.10% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1291.3M, totSessionCpu=0:01:12 **
[09/01 19:28:44     72s] ** INFO : this run is activating low effort ccoptDesign flow
[09/01 19:28:44     72s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:28:44     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=1358.5M
[09/01 19:28:44     72s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/01 19:28:44     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1358.5M
[09/01 19:28:44     72s] #spOpts: N=130 mergeVia=F 
[09/01 19:28:44     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1364.5M
[09/01 19:28:44     72s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:28:45     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.038, MEM:1364.5M
[09/01 19:28:45     72s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1364.5MB).
[09/01 19:28:45     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.103, REAL:0.104, MEM:1364.5M
[09/01 19:28:45     72s] TotalInstCnt at PhyDesignMc Initialization: 44,013
[09/01 19:28:45     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=1370.5M
[09/01 19:28:45     72s] TotalInstCnt at PhyDesignMc Destruction: 44,013
[09/01 19:28:45     72s] #optDebug: fT-E <X 2 0 0 1>
[09/01 19:28:46     73s] Info: Disable timing driven in postCTS congRepair.
[09/01 19:28:46     73s] 
[09/01 19:28:46     73s] Starting congRepair ...
[09/01 19:28:46     73s] User Input Parameters:
[09/01 19:28:46     73s] - Congestion Driven    : On
[09/01 19:28:46     73s] - Timing Driven        : Off
[09/01 19:28:46     73s] - Area-Violation Based : On
[09/01 19:28:46     73s] - Start Rollback Level : -5
[09/01 19:28:46     73s] - Legalized            : On
[09/01 19:28:46     73s] - Window Based         : Off
[09/01 19:28:46     73s] - eDen incr mode       : Off
[09/01 19:28:46     73s] - Small incr mode      : Off
[09/01 19:28:46     73s] 
[09/01 19:28:46     73s] Collecting buffer chain nets ...
[09/01 19:28:46     73s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1373.5M
[09/01 19:28:46     73s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.032, REAL:0.032, MEM:1373.5M
[09/01 19:28:46     73s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1373.5M
[09/01 19:28:46     73s] Starting Early Global Route congestion estimation: mem = 1373.5M
[09/01 19:28:46     73s] (I)       Started Loading and Dumping File ( Curr Mem: 1373.52 MB )
[09/01 19:28:46     73s] (I)       Reading DB...
[09/01 19:28:46     73s] (I)       Read data from FE... (mem=1373.5M)
[09/01 19:28:46     73s] (I)       Read nodes and places... (mem=1373.5M)
[09/01 19:28:46     73s] (I)       Done Read nodes and places (cpu=0.059s, mem=1389.5M)
[09/01 19:28:46     73s] (I)       Read nets... (mem=1389.5M)
[09/01 19:28:46     73s] (I)       Done Read nets (cpu=0.150s, mem=1409.0M)
[09/01 19:28:46     73s] (I)       Done Read data from FE (cpu=0.210s, mem=1409.0M)
[09/01 19:28:46     73s] (I)       before initializing RouteDB syMemory usage = 1409.0 MB
[09/01 19:28:46     73s] (I)       == Non-default Options ==
[09/01 19:28:46     73s] (I)       Maximum routing layer                              : 4
[09/01 19:28:46     73s] (I)       Use non-blocking free Dbs wires                    : false
[09/01 19:28:46     73s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:28:46     73s] (I)       Use row-based GCell size
[09/01 19:28:46     73s] (I)       GCell unit size  : 3780
[09/01 19:28:46     73s] (I)       GCell multiplier : 1
[09/01 19:28:46     73s] (I)       build grid graph
[09/01 19:28:46     73s] (I)       build grid graph start
[09/01 19:28:46     73s] [NR-eGR] Track table information for default rule: 
[09/01 19:28:46     73s] [NR-eGR] Metal1 has no routable track
[09/01 19:28:46     73s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:28:46     73s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:28:46     73s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:28:46     73s] (I)       build grid graph end
[09/01 19:28:46     73s] (I)       ===========================================================================
[09/01 19:28:46     73s] (I)       == Report All Rule Vias ==
[09/01 19:28:46     73s] (I)       ===========================================================================
[09/01 19:28:46     73s] (I)        Via Rule : (Default)
[09/01 19:28:46     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:28:46     73s] (I)       ---------------------------------------------------------------------------
[09/01 19:28:46     73s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:28:46     73s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:28:46     73s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:28:46     73s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:28:46     73s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:28:46     73s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:28:46     73s] (I)       ===========================================================================
[09/01 19:28:46     73s] (I)        Via Rule : ndr_1w2s
[09/01 19:28:46     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:28:46     73s] (I)       ---------------------------------------------------------------------------
[09/01 19:28:46     73s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:28:46     73s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:28:46     73s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:28:46     73s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:28:46     73s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:28:46     73s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:28:46     73s] (I)       ===========================================================================
[09/01 19:28:46     73s] (I)        Via Rule : ndr_3w3s
[09/01 19:28:46     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:28:46     73s] (I)       ---------------------------------------------------------------------------
[09/01 19:28:46     73s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:28:46     73s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:28:46     73s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:28:46     73s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:28:46     73s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:28:46     73s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:28:46     73s] (I)       ===========================================================================
[09/01 19:28:46     73s] (I)        Via Rule : ndr_2w2s
[09/01 19:28:46     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:28:46     73s] (I)       ---------------------------------------------------------------------------
[09/01 19:28:46     73s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:28:46     73s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:28:46     73s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:28:46     73s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:28:46     73s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:28:46     73s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:28:46     73s] (I)       ===========================================================================
[09/01 19:28:46     73s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1408.96 MB )
[09/01 19:28:46     73s] (I)       Num PG vias on layer 2 : 0
[09/01 19:28:46     73s] (I)       Num PG vias on layer 3 : 0
[09/01 19:28:46     73s] (I)       Num PG vias on layer 4 : 0
[09/01 19:28:46     73s] [NR-eGR] Read 74663 PG shapes
[09/01 19:28:46     73s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1408.96 MB )
[09/01 19:28:46     73s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:28:46     73s] [NR-eGR] #Instance Blockages : 7049
[09/01 19:28:46     73s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:28:46     73s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:28:46     73s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:28:46     73s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:28:46     73s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:28:46     73s] (I)       readDataFromPlaceDB
[09/01 19:28:46     73s] (I)       Read net information..
[09/01 19:28:46     73s] [NR-eGR] Read numTotalNets=44671  numIgnoredNets=264
[09/01 19:28:46     73s] (I)       Read testcase time = 0.016 seconds
[09/01 19:28:46     73s] 
[09/01 19:28:46     73s] (I)       early_global_route_priority property id does not exist.
[09/01 19:28:46     73s] (I)       Start initializing grid graph
[09/01 19:28:46     73s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:28:46     73s] (I)       End initializing grid graph
[09/01 19:28:46     73s] (I)       Model blockages into capacity
[09/01 19:28:46     73s] (I)       Read Num Blocks=103642  Num Prerouted Wires=16865  Num CS=0
[09/01 19:28:46     73s] (I)       Started Modeling ( Curr Mem: 1419.79 MB )
[09/01 19:28:46     73s] (I)       Layer 1 (H) : #blockages 66281 : #preroutes 12225
[09/01 19:28:46     73s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:28:46     73s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:28:46     73s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1426.79 MB )
[09/01 19:28:46     73s] (I)       -- layer congestion ratio --
[09/01 19:28:46     73s] (I)       Layer 1 : 0.100000
[09/01 19:28:46     73s] (I)       Layer 2 : 0.700000
[09/01 19:28:46     73s] (I)       Layer 3 : 0.700000
[09/01 19:28:46     73s] (I)       Layer 4 : 0.700000
[09/01 19:28:46     73s] (I)       ----------------------------
[09/01 19:28:46     73s] (I)       Number of ignored nets = 264
[09/01 19:28:46     73s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:28:46     73s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:28:46     73s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:28:46     73s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:28:46     73s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:28:46     73s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:28:46     73s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:28:46     73s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:28:46     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:28:46     73s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:28:46     73s] (I)       Before initializing Early Global Route syMemory usage = 1426.8 MB
[09/01 19:28:46     73s] (I)       Ndr track 0 does not exist
[09/01 19:28:46     73s] (I)       Ndr track 0 does not exist
[09/01 19:28:46     73s] (I)       Ndr track 0 does not exist
[09/01 19:28:46     73s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:28:46     73s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:28:46     73s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:28:46     73s] (I)       Site width          :   480  (dbu)
[09/01 19:28:46     73s] (I)       Row height          :  3780  (dbu)
[09/01 19:28:46     73s] (I)       GCell width         :  3780  (dbu)
[09/01 19:28:46     73s] (I)       GCell height        :  3780  (dbu)
[09/01 19:28:46     73s] (I)       Grid                :   487   487     4
[09/01 19:28:46     73s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:28:46     73s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:28:46     73s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:28:46     73s] (I)       Default wire width  :   160   200   200   200
[09/01 19:28:46     73s] (I)       Default wire space  :   180   210   210   210
[09/01 19:28:46     73s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:28:46     73s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:28:46     73s] (I)       First track coord   :     0   240   480   240
[09/01 19:28:46     73s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:28:46     73s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:28:46     73s] (I)       Num of masks        :     1     1     1     1
[09/01 19:28:46     73s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:28:46     73s] (I)       --------------------------------------------------------
[09/01 19:28:46     73s] 
[09/01 19:28:46     73s] [NR-eGR] ============ Routing rule table ============
[09/01 19:28:46     73s] [NR-eGR] Rule id: 0  Nets: 44382 
[09/01 19:28:46     73s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:28:46     73s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:28:46     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:28:46     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:28:46     73s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:28:46     73s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:28:46     73s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:28:46     73s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:28:46     73s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:28:46     73s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:28:46     73s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:28:46     73s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:28:46     73s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:28:46     73s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:28:46     73s] [NR-eGR] ========================================
[09/01 19:28:46     73s] [NR-eGR] 
[09/01 19:28:46     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:28:46     73s] (I)       blocked tracks on layer2 : = 875250 / 2133547 (41.02%)
[09/01 19:28:46     73s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:28:46     73s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:28:46     73s] (I)       After initializing Early Global Route syMemory usage = 1438.1 MB
[09/01 19:28:46     73s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Reset routing kernel
[09/01 19:28:46     73s] (I)       Started Global Routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       ============= Initialization =============
[09/01 19:28:46     73s] (I)       totalPins=140280  totalGlobalPin=133432 (95.12%)
[09/01 19:28:46     73s] (I)       Started Net group 1 ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Build MST ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Generate topology with single threads
[09/01 19:28:46     73s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:28:46     73s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:28:46     73s] (I)       
[09/01 19:28:46     73s] (I)       ============  Phase 1a Route ============
[09/01 19:28:46     73s] (I)       Started Phase 1a ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Pattern routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:28:46     73s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:28:46     73s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       
[09/01 19:28:46     73s] (I)       ============  Phase 1b Route ============
[09/01 19:28:46     73s] (I)       Started Phase 1b ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Monotonic routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:28:46     73s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:28:46     73s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       
[09/01 19:28:46     73s] (I)       ============  Phase 1c Route ============
[09/01 19:28:46     73s] (I)       Started Phase 1c ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Two level routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Level2 Grid: 98 x 98
[09/01 19:28:46     73s] (I)       Started Two Level Routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:28:46     73s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       
[09/01 19:28:46     73s] (I)       ============  Phase 1d Route ============
[09/01 19:28:46     73s] (I)       Started Phase 1d ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Detoured routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:28:46     73s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       
[09/01 19:28:46     73s] (I)       ============  Phase 1e Route ============
[09/01 19:28:46     73s] (I)       Started Phase 1e ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Route legalization ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:28:46     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:28:46     73s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Layer assignment ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Running layer assignment with 1 threads
[09/01 19:28:46     73s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Net group 2 ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Started Build MST ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       Generate topology with single threads
[09/01 19:28:46     73s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     73s] (I)       total 2D Cap : 3730822 = (2634060 H, 1096762 V)
[09/01 19:28:46     74s] [NR-eGR] Layer group 2: route 44382 net(s) in layer range [2, 4]
[09/01 19:28:46     74s] (I)       
[09/01 19:28:46     74s] (I)       ============  Phase 1a Route ============
[09/01 19:28:46     74s] (I)       Started Phase 1a ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Started Pattern routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Finished Pattern routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 234
[09/01 19:28:46     74s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Usage: 519262 = (270682 H, 248580 V) = (10.28% H, 22.66% V) = (1.023e+06um H, 9.396e+05um V)
[09/01 19:28:46     74s] (I)       Finished Phase 1a ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       
[09/01 19:28:46     74s] (I)       ============  Phase 1b Route ============
[09/01 19:28:46     74s] (I)       Started Phase 1b ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Started Monotonic routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Finished Monotonic routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Usage: 520373 = (271323 H, 249050 V) = (10.30% H, 22.71% V) = (1.026e+06um H, 9.414e+05um V)
[09/01 19:28:46     74s] (I)       Overflow of layer group 2: 0.80% H + 4.48% V. EstWL: 1.967010e+06um
[09/01 19:28:46     74s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       
[09/01 19:28:46     74s] (I)       ============  Phase 1c Route ============
[09/01 19:28:46     74s] (I)       Started Phase 1c ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Started Two level routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Level2 Grid: 98 x 98
[09/01 19:28:46     74s] (I)       Started Two Level Routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Usage: 526025 = (276298 H, 249727 V) = (10.49% H, 22.77% V) = (1.044e+06um H, 9.440e+05um V)
[09/01 19:28:46     74s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       
[09/01 19:28:46     74s] (I)       ============  Phase 1d Route ============
[09/01 19:28:46     74s] (I)       Started Phase 1d ( Curr Mem: 1438.10 MB )
[09/01 19:28:46     74s] (I)       Started Detoured routing ( Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Usage: 526025 = (276298 H, 249727 V) = (10.49% H, 22.77% V) = (1.044e+06um H, 9.440e+05um V)
[09/01 19:28:47     74s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       
[09/01 19:28:47     74s] (I)       ============  Phase 1e Route ============
[09/01 19:28:47     74s] (I)       Started Phase 1e ( Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Started Route legalization ( Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Usage: 526025 = (276298 H, 249727 V) = (10.49% H, 22.77% V) = (1.044e+06um H, 9.440e+05um V)
[09/01 19:28:47     74s] [NR-eGR] Early Global Route overflow of layer group 2: 0.24% H + 3.79% V. EstWL: 1.988374e+06um
[09/01 19:28:47     74s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Started Layer assignment ( Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Current Layer assignment [Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Running layer assignment with 1 threads
[09/01 19:28:47     74s] (I)       Finished Layer assignment ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Finished Net group 2 ( CPU: 0.81 sec, Real: 0.82 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       
[09/01 19:28:47     74s] (I)       ============  Phase 1l Route ============
[09/01 19:28:47     74s] (I)       Started Phase 1l ( Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       
[09/01 19:28:47     74s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:28:47     74s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:28:47     74s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:28:47     74s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[09/01 19:28:47     74s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:28:47     74s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:28:47     74s] [NR-eGR]  Metal2  (2)       373( 0.23%)        44( 0.03%)         0( 0.00%)   ( 0.26%) 
[09/01 19:28:47     74s] [NR-eGR]  Metal3  (3)      5411( 3.36%)       124( 0.08%)         5( 0.00%)   ( 3.44%) 
[09/01 19:28:47     74s] [NR-eGR]  Metal4  (4)       121( 0.07%)         2( 0.00%)         0( 0.00%)   ( 0.08%) 
[09/01 19:28:47     74s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:28:47     74s] [NR-eGR] Total             5905( 1.22%)       170( 0.04%)         5( 0.00%)   ( 1.26%) 
[09/01 19:28:47     74s] [NR-eGR] 
[09/01 19:28:47     74s] (I)       Finished Global Routing ( CPU: 0.86 sec, Real: 0.87 sec, Curr Mem: 1438.10 MB )
[09/01 19:28:47     74s] (I)       total 2D Cap : 3750823 = (2652435 H, 1098388 V)
[09/01 19:28:47     74s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.12% H + 3.45% V
[09/01 19:28:47     74s] [NR-eGR] Overflow after Early Global Route 0.17% H + 4.17% V
[09/01 19:28:47     74s] Early Global Route congestion estimation runtime: 1.27 seconds, mem = 1441.7M
[09/01 19:28:47     74s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.266, REAL:1.277, MEM:1441.7M
[09/01 19:28:47     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:1441.7M
[09/01 19:28:47     74s] [hotspot] +------------+---------------+---------------+
[09/01 19:28:47     74s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:28:47     74s] [hotspot] +------------+---------------+---------------+
[09/01 19:28:47     74s] [hotspot] | normalized |         61.77 |        154.10 |
[09/01 19:28:47     74s] [hotspot] +------------+---------------+---------------+
[09/01 19:28:47     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 61.77, normalized total congestion hotspot area = 154.10 (area is in unit of 4 std-cell row bins)
[09/01 19:28:47     74s] [hotspot] max/total 61.77/154.10, big hotspot (>10) total 72.79
[09/01 19:28:47     74s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:28:47     74s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:28:47     74s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:28:47     74s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:28:47     74s] [hotspot] |  1  |   544.56   514.32   665.52   726.00 |       61.90   |
[09/01 19:28:47     74s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:28:47     74s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        7.54   |
[09/01 19:28:47     74s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:28:47     74s] [hotspot] |  3  |  1300.56  1270.32  1361.04  1330.80 |        5.51   |
[09/01 19:28:47     74s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:28:47     74s] [hotspot] |  4  |   907.44   816.72   967.92   877.20 |        4.26   |
[09/01 19:28:47     74s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:28:47     74s] [hotspot] |  5  |  1209.84   756.24  1270.32   816.72 |        3.93   |
[09/01 19:28:47     74s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:28:47     74s] Top 5 hotspots total area: 83.15
[09/01 19:28:47     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.014, MEM:1441.7M
[09/01 19:28:47     74s] 
[09/01 19:28:47     74s] === incrementalPlace Internal Loop 1 ===
[09/01 19:28:47     74s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[09/01 19:28:48     74s] OPERPROF: Starting IPInitSPData at level 1, MEM:1441.7M
[09/01 19:28:48     74s] #spOpts: N=130 
[09/01 19:28:48     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1441.7M
[09/01 19:28:48     74s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:28:48     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.125, REAL:0.127, MEM:1441.7M
[09/01 19:28:48     74s] OPERPROF:   Starting post-place ADS at level 2, MEM:1441.7M
[09/01 19:28:48     75s] ADSU 0.616 -> 0.641. GS 30.240
[09/01 19:28:48     75s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.096, REAL:0.097, MEM:1441.7M
[09/01 19:28:48     75s] OPERPROF:   Starting spMPad at level 2, MEM:1441.7M
[09/01 19:28:48     75s] OPERPROF:     Starting spContextMPad at level 3, MEM:1441.7M
[09/01 19:28:48     75s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1441.7M
[09/01 19:28:48     75s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.020, MEM:1441.7M
[09/01 19:28:48     75s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1441.7M
[09/01 19:28:48     75s] no activity file in design. spp won't run.
[09/01 19:28:48     75s] [spp] 0
[09/01 19:28:48     75s] [adp] 0:1:1:3
[09/01 19:28:48     75s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.014, REAL:0.014, MEM:1441.7M
[09/01 19:28:48     75s] SP #FI/SF FL/PI 216/0 38526/5271
[09/01 19:28:48     75s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.351, REAL:0.354, MEM:1441.7M
[09/01 19:28:48     75s] PP off. flexM 0
[09/01 19:28:48     75s] OPERPROF: Starting CDPad at level 1, MEM:1444.9M
[09/01 19:28:48     75s] Starting area based congRepair.
[09/01 19:28:48     75s] 3DP is on.
[09/01 19:28:48     75s] 3DP OF M2 0.005, M4 0.001. Diff 0
[09/01 19:28:48     75s] 3DP DPT Adjust 0. 0.718, 0.753, delta 0.000. WS budget 1000.0000
[09/01 19:28:48     75s] Area based congRepair is working on 5.9% of the design.
[09/01 19:28:49     75s] CDPadU 0.975 -> 0.981. R=0.652, N=43797, GS=3.780
[09/01 19:28:49     75s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 63.31
[09/01 19:28:49     75s] OPERPROF: Finished CDPad at level 1, CPU:0.415, REAL:0.418, MEM:1502.1M
[09/01 19:28:49     75s] NP #FI/FS/SF FL/PI: 51065/64/42743 1054/77
[09/01 19:28:49     75s] no activity file in design. spp won't run.
[09/01 19:28:49     75s] 
[09/01 19:28:49     75s] AB Est...
[09/01 19:28:49     75s] OPERPROF: Starting npPlace at level 1, MEM:1502.1M
[09/01 19:28:49     75s] OPERPROF: Finished npPlace at level 1, CPU:0.063, REAL:0.064, MEM:1502.1M
[09/01 19:28:49     75s] Iteration  4: Skipped, with CDP Off
[09/01 19:28:49     75s] 
[09/01 19:28:49     75s] AB Est...
[09/01 19:28:49     75s] OPERPROF: Starting npPlace at level 1, MEM:1502.1M
[09/01 19:28:49     75s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.050, MEM:1502.1M
[09/01 19:28:49     76s] Iteration  5: Skipped, with CDP Off
[09/01 19:28:49     76s] 
[09/01 19:28:49     76s] AB Est...
[09/01 19:28:49     76s] OPERPROF: Starting npPlace at level 1, MEM:1502.1M
[09/01 19:28:49     76s] OPERPROF: Finished npPlace at level 1, CPU:0.051, REAL:0.052, MEM:1502.1M
[09/01 19:28:49     76s] Iteration  6: Skipped, with CDP Off
[09/01 19:28:49     76s] 
[09/01 19:28:49     76s] AB Est...
[09/01 19:28:49     76s] OPERPROF: Starting npPlace at level 1, MEM:1502.1M
[09/01 19:28:49     76s] OPERPROF: Finished npPlace at level 1, CPU:0.061, REAL:0.061, MEM:1502.1M
[09/01 19:28:49     76s] Iteration  7: Skipped, with CDP Off
[09/01 19:28:49     76s] 
[09/01 19:28:49     76s] AB Est...
[09/01 19:28:49     76s] OPERPROF: Starting npPlace at level 1, MEM:1502.1M
[09/01 19:28:49     76s] AB param 100.0% (1054/1054).
[09/01 19:28:49     76s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.071, MEM:1502.1M
[09/01 19:28:50     76s] AB WA 1.00. HSB #SP 0
[09/01 19:28:50     76s] AB Full.
[09/01 19:28:50     76s] OPERPROF: Starting npPlace at level 1, MEM:1502.1M
[09/01 19:28:50     76s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[09/01 19:28:50     76s] No instances found in the vector
[09/01 19:28:50     76s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1502.1M, DRC: 0)
[09/01 19:28:50     76s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:28:50     76s] Starting Early Global Route supply map. mem = 1502.1M
[09/01 19:28:50     76s] Finished Early Global Route supply map. mem = 1535.4M
[09/01 19:28:50     77s] exp_mt_sequential is set from setPlaceMode option to 1
[09/01 19:28:50     77s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/01 19:28:50     77s] place_exp_mt_interval set to default 32
[09/01 19:28:50     77s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/01 19:29:10     96s] Iteration  8: Total net bbox = 1.118e+05 (5.10e+04 6.08e+04)
[09/01 19:29:10     96s]               Est.  stn bbox = 1.240e+05 (5.68e+04 6.71e+04)
[09/01 19:29:10     96s]               cpu = 0:00:19.9 real = 0:00:20.0 mem = 1495.4M
[09/01 19:29:10     96s] OPERPROF: Finished npPlace at level 1, CPU:19.911, REAL:20.145, MEM:1495.4M
[09/01 19:29:10     96s] no activity file in design. spp won't run.
[09/01 19:29:10     96s] NP #FI/FS/SF FL/PI: 51065/64/42743 1054/77
[09/01 19:29:10     96s] no activity file in design. spp won't run.
[09/01 19:29:10     96s] OPERPROF: Starting npPlace at level 1, MEM:1495.4M
[09/01 19:29:10     96s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[09/01 19:29:10     96s] No instances found in the vector
[09/01 19:29:10     96s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1495.4M, DRC: 0)
[09/01 19:29:10     96s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:29:33    119s] Iteration  9: Total net bbox = 1.082e+05 (4.95e+04 5.87e+04)
[09/01 19:29:33    119s]               Est.  stn bbox = 1.200e+05 (5.52e+04 6.48e+04)
[09/01 19:29:33    119s]               cpu = 0:00:22.7 real = 0:00:23.0 mem = 1507.4M
[09/01 19:29:33    119s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[09/01 19:29:33    119s] No instances found in the vector
[09/01 19:29:33    119s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1507.4M, DRC: 0)
[09/01 19:29:33    119s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:29:48    134s] Iteration 10: Total net bbox = 1.090e+05 (5.00e+04 5.91e+04)
[09/01 19:29:48    134s]               Est.  stn bbox = 1.209e+05 (5.57e+04 6.52e+04)
[09/01 19:29:48    134s]               cpu = 0:00:14.8 real = 0:00:15.0 mem = 1521.5M
[09/01 19:29:48    134s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[09/01 19:29:48    134s] No instances found in the vector
[09/01 19:29:48    134s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1521.5M, DRC: 0)
[09/01 19:29:48    134s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:29:49    135s] Iteration 11: Total net bbox = 1.098e+05 (5.03e+04 5.94e+04)
[09/01 19:29:49    135s]               Est.  stn bbox = 1.217e+05 (5.61e+04 6.56e+04)
[09/01 19:29:49    135s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1521.5M
[09/01 19:29:49    135s] OPERPROF: Finished npPlace at level 1, CPU:38.704, REAL:39.153, MEM:1521.5M
[09/01 19:29:49    135s] Move report: Congestion Driven Placement moves 1054 insts, mean move: 20.81 um, max move: 379.26 um
[09/01 19:29:49    135s] 	Max move on inst (i_croc_soc/i_croc/ictc_postCTS_holdFE_OFC23624_FE_OFN426_1675): (612.48, 601.26) --> (795.91, 405.43)
[09/01 19:29:49    135s] no activity file in design. spp won't run.
[09/01 19:29:49    135s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1521.5M
[09/01 19:29:49    135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1521.5M
[09/01 19:29:49    135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:1521.5M
[09/01 19:29:49    135s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.016, REAL:0.016, MEM:1521.5M
[09/01 19:29:49    135s] 
[09/01 19:29:49    135s] Finished Incremental Placement (cpu=0:01:01, real=0:01:02, mem=1521.5M)
[09/01 19:29:49    135s] CongRepair sets shifter mode to gplace
[09/01 19:29:49    135s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1521.5M
[09/01 19:29:49    135s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1521.5M
[09/01 19:29:49    135s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1521.5M
[09/01 19:29:49    135s] #spOpts: N=130 mergeVia=F 
[09/01 19:29:49    135s] All LLGs are deleted
[09/01 19:29:49    135s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1521.5M
[09/01 19:29:49    135s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1521.5M
[09/01 19:29:49    135s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1521.5M
[09/01 19:29:50    135s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1521.5M
[09/01 19:29:50    135s] Core basic site is CoreSite
[09/01 19:29:50    135s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:29:50    135s] Fast DP-INIT is on for default
[09/01 19:29:50    135s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:29:50    135s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.153, REAL:0.043, MEM:1553.5M
[09/01 19:29:50    135s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.183, REAL:0.074, MEM:1553.5M
[09/01 19:29:50    135s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1553.5MB).
[09/01 19:29:50    135s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.232, REAL:0.123, MEM:1553.5M
[09/01 19:29:50    135s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.233, REAL:0.124, MEM:1553.5M
[09/01 19:29:50    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.1
[09/01 19:29:50    135s] OPERPROF:   Starting RefinePlace at level 2, MEM:1553.5M
[09/01 19:29:50    135s] *** Starting refinePlace (0:02:16 mem=1553.5M) ***
[09/01 19:29:50    135s] Total net bbox length = 1.813e+06 (9.000e+05 9.131e+05) (ext = 3.869e+04)
[09/01 19:29:50    136s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:29:50    136s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1553.5M
[09/01 19:29:50    136s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1553.5M
[09/01 19:29:50    136s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1553.5M
[09/01 19:29:50    136s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1553.5M
[09/01 19:29:50    136s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1553.5M
[09/01 19:29:50    136s] Starting refinePlace ...
[09/01 19:29:50    136s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:29:50    136s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:29:51    136s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1553.5MB) @(0:02:16 - 0:02:17).
[09/01 19:29:51    136s] Move report: preRPlace moves 1054 insts, mean move: 1.17 um, max move: 12.20 um
[09/01 19:29:51    136s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_csrs_sbaddr_q_54__reg): (521.75, 557.05) --> (532.80, 555.90)
[09/01 19:29:51    136s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:29:51    136s] 	Violation at original loc: Placement Blockage Violation
[09/01 19:29:51    136s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:29:51    136s] Placement tweakage begins.
[09/01 19:29:51    137s] wire length = 1.990e+06
[09/01 19:29:52    138s] wire length = 1.980e+06
[09/01 19:29:52    138s] Placement tweakage ends.
[09/01 19:29:52    138s] Move report: tweak moves 3778 insts, mean move: 4.12 um, max move: 33.12 um
[09/01 19:29:52    138s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC21054_FE_OFN11567_n): (1213.92, 691.98) --> (1247.04, 691.98)
[09/01 19:29:52    138s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.8, real=0:00:01.0, mem=1571.9MB) @(0:02:17 - 0:02:19).
[09/01 19:29:53    138s] 
[09/01 19:29:53    138s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:29:54    140s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:29:54    140s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:02.0, mem=1571.9MB) @(0:02:19 - 0:02:20).
[09/01 19:29:54    140s] Move report: Detail placement moves 4759 insts, mean move: 3.52 um, max move: 33.12 um
[09/01 19:29:54    140s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC21054_FE_OFN11567_n): (1213.92, 691.98) --> (1247.04, 691.98)
[09/01 19:29:54    140s] 	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 1571.9MB
[09/01 19:29:54    140s] Statistics of distance of Instance movement in refine placement:
[09/01 19:29:54    140s]   maximum (X+Y) =        33.12 um
[09/01 19:29:54    140s]   inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC21054_FE_OFN11567_n) with max move: (1213.92, 691.98) -> (1247.04, 691.98)
[09/01 19:29:54    140s]   mean    (X+Y) =         3.52 um
[09/01 19:29:54    140s] Total instances flipped for legalization: 1509
[09/01 19:29:54    140s] Summary Report:
[09/01 19:29:54    140s] Instances move: 4759 (out of 43797 movable)
[09/01 19:29:54    140s] Instances flipped: 1509
[09/01 19:29:54    140s] Mean displacement: 3.52 um
[09/01 19:29:54    140s] Max displacement: 33.12 um (Instance: i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC21054_FE_OFN11567_n) (1213.92, 691.98) -> (1247.04, 691.98)
[09/01 19:29:54    140s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[09/01 19:29:54    140s] Total instances moved : 4759
[09/01 19:29:54    140s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.109, REAL:4.122, MEM:1571.9M
[09/01 19:29:54    140s] Total net bbox length = 1.804e+06 (8.911e+05 9.132e+05) (ext = 3.867e+04)
[09/01 19:29:54    140s] Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 1571.9MB
[09/01 19:29:54    140s] [CPU] RefinePlace/total (cpu=0:00:04.2, real=0:00:04.0, mem=1571.9MB) @(0:02:16 - 0:02:20).
[09/01 19:29:54    140s] *** Finished refinePlace (0:02:20 mem=1571.9M) ***
[09/01 19:29:54    140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.1
[09/01 19:29:54    140s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.248, REAL:4.263, MEM:1571.9M
[09/01 19:29:54    140s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.589, REAL:4.496, MEM:1571.9M
[09/01 19:29:54    140s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1571.9M
[09/01 19:29:54    140s] Starting Early Global Route congestion estimation: mem = 1571.9M
[09/01 19:29:54    140s] (I)       Started Loading and Dumping File ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Reading DB...
[09/01 19:29:54    140s] (I)       Read data from FE... (mem=1571.9M)
[09/01 19:29:54    140s] (I)       Read nodes and places... (mem=1571.9M)
[09/01 19:29:54    140s] (I)       Done Read nodes and places (cpu=0.059s, mem=1571.9M)
[09/01 19:29:54    140s] (I)       Read nets... (mem=1571.9M)
[09/01 19:29:54    140s] (I)       Done Read nets (cpu=0.163s, mem=1571.9M)
[09/01 19:29:54    140s] (I)       Done Read data from FE (cpu=0.222s, mem=1571.9M)
[09/01 19:29:54    140s] (I)       before initializing RouteDB syMemory usage = 1571.9 MB
[09/01 19:29:54    140s] (I)       == Non-default Options ==
[09/01 19:29:54    140s] (I)       Maximum routing layer                              : 4
[09/01 19:29:54    140s] (I)       Use non-blocking free Dbs wires                    : false
[09/01 19:29:54    140s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:29:54    140s] (I)       Use row-based GCell size
[09/01 19:29:54    140s] (I)       GCell unit size  : 3780
[09/01 19:29:54    140s] (I)       GCell multiplier : 1
[09/01 19:29:54    140s] (I)       build grid graph
[09/01 19:29:54    140s] (I)       build grid graph start
[09/01 19:29:54    140s] [NR-eGR] Track table information for default rule: 
[09/01 19:29:54    140s] [NR-eGR] Metal1 has no routable track
[09/01 19:29:54    140s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:29:54    140s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:29:54    140s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:29:54    140s] (I)       build grid graph end
[09/01 19:29:54    140s] (I)       ===========================================================================
[09/01 19:29:54    140s] (I)       == Report All Rule Vias ==
[09/01 19:29:54    140s] (I)       ===========================================================================
[09/01 19:29:54    140s] (I)        Via Rule : (Default)
[09/01 19:29:54    140s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:29:54    140s] (I)       ---------------------------------------------------------------------------
[09/01 19:29:54    140s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:29:54    140s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:29:54    140s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:29:54    140s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:29:54    140s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:29:54    140s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:29:54    140s] (I)       ===========================================================================
[09/01 19:29:54    140s] (I)        Via Rule : ndr_1w2s
[09/01 19:29:54    140s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:29:54    140s] (I)       ---------------------------------------------------------------------------
[09/01 19:29:54    140s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:29:54    140s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:29:54    140s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:29:54    140s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:29:54    140s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:29:54    140s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:29:54    140s] (I)       ===========================================================================
[09/01 19:29:54    140s] (I)        Via Rule : ndr_3w3s
[09/01 19:29:54    140s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:29:54    140s] (I)       ---------------------------------------------------------------------------
[09/01 19:29:54    140s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:29:54    140s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:29:54    140s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:29:54    140s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:29:54    140s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:29:54    140s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:29:54    140s] (I)       ===========================================================================
[09/01 19:29:54    140s] (I)        Via Rule : ndr_2w2s
[09/01 19:29:54    140s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:29:54    140s] (I)       ---------------------------------------------------------------------------
[09/01 19:29:54    140s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:29:54    140s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:29:54    140s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:29:54    140s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:29:54    140s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:29:54    140s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:29:54    140s] (I)       ===========================================================================
[09/01 19:29:54    140s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Num PG vias on layer 2 : 0
[09/01 19:29:54    140s] (I)       Num PG vias on layer 3 : 0
[09/01 19:29:54    140s] (I)       Num PG vias on layer 4 : 0
[09/01 19:29:54    140s] [NR-eGR] Read 74663 PG shapes
[09/01 19:29:54    140s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:29:54    140s] [NR-eGR] #Instance Blockages : 7049
[09/01 19:29:54    140s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:29:54    140s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:29:54    140s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:29:54    140s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:29:54    140s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:29:54    140s] (I)       readDataFromPlaceDB
[09/01 19:29:54    140s] (I)       Read net information..
[09/01 19:29:54    140s] [NR-eGR] Read numTotalNets=44671  numIgnoredNets=264
[09/01 19:29:54    140s] (I)       Read testcase time = 0.015 seconds
[09/01 19:29:54    140s] 
[09/01 19:29:54    140s] (I)       early_global_route_priority property id does not exist.
[09/01 19:29:54    140s] (I)       Start initializing grid graph
[09/01 19:29:54    140s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:29:54    140s] (I)       End initializing grid graph
[09/01 19:29:54    140s] (I)       Model blockages into capacity
[09/01 19:29:54    140s] (I)       Read Num Blocks=103642  Num Prerouted Wires=16865  Num CS=0
[09/01 19:29:54    140s] (I)       Started Modeling ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Layer 1 (H) : #blockages 66281 : #preroutes 12225
[09/01 19:29:54    140s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:29:54    140s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:29:54    140s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       -- layer congestion ratio --
[09/01 19:29:54    140s] (I)       Layer 1 : 0.100000
[09/01 19:29:54    140s] (I)       Layer 2 : 0.700000
[09/01 19:29:54    140s] (I)       Layer 3 : 0.700000
[09/01 19:29:54    140s] (I)       Layer 4 : 0.700000
[09/01 19:29:54    140s] (I)       ----------------------------
[09/01 19:29:54    140s] (I)       Number of ignored nets = 264
[09/01 19:29:54    140s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:29:54    140s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:29:54    140s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:29:54    140s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:29:54    140s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:29:54    140s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:29:54    140s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:29:54    140s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:29:54    140s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:29:54    140s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:29:54    140s] (I)       Before initializing Early Global Route syMemory usage = 1571.9 MB
[09/01 19:29:54    140s] (I)       Ndr track 0 does not exist
[09/01 19:29:54    140s] (I)       Ndr track 0 does not exist
[09/01 19:29:54    140s] (I)       Ndr track 0 does not exist
[09/01 19:29:54    140s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:29:54    140s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:29:54    140s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:29:54    140s] (I)       Site width          :   480  (dbu)
[09/01 19:29:54    140s] (I)       Row height          :  3780  (dbu)
[09/01 19:29:54    140s] (I)       GCell width         :  3780  (dbu)
[09/01 19:29:54    140s] (I)       GCell height        :  3780  (dbu)
[09/01 19:29:54    140s] (I)       Grid                :   487   487     4
[09/01 19:29:54    140s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:29:54    140s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:29:54    140s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:29:54    140s] (I)       Default wire width  :   160   200   200   200
[09/01 19:29:54    140s] (I)       Default wire space  :   180   210   210   210
[09/01 19:29:54    140s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:29:54    140s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:29:54    140s] (I)       First track coord   :     0   240   480   240
[09/01 19:29:54    140s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:29:54    140s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:29:54    140s] (I)       Num of masks        :     1     1     1     1
[09/01 19:29:54    140s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:29:54    140s] (I)       --------------------------------------------------------
[09/01 19:29:54    140s] 
[09/01 19:29:54    140s] [NR-eGR] ============ Routing rule table ============
[09/01 19:29:54    140s] [NR-eGR] Rule id: 0  Nets: 44382 
[09/01 19:29:54    140s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:29:54    140s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:29:54    140s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:29:54    140s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:29:54    140s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:29:54    140s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:29:54    140s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:29:54    140s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:29:54    140s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:29:54    140s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:29:54    140s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:29:54    140s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:29:54    140s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:29:54    140s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:29:54    140s] [NR-eGR] ========================================
[09/01 19:29:54    140s] [NR-eGR] 
[09/01 19:29:54    140s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:29:54    140s] (I)       blocked tracks on layer2 : = 875247 / 2133547 (41.02%)
[09/01 19:29:54    140s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:29:54    140s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:29:54    140s] (I)       After initializing Early Global Route syMemory usage = 1571.9 MB
[09/01 19:29:54    140s] (I)       Finished Loading and Dumping File ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Reset routing kernel
[09/01 19:29:54    140s] (I)       Started Global Routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       ============= Initialization =============
[09/01 19:29:54    140s] (I)       totalPins=140280  totalGlobalPin=133132 (94.90%)
[09/01 19:29:54    140s] (I)       Started Net group 1 ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Build MST ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Generate topology with single threads
[09/01 19:29:54    140s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:29:54    140s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:29:54    140s] (I)       
[09/01 19:29:54    140s] (I)       ============  Phase 1a Route ============
[09/01 19:29:54    140s] (I)       Started Phase 1a ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Pattern routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:29:54    140s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:29:54    140s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       
[09/01 19:29:54    140s] (I)       ============  Phase 1b Route ============
[09/01 19:29:54    140s] (I)       Started Phase 1b ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Monotonic routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:29:54    140s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.890000e+02um
[09/01 19:29:54    140s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       
[09/01 19:29:54    140s] (I)       ============  Phase 1c Route ============
[09/01 19:29:54    140s] (I)       Started Phase 1c ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Two level routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Level2 Grid: 98 x 98
[09/01 19:29:54    140s] (I)       Started Two Level Routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:29:54    140s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       
[09/01 19:29:54    140s] (I)       ============  Phase 1d Route ============
[09/01 19:29:54    140s] (I)       Started Phase 1d ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Detoured routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:29:54    140s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       
[09/01 19:29:54    140s] (I)       ============  Phase 1e Route ============
[09/01 19:29:54    140s] (I)       Started Phase 1e ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Route legalization ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:29:54    140s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.890000e+02um
[09/01 19:29:54    140s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Layer assignment ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Running layer assignment with 1 threads
[09/01 19:29:54    140s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Net group 2 ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Build MST ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Generate topology with single threads
[09/01 19:29:54    140s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       total 2D Cap : 3730824 = (2634062 H, 1096762 V)
[09/01 19:29:54    140s] [NR-eGR] Layer group 2: route 44382 net(s) in layer range [2, 4]
[09/01 19:29:54    140s] (I)       
[09/01 19:29:54    140s] (I)       ============  Phase 1a Route ============
[09/01 19:29:54    140s] (I)       Started Phase 1a ( Curr Mem: 1571.93 MB )
[09/01 19:29:54    140s] (I)       Started Pattern routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    140s] (I)       Finished Pattern routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    140s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    140s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 236
[09/01 19:29:55    140s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    140s] (I)       Usage: 517445 = (268644 H, 248801 V) = (10.20% H, 22.69% V) = (1.015e+06um H, 9.405e+05um V)
[09/01 19:29:55    140s] (I)       Finished Phase 1a ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    140s] (I)       
[09/01 19:29:55    140s] (I)       ============  Phase 1b Route ============
[09/01 19:29:55    140s] (I)       Started Phase 1b ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    140s] (I)       Started Monotonic routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Finished Monotonic routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Usage: 518507 = (269236 H, 249271 V) = (10.22% H, 22.73% V) = (1.018e+06um H, 9.422e+05um V)
[09/01 19:29:55    141s] (I)       Overflow of layer group 2: 0.78% H + 4.48% V. EstWL: 1.959956e+06um
[09/01 19:29:55    141s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       
[09/01 19:29:55    141s] (I)       ============  Phase 1c Route ============
[09/01 19:29:55    141s] (I)       Started Phase 1c ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Started Two level routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Level2 Grid: 98 x 98
[09/01 19:29:55    141s] (I)       Started Two Level Routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Usage: 524686 = (274749 H, 249937 V) = (10.43% H, 22.79% V) = (1.039e+06um H, 9.448e+05um V)
[09/01 19:29:55    141s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       
[09/01 19:29:55    141s] (I)       ============  Phase 1d Route ============
[09/01 19:29:55    141s] (I)       Started Phase 1d ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Started Detoured routing ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Usage: 524686 = (274749 H, 249937 V) = (10.43% H, 22.79% V) = (1.039e+06um H, 9.448e+05um V)
[09/01 19:29:55    141s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       
[09/01 19:29:55    141s] (I)       ============  Phase 1e Route ============
[09/01 19:29:55    141s] (I)       Started Phase 1e ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Started Route legalization ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Usage: 524686 = (274749 H, 249937 V) = (10.43% H, 22.79% V) = (1.039e+06um H, 9.448e+05um V)
[09/01 19:29:55    141s] [NR-eGR] Early Global Route overflow of layer group 2: 0.22% H + 3.86% V. EstWL: 1.983313e+06um
[09/01 19:29:55    141s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Started Layer assignment ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Current Layer assignment [Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Running layer assignment with 1 threads
[09/01 19:29:55    141s] (I)       Finished Layer assignment ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Finished Net group 2 ( CPU: 0.78 sec, Real: 0.79 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       
[09/01 19:29:55    141s] (I)       ============  Phase 1l Route ============
[09/01 19:29:55    141s] (I)       Started Phase 1l ( Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       
[09/01 19:29:55    141s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:29:55    141s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:29:55    141s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:29:55    141s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[09/01 19:29:55    141s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:29:55    141s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:29:55    141s] [NR-eGR]  Metal2  (2)       357( 0.22%)        39( 0.02%)         1( 0.00%)   ( 0.25%) 
[09/01 19:29:55    141s] [NR-eGR]  Metal3  (3)      5433( 3.37%)       136( 0.08%)         1( 0.00%)   ( 3.46%) 
[09/01 19:29:55    141s] [NR-eGR]  Metal4  (4)       127( 0.08%)         1( 0.00%)         0( 0.00%)   ( 0.08%) 
[09/01 19:29:55    141s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:29:55    141s] [NR-eGR] Total             5917( 1.22%)       176( 0.04%)         2( 0.00%)   ( 1.26%) 
[09/01 19:29:55    141s] [NR-eGR] 
[09/01 19:29:55    141s] (I)       Finished Global Routing ( CPU: 0.84 sec, Real: 0.84 sec, Curr Mem: 1571.93 MB )
[09/01 19:29:55    141s] (I)       total 2D Cap : 3750819 = (2652431 H, 1098388 V)
[09/01 19:29:55    141s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.47% V
[09/01 19:29:55    141s] [NR-eGR] Overflow after Early Global Route 0.15% H + 4.22% V
[09/01 19:29:55    141s] Early Global Route congestion estimation runtime: 1.26 seconds, mem = 1571.9M
[09/01 19:29:55    141s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.256, REAL:1.267, MEM:1571.9M
[09/01 19:29:55    141s] OPERPROF: Starting HotSpotCal at level 1, MEM:1571.9M
[09/01 19:29:55    141s] [hotspot] +------------+---------------+---------------+
[09/01 19:29:55    141s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:29:55    141s] [hotspot] +------------+---------------+---------------+
[09/01 19:29:55    141s] [hotspot] | normalized |         68.72 |        142.69 |
[09/01 19:29:55    141s] [hotspot] +------------+---------------+---------------+
[09/01 19:29:55    141s] Local HotSpot Analysis: normalized max congestion hotspot area = 68.72, normalized total congestion hotspot area = 142.69 (area is in unit of 4 std-cell row bins)
[09/01 19:29:55    141s] [hotspot] max/total 68.72/142.69, big hotspot (>10) total 68.72
[09/01 19:29:55    141s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:29:55    141s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:29:55    141s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:29:55    141s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:29:55    141s] [hotspot] |  1  |   544.56   484.08   665.52   726.00 |       71.61   |
[09/01 19:29:55    141s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:29:55    141s] [hotspot] |  2  |   574.80   423.60   635.28   484.08 |        4.26   |
[09/01 19:29:55    141s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:29:55    141s] [hotspot] |  3  |   877.20  1028.40   937.68  1088.88 |        4.20   |
[09/01 19:29:55    141s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:29:55    141s] [hotspot] |  4  |  1300.56  1240.08  1361.04  1300.56 |        4.20   |
[09/01 19:29:55    141s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:29:55    141s] [hotspot] |  5  |   998.16  1330.80  1058.64  1391.28 |        3.28   |
[09/01 19:29:55    141s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:29:55    141s] Top 5 hotspots total area: 87.54
[09/01 19:29:55    141s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.015, MEM:1571.9M
[09/01 19:29:55    141s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 72.95
[09/01 19:29:55    141s] 
[09/01 19:29:55    141s] === incrementalPlace Internal Loop 2 ===
[09/01 19:29:55    141s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[09/01 19:29:55    141s] OPERPROF: Starting IPInitSPData at level 1, MEM:1571.9M
[09/01 19:29:55    141s] #spOpts: N=130 
[09/01 19:29:55    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1571.9M
[09/01 19:29:55    141s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:29:55    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.136, REAL:0.137, MEM:1571.9M
[09/01 19:29:55    141s] OPERPROF:   Starting post-place ADS at level 2, MEM:1571.9M
[09/01 19:29:56    141s] ADSU 0.616 -> 0.637. GS 30.240
[09/01 19:29:56    141s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.095, REAL:0.096, MEM:1571.9M
[09/01 19:29:56    141s] OPERPROF:   Starting spMPad at level 2, MEM:1571.9M
[09/01 19:29:56    141s] OPERPROF:     Starting spContextMPad at level 3, MEM:1571.9M
[09/01 19:29:56    141s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1571.9M
[09/01 19:29:56    141s] OPERPROF:   Finished spMPad at level 2, CPU:0.021, REAL:0.022, MEM:1571.9M
[09/01 19:29:56    141s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1571.9M
[09/01 19:29:56    141s] no activity file in design. spp won't run.
[09/01 19:29:56    141s] [spp] 0
[09/01 19:29:56    141s] [adp] 0:1:1:3
[09/01 19:29:56    141s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.013, REAL:0.013, MEM:1571.9M
[09/01 19:29:56    141s] SP #FI/SF FL/PI 216/0 38526/5271
[09/01 19:29:56    141s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.355, REAL:0.358, MEM:1571.9M
[09/01 19:29:56    141s] OPERPROF: Starting CDPad at level 1, MEM:1571.9M
[09/01 19:29:56    141s] Starting area based congRepair.
[09/01 19:29:56    141s] 3DP is on.
[09/01 19:29:56    141s] 3DP OF M2 0.005, M4 0.001. Diff 0
[09/01 19:29:56    142s] 3DP DPT Adjust 0. 0.716, 0.751, delta 0.000. WS budget 1000.0000
[09/01 19:29:56    142s] Area based congRepair is working on 6.6% of the design.
[09/01 19:29:56    142s] CDPadU 0.980 -> 0.982. R=0.648, N=43797, GS=3.780
[09/01 19:29:56    142s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 76.49
[09/01 19:29:56    142s] OPERPROF: Finished CDPad at level 1, CPU:0.360, REAL:0.363, MEM:1568.9M
[09/01 19:29:56    142s] NP #FI/FS/SF FL/PI: 50962/64/42640 1157/101
[09/01 19:29:56    142s] no activity file in design. spp won't run.
[09/01 19:29:56    142s] 
[09/01 19:29:56    142s] AB Est...
[09/01 19:29:56    142s] OPERPROF: Starting npPlace at level 1, MEM:1568.9M
[09/01 19:29:56    142s] OPERPROF: Finished npPlace at level 1, CPU:0.058, REAL:0.058, MEM:1568.9M
[09/01 19:29:56    142s] Iteration  4: Skipped, with CDP Off
[09/01 19:29:56    142s] 
[09/01 19:29:56    142s] AB Est...
[09/01 19:29:56    142s] OPERPROF: Starting npPlace at level 1, MEM:1568.9M
[09/01 19:29:56    142s] OPERPROF: Finished npPlace at level 1, CPU:0.054, REAL:0.055, MEM:1568.9M
[09/01 19:29:56    142s] Iteration  5: Skipped, with CDP Off
[09/01 19:29:56    142s] 
[09/01 19:29:56    142s] AB Est...
[09/01 19:29:56    142s] OPERPROF: Starting npPlace at level 1, MEM:1568.9M
[09/01 19:29:57    142s] OPERPROF: Finished npPlace at level 1, CPU:0.057, REAL:0.057, MEM:1568.9M
[09/01 19:29:57    142s] Iteration  6: Skipped, with CDP Off
[09/01 19:29:57    142s] 
[09/01 19:29:57    142s] AB Est...
[09/01 19:29:57    142s] OPERPROF: Starting npPlace at level 1, MEM:1568.9M
[09/01 19:29:57    142s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.061, MEM:1568.9M
[09/01 19:29:57    143s] Iteration  7: Skipped, with CDP Off
[09/01 19:29:57    143s] 
[09/01 19:29:57    143s] AB Est...
[09/01 19:29:57    143s] OPERPROF: Starting npPlace at level 1, MEM:1568.9M
[09/01 19:29:57    143s] AB param 100.0% (1157/1157).
[09/01 19:29:57    143s] OPERPROF: Finished npPlace at level 1, CPU:0.059, REAL:0.060, MEM:1568.9M
[09/01 19:29:57    143s] AB WA 1.00. HSB #SP 0
[09/01 19:29:57    143s] AB Full.
[09/01 19:29:57    143s] OPERPROF: Starting npPlace at level 1, MEM:1568.9M
[09/01 19:29:57    143s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[09/01 19:29:57    143s] No instances found in the vector
[09/01 19:29:57    143s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1568.9M, DRC: 0)
[09/01 19:29:57    143s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:30:10    156s] Iteration  8: Total net bbox = 1.147e+05 (5.24e+04 6.23e+04)
[09/01 19:30:10    156s]               Est.  stn bbox = 1.273e+05 (5.86e+04 6.88e+04)
[09/01 19:30:10    156s]               cpu = 0:00:12.7 real = 0:00:13.0 mem = 1546.9M
[09/01 19:30:10    156s] OPERPROF: Finished npPlace at level 1, CPU:12.743, REAL:12.900, MEM:1546.9M
[09/01 19:30:10    156s] no activity file in design. spp won't run.
[09/01 19:30:10    156s] NP #FI/FS/SF FL/PI: 50962/64/42640 1157/101
[09/01 19:30:10    156s] no activity file in design. spp won't run.
[09/01 19:30:10    156s] OPERPROF: Starting npPlace at level 1, MEM:1546.9M
[09/01 19:30:10    156s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[09/01 19:30:10    156s] No instances found in the vector
[09/01 19:30:10    156s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1550.9M, DRC: 0)
[09/01 19:30:10    156s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:30:28    174s] Iteration  9: Total net bbox = 1.122e+05 (5.15e+04 6.08e+04)
[09/01 19:30:28    174s]               Est.  stn bbox = 1.247e+05 (5.75e+04 6.71e+04)
[09/01 19:30:28    174s]               cpu = 0:00:17.7 real = 0:00:18.0 mem = 1572.9M
[09/01 19:30:28    174s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[09/01 19:30:28    174s] No instances found in the vector
[09/01 19:30:28    174s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1572.9M, DRC: 0)
[09/01 19:30:28    174s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:30:39    184s] Iteration 10: Total net bbox = 1.131e+05 (5.19e+04 6.12e+04)
[09/01 19:30:39    184s]               Est.  stn bbox = 1.256e+05 (5.80e+04 6.76e+04)
[09/01 19:30:39    184s]               cpu = 0:00:10.7 real = 0:00:11.0 mem = 1588.0M
[09/01 19:30:39    184s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[09/01 19:30:39    184s] No instances found in the vector
[09/01 19:30:39    184s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1588.0M, DRC: 0)
[09/01 19:30:39    184s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:30:40    185s] Iteration 11: Total net bbox = 1.133e+05 (5.18e+04 6.14e+04)
[09/01 19:30:40    185s]               Est.  stn bbox = 1.257e+05 (5.79e+04 6.78e+04)
[09/01 19:30:40    185s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1588.0M
[09/01 19:30:40    185s] OPERPROF: Finished npPlace at level 1, CPU:29.346, REAL:29.672, MEM:1588.0M
[09/01 19:30:40    185s] Move report: Congestion Driven Placement moves 1157 insts, mean move: 11.46 um, max move: 117.08 um
[09/01 19:30:40    185s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_holdFE_OFC23596_FE_OFN13191_FE_OFN2648_all_sbr_obi_req_168): (613.92, 416.04) --> (720.76, 405.80)
[09/01 19:30:40    186s] no activity file in design. spp won't run.
[09/01 19:30:40    186s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.015, REAL:0.015, MEM:1588.0M
[09/01 19:30:40    186s] 
[09/01 19:30:40    186s] Finished Incremental Placement (cpu=0:00:44.5, real=0:00:45.0, mem=1588.0M)
[09/01 19:30:40    186s] CongRepair sets shifter mode to gplace
[09/01 19:30:40    186s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1588.0M
[09/01 19:30:40    186s] #spOpts: N=130 mergeVia=F 
[09/01 19:30:40    186s] All LLGs are deleted
[09/01 19:30:40    186s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1588.0M
[09/01 19:30:40    186s] Core basic site is CoreSite
[09/01 19:30:40    186s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:30:40    186s] Fast DP-INIT is on for default
[09/01 19:30:40    186s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:30:40    186s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.140, REAL:0.041, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.173, REAL:0.075, MEM:1588.0M
[09/01 19:30:40    186s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1588.0MB).
[09/01 19:30:40    186s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.232, REAL:0.134, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.232, REAL:0.134, MEM:1588.0M
[09/01 19:30:40    186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.2
[09/01 19:30:40    186s] OPERPROF:   Starting RefinePlace at level 2, MEM:1588.0M
[09/01 19:30:40    186s] *** Starting refinePlace (0:03:06 mem=1588.0M) ***
[09/01 19:30:40    186s] Total net bbox length = 1.804e+06 (8.910e+05 9.133e+05) (ext = 3.867e+04)
[09/01 19:30:40    186s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:30:40    186s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1588.0M
[09/01 19:30:40    186s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1588.0M
[09/01 19:30:40    186s] Starting refinePlace ...
[09/01 19:30:41    186s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:30:41    186s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:30:41    187s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1588.0MB) @(0:03:06 - 0:03:07).
[09/01 19:30:41    187s] Move report: preRPlace moves 1164 insts, mean move: 1.21 um, max move: 6.99 um
[09/01 19:30:41    187s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_csrs_i_fifo_mem_q_32__reg): (527.67, 414.12) --> (532.80, 412.26)
[09/01 19:30:41    187s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:30:41    187s] 	Violation at original loc: Placement Blockage Violation
[09/01 19:30:41    187s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:30:41    187s] Placement tweakage begins.
[09/01 19:30:41    187s] wire length = 1.980e+06
[09/01 19:30:43    188s] wire length = 1.979e+06
[09/01 19:30:43    188s] Placement tweakage ends.
[09/01 19:30:43    188s] Move report: tweak moves 491 insts, mean move: 4.02 um, max move: 19.20 um
[09/01 19:30:43    188s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_RC_18610_0): (894.72, 971.70) --> (913.92, 971.70)
[09/01 19:30:43    188s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:02.0, mem=1617.3MB) @(0:03:07 - 0:03:09).
[09/01 19:30:43    188s] 
[09/01 19:30:43    188s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:30:44    189s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:30:44    189s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=1617.3MB) @(0:03:09 - 0:03:10).
[09/01 19:30:44    189s] Move report: Detail placement moves 1559 insts, mean move: 2.16 um, max move: 19.20 um
[09/01 19:30:44    189s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_RC_18610_0): (894.72, 971.70) --> (913.92, 971.70)
[09/01 19:30:44    189s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1617.3MB
[09/01 19:30:44    189s] Statistics of distance of Instance movement in refine placement:
[09/01 19:30:44    189s]   maximum (X+Y) =        19.20 um
[09/01 19:30:44    189s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_RC_18610_0) with max move: (894.72, 971.7) -> (913.92, 971.7)
[09/01 19:30:44    189s]   mean    (X+Y) =         2.16 um
[09/01 19:30:44    189s] Total instances flipped for legalization: 140
[09/01 19:30:44    189s] Summary Report:
[09/01 19:30:44    189s] Instances move: 1559 (out of 43797 movable)
[09/01 19:30:44    189s] Instances flipped: 140
[09/01 19:30:44    189s] Mean displacement: 2.16 um
[09/01 19:30:44    189s] Max displacement: 19.20 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_RC_18610_0) (894.72, 971.7) -> (913.92, 971.7)
[09/01 19:30:44    189s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_2
[09/01 19:30:44    189s] Total instances moved : 1559
[09/01 19:30:44    189s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.535, REAL:3.560, MEM:1617.3M
[09/01 19:30:44    189s] Total net bbox length = 1.803e+06 (8.900e+05 9.133e+05) (ext = 3.867e+04)
[09/01 19:30:44    189s] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1617.3MB
[09/01 19:30:44    189s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=1617.3MB) @(0:03:06 - 0:03:10).
[09/01 19:30:44    189s] *** Finished refinePlace (0:03:10 mem=1617.3M) ***
[09/01 19:30:44    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.2
[09/01 19:30:44    189s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.659, REAL:3.686, MEM:1617.3M
[09/01 19:30:44    190s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.992, REAL:3.921, MEM:1617.3M
[09/01 19:30:44    190s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1617.3M
[09/01 19:30:44    190s] Starting Early Global Route congestion estimation: mem = 1617.3M
[09/01 19:30:44    190s] (I)       Started Loading and Dumping File ( Curr Mem: 1617.32 MB )
[09/01 19:30:44    190s] (I)       Reading DB...
[09/01 19:30:44    190s] (I)       Read data from FE... (mem=1617.3M)
[09/01 19:30:44    190s] (I)       Read nodes and places... (mem=1617.3M)
[09/01 19:30:44    190s] (I)       Done Read nodes and places (cpu=0.049s, mem=1617.3M)
[09/01 19:30:44    190s] (I)       Read nets... (mem=1617.3M)
[09/01 19:30:44    190s] (I)       Done Read nets (cpu=0.144s, mem=1617.3M)
[09/01 19:30:44    190s] (I)       Done Read data from FE (cpu=0.193s, mem=1617.3M)
[09/01 19:30:44    190s] (I)       before initializing RouteDB syMemory usage = 1617.3 MB
[09/01 19:30:44    190s] (I)       == Non-default Options ==
[09/01 19:30:44    190s] (I)       Maximum routing layer                              : 4
[09/01 19:30:44    190s] (I)       Use non-blocking free Dbs wires                    : false
[09/01 19:30:44    190s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:30:44    190s] (I)       Use row-based GCell size
[09/01 19:30:44    190s] (I)       GCell unit size  : 3780
[09/01 19:30:44    190s] (I)       GCell multiplier : 1
[09/01 19:30:44    190s] (I)       build grid graph
[09/01 19:30:44    190s] (I)       build grid graph start
[09/01 19:30:44    190s] [NR-eGR] Track table information for default rule: 
[09/01 19:30:44    190s] [NR-eGR] Metal1 has no routable track
[09/01 19:30:44    190s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:30:44    190s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:30:44    190s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:30:44    190s] (I)       build grid graph end
[09/01 19:30:44    190s] (I)       ===========================================================================
[09/01 19:30:44    190s] (I)       == Report All Rule Vias ==
[09/01 19:30:44    190s] (I)       ===========================================================================
[09/01 19:30:44    190s] (I)        Via Rule : (Default)
[09/01 19:30:44    190s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:30:44    190s] (I)       ---------------------------------------------------------------------------
[09/01 19:30:44    190s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:30:44    190s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:30:44    190s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:30:44    190s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:30:44    190s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:30:44    190s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:30:44    190s] (I)       ===========================================================================
[09/01 19:30:44    190s] (I)        Via Rule : ndr_1w2s
[09/01 19:30:44    190s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:30:44    190s] (I)       ---------------------------------------------------------------------------
[09/01 19:30:44    190s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:30:44    190s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:30:44    190s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:30:44    190s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:30:44    190s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:30:44    190s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:30:44    190s] (I)       ===========================================================================
[09/01 19:30:44    190s] (I)        Via Rule : ndr_3w3s
[09/01 19:30:44    190s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:30:44    190s] (I)       ---------------------------------------------------------------------------
[09/01 19:30:44    190s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:30:44    190s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:30:44    190s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:30:44    190s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:30:44    190s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:30:44    190s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:30:44    190s] (I)       ===========================================================================
[09/01 19:30:44    190s] (I)        Via Rule : ndr_2w2s
[09/01 19:30:44    190s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:30:44    190s] (I)       ---------------------------------------------------------------------------
[09/01 19:30:44    190s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:30:44    190s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:30:44    190s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:30:44    190s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:30:44    190s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:30:44    190s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:30:44    190s] (I)       ===========================================================================
[09/01 19:30:44    190s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1617.32 MB )
[09/01 19:30:44    190s] (I)       Num PG vias on layer 2 : 0
[09/01 19:30:44    190s] (I)       Num PG vias on layer 3 : 0
[09/01 19:30:44    190s] (I)       Num PG vias on layer 4 : 0
[09/01 19:30:44    190s] [NR-eGR] Read 74663 PG shapes
[09/01 19:30:44    190s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:44    190s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:30:44    190s] [NR-eGR] #Instance Blockages : 7049
[09/01 19:30:44    190s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:30:44    190s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:30:44    190s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:30:44    190s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:30:44    190s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:30:44    190s] (I)       readDataFromPlaceDB
[09/01 19:30:44    190s] (I)       Read net information..
[09/01 19:30:44    190s] [NR-eGR] Read numTotalNets=44671  numIgnoredNets=264
[09/01 19:30:44    190s] (I)       Read testcase time = 0.013 seconds
[09/01 19:30:44    190s] 
[09/01 19:30:44    190s] (I)       early_global_route_priority property id does not exist.
[09/01 19:30:44    190s] (I)       Start initializing grid graph
[09/01 19:30:44    190s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:30:44    190s] (I)       End initializing grid graph
[09/01 19:30:44    190s] (I)       Model blockages into capacity
[09/01 19:30:44    190s] (I)       Read Num Blocks=103642  Num Prerouted Wires=16865  Num CS=0
[09/01 19:30:44    190s] (I)       Started Modeling ( Curr Mem: 1617.32 MB )
[09/01 19:30:44    190s] (I)       Layer 1 (H) : #blockages 66281 : #preroutes 12225
[09/01 19:30:44    190s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:30:44    190s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:30:44    190s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:44    190s] (I)       -- layer congestion ratio --
[09/01 19:30:44    190s] (I)       Layer 1 : 0.100000
[09/01 19:30:44    190s] (I)       Layer 2 : 0.700000
[09/01 19:30:44    190s] (I)       Layer 3 : 0.700000
[09/01 19:30:44    190s] (I)       Layer 4 : 0.700000
[09/01 19:30:44    190s] (I)       ----------------------------
[09/01 19:30:44    190s] (I)       Number of ignored nets = 264
[09/01 19:30:44    190s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:30:44    190s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:30:44    190s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:30:44    190s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:30:44    190s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:30:44    190s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:30:44    190s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:30:44    190s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:30:44    190s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:30:44    190s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:30:44    190s] (I)       Before initializing Early Global Route syMemory usage = 1617.3 MB
[09/01 19:30:44    190s] (I)       Ndr track 0 does not exist
[09/01 19:30:44    190s] (I)       Ndr track 0 does not exist
[09/01 19:30:44    190s] (I)       Ndr track 0 does not exist
[09/01 19:30:45    190s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:30:45    190s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:30:45    190s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:30:45    190s] (I)       Site width          :   480  (dbu)
[09/01 19:30:45    190s] (I)       Row height          :  3780  (dbu)
[09/01 19:30:45    190s] (I)       GCell width         :  3780  (dbu)
[09/01 19:30:45    190s] (I)       GCell height        :  3780  (dbu)
[09/01 19:30:45    190s] (I)       Grid                :   487   487     4
[09/01 19:30:45    190s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:30:45    190s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:30:45    190s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:30:45    190s] (I)       Default wire width  :   160   200   200   200
[09/01 19:30:45    190s] (I)       Default wire space  :   180   210   210   210
[09/01 19:30:45    190s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:30:45    190s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:30:45    190s] (I)       First track coord   :     0   240   480   240
[09/01 19:30:45    190s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:30:45    190s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:30:45    190s] (I)       Num of masks        :     1     1     1     1
[09/01 19:30:45    190s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:30:45    190s] (I)       --------------------------------------------------------
[09/01 19:30:45    190s] 
[09/01 19:30:45    190s] [NR-eGR] ============ Routing rule table ============
[09/01 19:30:45    190s] [NR-eGR] Rule id: 0  Nets: 44382 
[09/01 19:30:45    190s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:30:45    190s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:30:45    190s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:30:45    190s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:30:45    190s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:30:45    190s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:30:45    190s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:30:45    190s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:30:45    190s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:30:45    190s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:30:45    190s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:30:45    190s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:30:45    190s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:30:45    190s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:30:45    190s] [NR-eGR] ========================================
[09/01 19:30:45    190s] [NR-eGR] 
[09/01 19:30:45    190s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:30:45    190s] (I)       blocked tracks on layer2 : = 875248 / 2133547 (41.02%)
[09/01 19:30:45    190s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:30:45    190s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:30:45    190s] (I)       After initializing Early Global Route syMemory usage = 1617.3 MB
[09/01 19:30:45    190s] (I)       Finished Loading and Dumping File ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Reset routing kernel
[09/01 19:30:45    190s] (I)       Started Global Routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       ============= Initialization =============
[09/01 19:30:45    190s] (I)       totalPins=140280  totalGlobalPin=133120 (94.90%)
[09/01 19:30:45    190s] (I)       Started Net group 1 ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Build MST ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Generate topology with single threads
[09/01 19:30:45    190s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:30:45    190s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:30:45    190s] (I)       
[09/01 19:30:45    190s] (I)       ============  Phase 1a Route ============
[09/01 19:30:45    190s] (I)       Started Phase 1a ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Pattern routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:30:45    190s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:30:45    190s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       
[09/01 19:30:45    190s] (I)       ============  Phase 1b Route ============
[09/01 19:30:45    190s] (I)       Started Phase 1b ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Monotonic routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:30:45    190s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.890000e+02um
[09/01 19:30:45    190s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       
[09/01 19:30:45    190s] (I)       ============  Phase 1c Route ============
[09/01 19:30:45    190s] (I)       Started Phase 1c ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Two level routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Level2 Grid: 98 x 98
[09/01 19:30:45    190s] (I)       Started Two Level Routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:30:45    190s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       
[09/01 19:30:45    190s] (I)       ============  Phase 1d Route ============
[09/01 19:30:45    190s] (I)       Started Phase 1d ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Detoured routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:30:45    190s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       
[09/01 19:30:45    190s] (I)       ============  Phase 1e Route ============
[09/01 19:30:45    190s] (I)       Started Phase 1e ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Route legalization ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:30:45    190s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.890000e+02um
[09/01 19:30:45    190s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Layer assignment ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Running layer assignment with 1 threads
[09/01 19:30:45    190s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Net group 2 ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Build MST ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Generate topology with single threads
[09/01 19:30:45    190s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       total 2D Cap : 3730825 = (2634063 H, 1096762 V)
[09/01 19:30:45    190s] [NR-eGR] Layer group 2: route 44382 net(s) in layer range [2, 4]
[09/01 19:30:45    190s] (I)       
[09/01 19:30:45    190s] (I)       ============  Phase 1a Route ============
[09/01 19:30:45    190s] (I)       Started Phase 1a ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Pattern routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Pattern routing ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 237
[09/01 19:30:45    190s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Usage: 517146 = (268358 H, 248788 V) = (10.19% H, 22.68% V) = (1.014e+06um H, 9.404e+05um V)
[09/01 19:30:45    190s] (I)       Finished Phase 1a ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       
[09/01 19:30:45    190s] (I)       ============  Phase 1b Route ============
[09/01 19:30:45    190s] (I)       Started Phase 1b ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Monotonic routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Usage: 518256 = (268986 H, 249270 V) = (10.21% H, 22.73% V) = (1.017e+06um H, 9.422e+05um V)
[09/01 19:30:45    190s] (I)       Overflow of layer group 2: 0.80% H + 4.52% V. EstWL: 1.959008e+06um
[09/01 19:30:45    190s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       
[09/01 19:30:45    190s] (I)       ============  Phase 1c Route ============
[09/01 19:30:45    190s] (I)       Started Phase 1c ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Two level routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Level2 Grid: 98 x 98
[09/01 19:30:45    190s] (I)       Started Two Level Routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Usage: 524525 = (274560 H, 249965 V) = (10.42% H, 22.79% V) = (1.038e+06um H, 9.449e+05um V)
[09/01 19:30:45    190s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       
[09/01 19:30:45    190s] (I)       ============  Phase 1d Route ============
[09/01 19:30:45    190s] (I)       Started Phase 1d ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Detoured routing ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Usage: 524525 = (274560 H, 249965 V) = (10.42% H, 22.79% V) = (1.038e+06um H, 9.449e+05um V)
[09/01 19:30:45    190s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       
[09/01 19:30:45    190s] (I)       ============  Phase 1e Route ============
[09/01 19:30:45    190s] (I)       Started Phase 1e ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Route legalization ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Usage: 524525 = (274560 H, 249965 V) = (10.42% H, 22.79% V) = (1.038e+06um H, 9.449e+05um V)
[09/01 19:30:45    190s] [NR-eGR] Early Global Route overflow of layer group 2: 0.25% H + 3.94% V. EstWL: 1.982704e+06um
[09/01 19:30:45    190s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    190s] (I)       Started Layer assignment ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       Current Layer assignment [Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       Running layer assignment with 1 threads
[09/01 19:30:45    191s] (I)       Finished Layer assignment ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       Finished Net group 2 ( CPU: 0.74 sec, Real: 0.75 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       
[09/01 19:30:45    191s] (I)       ============  Phase 1l Route ============
[09/01 19:30:45    191s] (I)       Started Phase 1l ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       
[09/01 19:30:45    191s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:30:45    191s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:30:45    191s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:30:45    191s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[09/01 19:30:45    191s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:30:45    191s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:30:45    191s] [NR-eGR]  Metal2  (2)       361( 0.22%)        63( 0.04%)         2( 0.00%)   ( 0.26%) 
[09/01 19:30:45    191s] [NR-eGR]  Metal3  (3)      5482( 3.40%)       151( 0.09%)         2( 0.00%)   ( 3.50%) 
[09/01 19:30:45    191s] [NR-eGR]  Metal4  (4)       139( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[09/01 19:30:45    191s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:30:45    191s] [NR-eGR] Total             5982( 1.24%)       214( 0.04%)         4( 0.00%)   ( 1.28%) 
[09/01 19:30:45    191s] [NR-eGR] 
[09/01 19:30:45    191s] (I)       Finished Global Routing ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       total 2D Cap : 3750815 = (2652427 H, 1098388 V)
[09/01 19:30:45    191s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.12% H + 3.51% V
[09/01 19:30:45    191s] [NR-eGR] Overflow after Early Global Route 0.19% H + 4.30% V
[09/01 19:30:45    191s] Early Global Route congestion estimation runtime: 1.19 seconds, mem = 1617.3M
[09/01 19:30:45    191s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.189, REAL:1.197, MEM:1617.3M
[09/01 19:30:45    191s] OPERPROF: Starting HotSpotCal at level 1, MEM:1617.3M
[09/01 19:30:45    191s] [hotspot] +------------+---------------+---------------+
[09/01 19:30:45    191s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:30:45    191s] [hotspot] +------------+---------------+---------------+
[09/01 19:30:45    191s] [hotspot] | normalized |         83.48 |        151.93 |
[09/01 19:30:45    191s] [hotspot] +------------+---------------+---------------+
[09/01 19:30:45    191s] Local HotSpot Analysis: normalized max congestion hotspot area = 83.48, normalized total congestion hotspot area = 151.93 (area is in unit of 4 std-cell row bins)
[09/01 19:30:45    191s] [hotspot] max/total 83.48/151.93, big hotspot (>10) total 83.48
[09/01 19:30:45    191s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:30:45    191s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:30:45    191s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:30:45    191s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:30:45    191s] [hotspot] |  1  |   544.56   484.08   665.52   726.00 |       78.03   |
[09/01 19:30:45    191s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:30:45    191s] [hotspot] |  2  |   574.80   423.60   635.28   484.08 |        4.98   |
[09/01 19:30:45    191s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:30:45    191s] [hotspot] |  3  |   998.16  1330.80  1058.64  1391.28 |        3.93   |
[09/01 19:30:45    191s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:30:45    191s] [hotspot] |  4  |  1300.56  1240.08  1361.04  1300.56 |        3.54   |
[09/01 19:30:45    191s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:30:45    191s] [hotspot] |  5  |  1361.04   937.68  1421.52   998.16 |        3.28   |
[09/01 19:30:45    191s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:30:45    191s] Top 5 hotspots total area: 93.77
[09/01 19:30:45    191s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.014, MEM:1617.3M
[09/01 19:30:45    191s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 84.49
[09/01 19:30:45    191s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1617.3M
[09/01 19:30:45    191s] Starting Early Global Route wiring: mem = 1617.3M
[09/01 19:30:45    191s] (I)       ============= track Assignment ============
[09/01 19:30:45    191s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       Started Track Assignment ( Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[09/01 19:30:45    191s] (I)       Running track assignment with 1 threads
[09/01 19:30:45    191s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:45    191s] (I)       Run Multi-thread track assignment
[09/01 19:30:46    191s] (I)       Finished Track Assignment ( CPU: 0.44 sec, Real: 0.45 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:46    191s] [NR-eGR] Started Export DB wires ( Curr Mem: 1617.32 MB )
[09/01 19:30:46    191s] [NR-eGR] Started Export all nets ( Curr Mem: 1617.32 MB )
[09/01 19:30:46    191s] [NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:46    191s] [NR-eGR] Started Set wire vias ( Curr Mem: 1617.32 MB )
[09/01 19:30:46    192s] [NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:46    192s] [NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1617.32 MB )
[09/01 19:30:46    192s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:30:46    192s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 139832
[09/01 19:30:46    192s] [NR-eGR] Metal2  (2H) length: 6.714134e+05um, number of vias: 216247
[09/01 19:30:46    192s] [NR-eGR] Metal3  (3V) length: 1.009996e+06um, number of vias: 20712
[09/01 19:30:46    192s] [NR-eGR] Metal4  (4H) length: 4.659296e+05um, number of vias: 0
[09/01 19:30:46    192s] [NR-eGR] Total length: 2.147339e+06um, number of vias: 376791
[09/01 19:30:46    192s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:30:46    192s] [NR-eGR] Total eGR-routed clock nets wire length: 2.250000e+02um 
[09/01 19:30:46    192s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:30:47    192s] Saved RC grid cleaned up.
[09/01 19:30:47    192s] Early Global Route wiring runtime: 1.18 seconds, mem = 1594.2M
[09/01 19:30:47    192s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.180, REAL:1.187, MEM:1594.2M
[09/01 19:30:47    192s] Tdgp not successfully inited but do clear! skip clearing
[09/01 19:30:47    192s] End of congRepair (cpu=0:01:59, real=0:02:01)
[09/01 19:30:47    192s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:30:47    192s] All LLGs are deleted
[09/01 19:30:47    192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1594.2M
[09/01 19:30:47    192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.027, REAL:0.028, MEM:1594.2M
[09/01 19:30:47    192s] Start to check current routing status for nets...
[09/01 19:30:47    192s] All nets are already routed correctly.
[09/01 19:30:47    192s] End to check current routing status for nets (mem=1594.2M)
[09/01 19:30:47    192s] Extraction called for design 'croc_chip' of instances=52183 and nets=50849 using extraction engine 'preRoute' .
[09/01 19:30:47    192s] PreRoute RC Extraction called for design croc_chip.
[09/01 19:30:47    192s] RC Extraction called in multi-corner(1) mode.
[09/01 19:30:47    192s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/01 19:30:47    192s] Type 'man IMPEXT-6197' for more detail.
[09/01 19:30:47    192s] RCMode: PreRoute
[09/01 19:30:47    192s]       RC Corner Indexes            0   
[09/01 19:30:47    192s] Capacitance Scaling Factor   : 1.00000 
[09/01 19:30:47    192s] Resistance Scaling Factor    : 1.00000 
[09/01 19:30:47    192s] Clock Cap. Scaling Factor    : 1.00000 
[09/01 19:30:47    192s] Clock Res. Scaling Factor    : 1.00000 
[09/01 19:30:47    192s] Shrink Factor                : 1.00000
[09/01 19:30:47    192s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/01 19:30:47    192s] LayerId::1 widthSet size::1
[09/01 19:30:47    192s] LayerId::2 widthSet size::3
[09/01 19:30:47    192s] LayerId::3 widthSet size::3
[09/01 19:30:47    192s] LayerId::4 widthSet size::3
[09/01 19:30:47    192s] LayerId::5 widthSet size::3
[09/01 19:30:47    192s] LayerId::6 widthSet size::1
[09/01 19:30:47    192s] LayerId::7 widthSet size::1
[09/01 19:30:47    192s] Updating RC grid for preRoute extraction ...
[09/01 19:30:47    192s] Initializing multi-corner resistance tables ...
[09/01 19:30:47    192s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:30:47    192s] {RT default_rc_corner 0 4 4 0}
[09/01 19:30:47    192s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305581 ; uaWl: 1.000000 ; uaWlH: 0.216256 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:30:47    193s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1594.246M)
[09/01 19:30:47    193s] **optDesign ... cpu = 0:02:17, real = 0:02:19, mem = 1316.5M, totSessionCpu=0:03:13 **
[09/01 19:30:48    193s] #################################################################################
[09/01 19:30:48    193s] # Design Stage: PreRoute
[09/01 19:30:48    193s] # Design Name: croc_chip
[09/01 19:30:48    193s] # Design Mode: 130nm
[09/01 19:30:48    193s] # Analysis Mode: MMMC OCV 
[09/01 19:30:48    193s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:30:48    193s] # Signoff Settings: SI Off 
[09/01 19:30:48    193s] #################################################################################
[09/01 19:30:49    194s] Calculate early delays in OCV mode...
[09/01 19:30:49    194s] Calculate late delays in OCV mode...
[09/01 19:30:49    194s] Topological Sorting (REAL = 0:00:00.0, MEM = 1500.8M, InitMEM = 1494.1M)
[09/01 19:30:49    194s] Start delay calculation (fullDC) (1 T). (MEM=1500.79)
[09/01 19:30:49    195s] End AAE Lib Interpolated Model. (MEM=1525.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:30:58    203s] Total number of fetched objects 49532
[09/01 19:30:58    203s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/01 19:30:58    203s] End delay calculation. (MEM=1541.57 CPU=0:00:07.4 REAL=0:00:07.0)
[09/01 19:30:58    203s] End delay calculation (fullDC). (MEM=1541.57 CPU=0:00:09.0 REAL=0:00:09.0)
[09/01 19:30:58    203s] *** CDM Built up (cpu=0:00:10.5  real=0:00:11.0  mem= 1541.6M) ***
[09/01 19:31:00    205s] *** Starting optimizing excluded clock nets MEM= 1541.6M) ***
[09/01 19:31:00    205s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1541.6M) ***
[09/01 19:31:00    205s] *** Starting optimizing excluded clock nets MEM= 1541.6M) ***
[09/01 19:31:00    205s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1541.6M) ***
[09/01 19:31:00    205s] Info: Done creating the CCOpt slew target map.
[09/01 19:31:00    205s] Begin: GigaOpt high fanout net optimization
[09/01 19:31:00    205s] GigaOpt HFN: use maxLocalDensity 1.2
[09/01 19:31:00    205s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/01 19:31:00    205s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:31:00    205s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:31:00    205s] *info: 48 skip_routing nets excluded.
[09/01 19:31:00    205s] Info: 48 io nets excluded
[09/01 19:31:00    205s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:31:00    205s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:31:00    205s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:25.8/0:05:38.8 (0.6), mem = 1541.6M
[09/01 19:31:00    205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.1
[09/01 19:31:00    205s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:31:00    205s] ### Creating PhyDesignMc. totSessionCpu=0:03:26 mem=1541.6M
[09/01 19:31:00    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:1541.6M
[09/01 19:31:00    205s] #spOpts: N=130 
[09/01 19:31:00    205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1541.6M
[09/01 19:31:00    205s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1541.6M
[09/01 19:31:00    205s] Core basic site is CoreSite
[09/01 19:31:00    205s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:31:00    206s] Fast DP-INIT is on for default
[09/01 19:31:00    206s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:31:00    206s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.190, REAL:0.050, MEM:1573.6M
[09/01 19:31:00    206s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.217, REAL:0.076, MEM:1573.6M
[09/01 19:31:00    206s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1573.6MB).
[09/01 19:31:00    206s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.271, REAL:0.131, MEM:1573.6M
[09/01 19:31:00    206s] TotalInstCnt at PhyDesignMc Initialization: 44,013
[09/01 19:31:00    206s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:26 mem=1573.6M
[09/01 19:31:00    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:00    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:00    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:00    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:00    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:00    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:00    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:00    206s] 
[09/01 19:31:00    206s] Footprint cell information for calculating maxBufDist
[09/01 19:31:00    206s] Creating Cell Server ...(0, 0, 0, 0)
[09/01 19:31:00    206s] Summary for sequential cells identification: 
[09/01 19:31:00    206s]   Identified SBFF number: 3
[09/01 19:31:00    206s]   Identified MBFF number: 0
[09/01 19:31:00    206s]   Identified SB Latch number: 0
[09/01 19:31:00    206s]   Identified MB Latch number: 0
[09/01 19:31:00    206s]   Not identified SBFF number: 0
[09/01 19:31:00    206s]   Not identified MBFF number: 0
[09/01 19:31:00    206s]   Not identified SB Latch number: 0
[09/01 19:31:00    206s]   Not identified MB Latch number: 0
[09/01 19:31:00    206s]   Number of sequential cells which are not FFs: 7
[09/01 19:31:00    206s]  Visiting view : func_view_wc
[09/01 19:31:00    206s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/01 19:31:00    206s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/01 19:31:00    206s]  Visiting view : func_view_bc
[09/01 19:31:00    206s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/01 19:31:00    206s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/01 19:31:00    206s]  Setting StdDelay to 38.40
[09/01 19:31:00    206s] Creating Cell Server, finished. 
[09/01 19:31:00    206s] 
[09/01 19:31:00    206s] *info: There are 4 candidate Buffer cells
[09/01 19:31:00    206s] *info: There are 4 candidate Inverter cells
[09/01 19:31:00    206s] 
[09/01 19:31:00    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:00    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:01    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:01    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:01    206s] ### Creating LA Mngr. totSessionCpu=0:03:27 mem=1612.6M
[09/01 19:31:01    206s] {RT default_rc_corner 0 4 4 0}
[09/01 19:31:01    206s] ### Creating LA Mngr, finished. totSessionCpu=0:03:27 mem=1612.6M
[09/01 19:31:01    206s] 
[09/01 19:31:01    206s] Creating Lib Analyzer ...
[09/01 19:31:01    206s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:01    206s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:31:01    206s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:31:01    206s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:31:01    206s] 
[09/01 19:31:01    206s] {RT default_rc_corner 0 4 4 0}
[09/01 19:31:01    207s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:27 mem=1612.6M
[09/01 19:31:01    207s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:27 mem=1612.6M
[09/01 19:31:01    207s] Creating Lib Analyzer, finished. 
[09/01 19:31:01    207s] 
[09/01 19:31:01    207s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/01 19:31:01    207s] ### Creating LA Mngr. totSessionCpu=0:03:27 mem=1612.6M
[09/01 19:31:01    207s] ### Creating LA Mngr, finished. totSessionCpu=0:03:27 mem=1612.6M
[09/01 19:31:04    210s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/01 19:31:04    210s] TotalInstCnt at PhyDesignMc Destruction: 44,013
[09/01 19:31:04    210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.1
[09/01 19:31:04    210s] *** DrvOpt [finish] : cpu/real = 0:00:04.3/0:00:04.2 (1.0), totSession cpu/real = 0:03:30.1/0:05:43.0 (0.6), mem = 1612.6M
[09/01 19:31:04    210s] 
[09/01 19:31:04    210s] =============================================================================================
[09/01 19:31:04    210s]  Step TAT Report for DrvOpt #1
[09/01 19:31:04    210s] =============================================================================================
[09/01 19:31:04    210s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:31:04    210s] ---------------------------------------------------------------------------------------------
[09/01 19:31:04    210s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:31:04    210s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  12.6 % )     0:00:00.5 /  0:00:00.6    1.0
[09/01 19:31:04    210s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:31:04    210s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   8.8 % )     0:00:00.4 /  0:00:00.5    1.3
[09/01 19:31:04    210s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.6 % )     0:00:00.7 /  0:00:00.7    1.0
[09/01 19:31:04    210s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:31:04    210s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[09/01 19:31:04    210s] [ MISC                   ]          0:00:03.0  (  70.5 % )     0:00:03.0 /  0:00:03.0    1.0
[09/01 19:31:04    210s] ---------------------------------------------------------------------------------------------
[09/01 19:31:04    210s]  DrvOpt #1 TOTAL                    0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.4    1.0
[09/01 19:31:04    210s] ---------------------------------------------------------------------------------------------
[09/01 19:31:04    210s] 
[09/01 19:31:04    210s] GigaOpt HFN: restore maxLocalDensity to 0.98
[09/01 19:31:04    210s] End: GigaOpt high fanout net optimization
[09/01 19:31:05    210s] Deleting Lib Analyzer.
[09/01 19:31:05    210s] Begin: GigaOpt DRV Optimization
[09/01 19:31:05    210s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[09/01 19:31:05    210s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:31:05    210s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:31:05    210s] *info: 48 skip_routing nets excluded.
[09/01 19:31:05    210s] Info: 48 io nets excluded
[09/01 19:31:05    210s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:31:05    210s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:31:05    210s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:30.7/0:05:43.5 (0.6), mem = 1612.6M
[09/01 19:31:05    210s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.2
[09/01 19:31:05    210s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:31:05    210s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=1612.6M
[09/01 19:31:05    210s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/01 19:31:05    210s] OPERPROF: Starting DPlace-Init at level 1, MEM:1612.6M
[09/01 19:31:05    210s] #spOpts: N=130 mergeVia=F 
[09/01 19:31:05    210s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1612.6M
[09/01 19:31:05    210s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:31:05    210s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.033, MEM:1612.6M
[09/01 19:31:05    210s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1612.6MB).
[09/01 19:31:05    210s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.078, MEM:1612.6M
[09/01 19:31:05    210s] TotalInstCnt at PhyDesignMc Initialization: 44,013
[09/01 19:31:05    210s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:31 mem=1612.6M
[09/01 19:31:05    210s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:05    211s] 
[09/01 19:31:05    211s] Creating Lib Analyzer ...
[09/01 19:31:05    211s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:05    211s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:31:05    211s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:31:05    211s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:31:05    211s] 
[09/01 19:31:05    211s] {RT default_rc_corner 0 4 4 0}
[09/01 19:31:05    211s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:31 mem=1612.6M
[09/01 19:31:05    211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:31 mem=1612.6M
[09/01 19:31:05    211s] Creating Lib Analyzer, finished. 
[09/01 19:31:05    211s] 
[09/01 19:31:05    211s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/01 19:31:05    211s] ### Creating LA Mngr. totSessionCpu=0:03:31 mem=1612.6M
[09/01 19:31:05    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:31 mem=1612.6M
[09/01 19:31:07    212s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:31:07    212s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/01 19:31:07    212s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:31:07    212s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/01 19:31:07    212s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:31:07    213s] Info: violation cost 39.759254 (cap = 0.000000, tran = 39.384254, len = 0.000000, fanout load = 0.375000, fanout count = 0.000000, glitch 0.000000)
[09/01 19:31:07    213s] |   118|   325|    -5.06|    39|    71|   -15.02|     4|     4|     0|     0|    -3.15|   -58.05|       0|       0|       0|  61.32|          |         |
[09/01 19:31:08    213s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/01 19:31:08    213s] |    47|   110|    -5.06|    39|    71|   -15.02|     1|     1|     0|     0|    -3.15|   -67.55|      57|       4|      16|  61.37| 0:00:01.0|  1650.8M|
[09/01 19:31:08    213s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/01 19:31:08    213s] |    47|   110|    -5.06|    39|    71|   -15.02|     1|     1|     0|     0|    -3.15|   -67.55|       0|       0|       0|  61.37| 0:00:00.0|  1650.8M|
[09/01 19:31:08    213s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:31:08    213s] 
[09/01 19:31:08    213s] ###############################################################################
[09/01 19:31:08    213s] #
[09/01 19:31:08    213s] #  Large fanout net report:  
[09/01 19:31:08    213s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/01 19:31:08    213s] #     - current density: 61.37
[09/01 19:31:08    213s] #
[09/01 19:31:08    213s] #  List of high fanout nets:
[09/01 19:31:08    213s] #
[09/01 19:31:08    213s] ###############################################################################
[09/01 19:31:08    214s] 
[09/01 19:31:08    214s] 
[09/01 19:31:08    214s] =======================================================================
[09/01 19:31:08    214s]                 Reasons for remaining drv violations
[09/01 19:31:08    214s] =======================================================================
[09/01 19:31:08    214s] *info: Total 47 net(s) have violations which can't be fixed by DRV optimization.
[09/01 19:31:08    214s] 
[09/01 19:31:08    214s] MultiBuffering failure reasons
[09/01 19:31:08    214s] ------------------------------------------------
[09/01 19:31:08    214s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/01 19:31:08    214s] *info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/01 19:31:08    214s] 
[09/01 19:31:08    214s] 
[09/01 19:31:08    214s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1650.8M) ***
[09/01 19:31:08    214s] 
[09/01 19:31:08    214s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1650.8M
[09/01 19:31:08    214s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1650.8M
[09/01 19:31:08    214s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1650.8M
[09/01 19:31:08    214s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.063, REAL:0.063, MEM:1650.8M
[09/01 19:31:08    214s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.111, REAL:0.112, MEM:1650.8M
[09/01 19:31:08    214s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.112, REAL:0.113, MEM:1650.8M
[09/01 19:31:08    214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.3
[09/01 19:31:08    214s] OPERPROF: Starting RefinePlace at level 1, MEM:1650.8M
[09/01 19:31:08    214s] *** Starting refinePlace (0:03:34 mem=1650.8M) ***
[09/01 19:31:08    214s] Total net bbox length = 1.812e+06 (8.989e+05 9.135e+05) (ext = 3.868e+04)
[09/01 19:31:08    214s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:31:08    214s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1650.8M
[09/01 19:31:08    214s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1650.8M
[09/01 19:31:08    214s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1650.8M
[09/01 19:31:08    214s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1650.8M
[09/01 19:31:08    214s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1650.8M
[09/01 19:31:08    214s] Starting refinePlace ...
[09/01 19:31:09    214s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:31:09    214s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:31:09    215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1650.8MB) @(0:03:34 - 0:03:35).
[09/01 19:31:09    215s] Move report: preRPlace moves 91 insts, mean move: 0.89 um, max move: 4.26 um
[09/01 19:31:09    215s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postCTS_holdFE_OFC9_i_dm_top_master_addr_o_27): (683.52, 846.96) --> (683.04, 850.74)
[09/01 19:31:09    215s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[09/01 19:31:09    215s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:31:09    215s] 
[09/01 19:31:09    215s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:31:11    216s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:31:11    216s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:02.0, mem=1650.8MB) @(0:03:35 - 0:03:36).
[09/01 19:31:11    216s] Move report: Detail placement moves 91 insts, mean move: 0.89 um, max move: 4.26 um
[09/01 19:31:11    216s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postCTS_holdFE_OFC9_i_dm_top_master_addr_o_27): (683.52, 846.96) --> (683.04, 850.74)
[09/01 19:31:11    216s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:03.0 MEM: 1650.8MB
[09/01 19:31:11    216s] Statistics of distance of Instance movement in refine placement:
[09/01 19:31:11    216s]   maximum (X+Y) =         4.26 um
[09/01 19:31:11    216s]   inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postCTS_holdFE_OFC9_i_dm_top_master_addr_o_27) with max move: (683.52, 846.96) -> (683.04, 850.74)
[09/01 19:31:11    216s]   mean    (X+Y) =         0.89 um
[09/01 19:31:11    216s] Summary Report:
[09/01 19:31:11    216s] Instances move: 91 (out of 43858 movable)
[09/01 19:31:11    216s] Instances flipped: 0
[09/01 19:31:11    216s] Mean displacement: 0.89 um
[09/01 19:31:11    216s] Max displacement: 4.26 um (Instance: i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postCTS_holdFE_OFC9_i_dm_top_master_addr_o_27) (683.52, 846.96) -> (683.04, 850.74)
[09/01 19:31:11    216s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[09/01 19:31:11    216s] Total instances moved : 91
[09/01 19:31:11    216s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.145, REAL:2.165, MEM:1650.8M
[09/01 19:31:11    216s] Total net bbox length = 1.812e+06 (8.989e+05 9.135e+05) (ext = 3.868e+04)
[09/01 19:31:11    216s] Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 1650.8MB
[09/01 19:31:11    216s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:03.0, mem=1650.8MB) @(0:03:34 - 0:03:36).
[09/01 19:31:11    216s] *** Finished refinePlace (0:03:37 mem=1650.8M) ***
[09/01 19:31:11    216s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.3
[09/01 19:31:11    216s] OPERPROF: Finished RefinePlace at level 1, CPU:2.262, REAL:2.282, MEM:1650.8M
[09/01 19:31:11    216s] *** maximum move = 4.26 um ***
[09/01 19:31:11    216s] *** Finished re-routing un-routed nets (1650.8M) ***
[09/01 19:31:11    216s] OPERPROF: Starting DPlace-Init at level 1, MEM:1650.8M
[09/01 19:31:11    217s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1650.8M
[09/01 19:31:11    217s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.058, MEM:1650.8M
[09/01 19:31:11    217s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.108, MEM:1650.8M
[09/01 19:31:11    217s] 
[09/01 19:31:11    217s] *** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=1650.8M) ***
[09/01 19:31:12    217s] TotalInstCnt at PhyDesignMc Destruction: 44,074
[09/01 19:31:12    217s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.2
[09/01 19:31:12    217s] *** DrvOpt [finish] : cpu/real = 0:00:06.8/0:00:06.8 (1.0), totSession cpu/real = 0:03:37.4/0:05:50.3 (0.6), mem = 1631.7M
[09/01 19:31:12    217s] 
[09/01 19:31:12    217s] =============================================================================================
[09/01 19:31:12    217s]  Step TAT Report for DrvOpt #2
[09/01 19:31:12    217s] =============================================================================================
[09/01 19:31:12    217s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:31:12    217s] ---------------------------------------------------------------------------------------------
[09/01 19:31:12    217s] [ RefinePlace            ]      1   0:00:03.3  (  48.1 % )     0:00:03.3 /  0:00:03.3    1.0
[09/01 19:31:12    217s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:31:12    217s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:31:12    217s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:31:12    217s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:31:12    217s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:31:12    217s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:31:12    217s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/01 19:31:12    217s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:31:12    217s] [ OptEval                ]      3   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:31:12    217s] [ OptCommit              ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/01 19:31:12    217s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:31:12    217s] [ PostCommitDelayCalc    ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:31:12    217s] [ DrvFindVioNets         ]      3   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:31:12    217s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:31:12    217s] [ MISC                   ]          0:00:01.7  (  24.2 % )     0:00:01.7 /  0:00:01.7    1.0
[09/01 19:31:12    217s] ---------------------------------------------------------------------------------------------
[09/01 19:31:12    217s]  DrvOpt #2 TOTAL                    0:00:06.9  ( 100.0 % )     0:00:06.9 /  0:00:06.9    1.0
[09/01 19:31:12    217s] ---------------------------------------------------------------------------------------------
[09/01 19:31:12    217s] 
[09/01 19:31:12    217s] End: GigaOpt DRV Optimization
[09/01 19:31:12    217s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/01 19:31:12    217s] **optDesign ... cpu = 0:02:41, real = 0:02:44, mem = 1444.4M, totSessionCpu=0:03:37 **
[09/01 19:31:12    217s] Deleting Lib Analyzer.
[09/01 19:31:12    217s] Begin: GigaOpt Global Optimization
[09/01 19:31:12    217s] *info: use new DP (enabled)
[09/01 19:31:12    217s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/01 19:31:12    217s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:31:12    217s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:31:12    217s] *info: 48 skip_routing nets excluded.
[09/01 19:31:12    217s] Info: 48 io nets excluded
[09/01 19:31:12    217s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:31:12    217s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:31:12    217s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:37.6/0:05:50.5 (0.6), mem = 1578.7M
[09/01 19:31:12    217s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.3
[09/01 19:31:12    217s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:31:12    217s] ### Creating PhyDesignMc. totSessionCpu=0:03:38 mem=1578.7M
[09/01 19:31:12    217s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/01 19:31:12    217s] OPERPROF: Starting DPlace-Init at level 1, MEM:1578.7M
[09/01 19:31:12    217s] #spOpts: N=130 mergeVia=F 
[09/01 19:31:12    217s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1578.7M
[09/01 19:31:12    217s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:31:12    217s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.032, MEM:1578.7M
[09/01 19:31:12    217s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1578.7MB).
[09/01 19:31:12    217s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.076, MEM:1578.7M
[09/01 19:31:12    217s] TotalInstCnt at PhyDesignMc Initialization: 44,074
[09/01 19:31:12    217s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=1578.7M
[09/01 19:31:12    217s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:12    217s] 
[09/01 19:31:12    217s] Creating Lib Analyzer ...
[09/01 19:31:12    217s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:12    217s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:31:12    217s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:31:12    217s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:31:12    217s] 
[09/01 19:31:12    217s] {RT default_rc_corner 0 4 4 0}
[09/01 19:31:12    218s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:38 mem=1578.7M
[09/01 19:31:12    218s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:38 mem=1578.7M
[09/01 19:31:12    218s] Creating Lib Analyzer, finished. 
[09/01 19:31:12    218s] 
[09/01 19:31:12    218s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/01 19:31:12    218s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=1578.7M
[09/01 19:31:12    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=1578.7M
[09/01 19:31:14    219s] *info: 4 don't touch nets excluded
[09/01 19:31:14    219s] *info: 48 io nets excluded
[09/01 19:31:14    219s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:31:14    219s] *info: 243 clock nets excluded
[09/01 19:31:14    219s] *info: 2 special nets excluded.
[09/01 19:31:14    219s] *info: 48 skip_routing nets excluded.
[09/01 19:31:14    219s] *info: 32 multi-driver nets excluded.
[09/01 19:31:14    219s] *info: 1349 no-driver nets excluded.
[09/01 19:31:14    219s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:31:15    220s] ** GigaOpt Global Opt WNS Slack -3.148  TNS Slack -67.552 
[09/01 19:31:15    221s] +--------+--------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:31:15    221s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:31:15    221s] +--------+--------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:31:15    221s] |  -3.148| -67.552|    61.37%|   0:00:00.0| 1597.8M|func_view_wc|  default| status_o                                           |
[09/01 19:31:18    223s] |  -3.148|-1111.028|    61.32%|   0:00:03.0| 1643.6M|func_view_wc|  default| status_o                                           |
[09/01 19:31:20    226s] |  -3.148|-970.312|    61.37%|   0:00:02.0| 1653.2M|func_view_wc|  default| status_o                                           |
[09/01 19:31:21    226s] |  -3.148|-970.312|    61.37%|   0:00:01.0| 1653.2M|func_view_wc|  default| status_o                                           |
[09/01 19:31:26    232s] |  -3.148|-783.153|    61.56%|   0:00:05.0| 1691.3M|func_view_wc|  default| status_o                                           |
[09/01 19:31:35    240s] |  -3.148|-628.047|    61.55%|   0:00:09.0| 1708.1M|func_view_wc|  default| status_o                                           |
[09/01 19:31:36    241s] |  -3.148|-800.681|    61.56%|   0:00:01.0| 1708.1M|func_view_wc|  default| status_o                                           |
[09/01 19:31:36    242s] |  -3.148|-800.681|    61.56%|   0:00:00.0| 1708.1M|func_view_wc|  default| status_o                                           |
[09/01 19:31:38    243s] |  -3.148|-786.958|    61.61%|   0:00:02.0| 1708.1M|func_view_wc|  default| status_o                                           |
[09/01 19:31:44    249s] |  -3.148|-695.239|    61.59%|   0:00:06.0| 1709.7M|func_view_wc|  default| status_o                                           |
[09/01 19:31:45    250s] |  -3.148|-467.009|    61.60%|   0:00:01.0| 1709.7M|func_view_wc|  default| status_o                                           |
[09/01 19:31:45    250s] |  -3.148|-467.009|    61.60%|   0:00:00.0| 1709.7M|func_view_wc|  default| status_o                                           |
[09/01 19:31:46    251s] |  -3.148|-403.749|    61.64%|   0:00:01.0| 1709.7M|func_view_wc|  default| status_o                                           |
[09/01 19:31:50    255s] |  -3.148|-389.444|    61.66%|   0:00:04.0| 1728.8M|func_view_wc|  default| status_o                                           |
[09/01 19:31:51    256s] |  -3.148|-389.444|    61.66%|   0:00:01.0| 1728.8M|func_view_wc|  default| status_o                                           |
[09/01 19:31:51    256s] |  -3.148|-389.444|    61.66%|   0:00:00.0| 1728.8M|func_view_wc|  default| status_o                                           |
[09/01 19:31:52    257s] |  -3.148|-389.222|    61.70%|   0:00:01.0| 1728.8M|func_view_wc|  default| status_o                                           |
[09/01 19:31:55    260s] |  -3.148|-388.254|    61.71%|   0:00:03.0| 1713.9M|func_view_wc|  default| status_o                                           |
[09/01 19:31:55    260s] |  -3.148|-388.039|    61.71%|   0:00:00.0| 1713.9M|func_view_wc|  default| status_o                                           |
[09/01 19:31:55    260s] |  -3.148|-388.039|    61.71%|   0:00:00.0| 1713.9M|func_view_wc|  default| status_o                                           |
[09/01 19:31:56    261s] |  -3.148|-386.302|    61.74%|   0:00:01.0| 1713.9M|func_view_wc|  default| status_o                                           |
[09/01 19:31:56    261s] +--------+--------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:31:56    261s] 
[09/01 19:31:56    261s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:40.4 real=0:00:41.0 mem=1713.9M) ***
[09/01 19:31:56    261s] 
[09/01 19:31:56    261s] *** Finish post-CTS Setup Fixing (cpu=0:00:40.4 real=0:00:41.0 mem=1713.9M) ***
[09/01 19:31:56    261s] ** GigaOpt Global Opt End WNS Slack -3.148  TNS Slack -386.302 
[09/01 19:31:56    261s] TotalInstCnt at PhyDesignMc Destruction: 44,043
[09/01 19:31:56    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.3
[09/01 19:31:56    261s] *** SetupOpt [finish] : cpu/real = 0:00:43.9/0:00:44.3 (1.0), totSession cpu/real = 0:04:21.5/0:06:34.8 (0.7), mem = 1694.8M
[09/01 19:31:56    261s] 
[09/01 19:31:56    261s] =============================================================================================
[09/01 19:31:56    261s]  Step TAT Report for GlobalOpt #1
[09/01 19:31:56    261s] =============================================================================================
[09/01 19:31:56    261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:31:56    261s] ---------------------------------------------------------------------------------------------
[09/01 19:31:56    261s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:31:56    261s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:31:56    261s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:31:56    261s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:31:56    261s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:31:56    261s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:31:56    261s] [ TransformInit          ]      1   0:00:02.3  (   5.1 % )     0:00:02.3 /  0:00:02.2    1.0
[09/01 19:31:56    261s] [ OptSingleIteration     ]     20   0:00:00.2  (   0.3 % )     0:00:40.4 /  0:00:40.1    1.0
[09/01 19:31:56    261s] [ OptGetWeight           ]     20   0:00:02.0  (   4.6 % )     0:00:02.0 /  0:00:02.0    1.0
[09/01 19:31:56    261s] [ OptEval                ]     20   0:00:23.8  (  53.7 % )     0:00:23.8 /  0:00:23.6    1.0
[09/01 19:31:56    261s] [ OptCommit              ]     20   0:00:01.0  (   2.4 % )     0:00:01.0 /  0:00:01.0    1.0
[09/01 19:31:56    261s] [ IncrTimingUpdate       ]     15   0:00:03.1  (   7.1 % )     0:00:03.1 /  0:00:03.1    1.0
[09/01 19:31:56    261s] [ PostCommitDelayCalc    ]     20   0:00:03.0  (   6.7 % )     0:00:03.0 /  0:00:02.9    1.0
[09/01 19:31:56    261s] [ SetupOptGetWorkingSet  ]     20   0:00:02.2  (   5.0 % )     0:00:02.2 /  0:00:02.2    1.0
[09/01 19:31:56    261s] [ SetupOptGetActiveNode  ]     20   0:00:01.3  (   2.8 % )     0:00:01.3 /  0:00:01.2    1.0
[09/01 19:31:56    261s] [ SetupOptSlackGraph     ]     20   0:00:03.7  (   8.4 % )     0:00:03.7 /  0:00:03.8    1.0
[09/01 19:31:56    261s] [ MISC                   ]          0:00:00.7  (   1.6 % )     0:00:00.7 /  0:00:00.7    1.0
[09/01 19:31:56    261s] ---------------------------------------------------------------------------------------------
[09/01 19:31:56    261s]  GlobalOpt #1 TOTAL                 0:00:44.3  ( 100.0 % )     0:00:44.3 /  0:00:43.9    1.0
[09/01 19:31:56    261s] ---------------------------------------------------------------------------------------------
[09/01 19:31:56    261s] 
[09/01 19:31:56    261s] End: GigaOpt Global Optimization
[09/01 19:31:56    261s] *** Timing NOT met, worst failing slack is -3.148
[09/01 19:31:56    261s] *** Check timing (0:00:00.1)
[09/01 19:31:56    261s] Deleting Lib Analyzer.
[09/01 19:31:56    261s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[09/01 19:31:56    261s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:31:56    261s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:31:56    261s] *info: 48 skip_routing nets excluded.
[09/01 19:31:56    261s] Info: 48 io nets excluded
[09/01 19:31:56    261s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:31:56    261s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:31:56    261s] ### Creating LA Mngr. totSessionCpu=0:04:22 mem=1590.8M
[09/01 19:31:56    261s] ### Creating LA Mngr, finished. totSessionCpu=0:04:22 mem=1590.8M
[09/01 19:31:56    261s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/01 19:31:56    261s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1590.8M
[09/01 19:31:56    261s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.052, REAL:0.052, MEM:1590.8M
[09/01 19:31:57    262s] Begin: GigaOpt DRV Optimization
[09/01 19:31:57    262s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[09/01 19:31:57    262s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:31:57    262s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:31:57    262s] *info: 48 skip_routing nets excluded.
[09/01 19:31:57    262s] Info: 48 io nets excluded
[09/01 19:31:57    262s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:31:57    262s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:31:57    262s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:22.3/0:06:35.6 (0.7), mem = 1588.8M
[09/01 19:31:57    262s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.4
[09/01 19:31:57    262s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:31:57    262s] ### Creating PhyDesignMc. totSessionCpu=0:04:22 mem=1588.8M
[09/01 19:31:57    262s] OPERPROF: Starting DPlace-Init at level 1, MEM:1588.8M
[09/01 19:31:57    262s] #spOpts: N=130 mergeVia=F 
[09/01 19:31:57    262s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1588.8M
[09/01 19:31:57    262s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:31:57    262s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.032, MEM:1588.8M
[09/01 19:31:57    262s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1588.8MB).
[09/01 19:31:57    262s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.078, REAL:0.079, MEM:1588.8M
[09/01 19:31:57    262s] TotalInstCnt at PhyDesignMc Initialization: 44,043
[09/01 19:31:57    262s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:23 mem=1588.8M
[09/01 19:31:57    262s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:57    262s] 
[09/01 19:31:57    262s] Creating Lib Analyzer ...
[09/01 19:31:57    262s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:31:57    262s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:31:57    262s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:31:57    262s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:31:57    262s] 
[09/01 19:31:57    262s] {RT default_rc_corner 0 4 4 0}
[09/01 19:31:57    262s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:23 mem=1592.8M
[09/01 19:31:57    262s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:23 mem=1592.8M
[09/01 19:31:57    262s] Creating Lib Analyzer, finished. 
[09/01 19:31:57    262s] 
[09/01 19:31:57    262s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/01 19:31:57    262s] ### Creating LA Mngr. totSessionCpu=0:04:23 mem=1592.8M
[09/01 19:31:57    262s] ### Creating LA Mngr, finished. totSessionCpu=0:04:23 mem=1592.8M
[09/01 19:31:59    264s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:31:59    264s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/01 19:31:59    264s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:31:59    264s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/01 19:31:59    264s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:31:59    264s] Info: violation cost 6.939750 (cap = 0.000000, tran = 0.189750, len = 0.000000, fanout load = 6.750000, fanout count = 0.000000, glitch 0.000000)
[09/01 19:31:59    264s] |    48|   111|    -5.06|    39|    71|   -15.02|    23|    23|     0|     0|    -3.15|  -386.30|       0|       0|       0|  61.74|          |         |
[09/01 19:32:00    265s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/01 19:32:00    265s] |    47|   110|    -5.06|    39|    71|   -15.02|     1|     1|     0|     0|    -3.15|  -429.90|      23|       6|       4|  61.76| 0:00:01.0|  1661.1M|
[09/01 19:32:00    265s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/01 19:32:00    265s] |    47|   110|    -5.06|    39|    71|   -15.02|     1|     1|     0|     0|    -3.15|  -429.90|       0|       0|       0|  61.76| 0:00:00.0|  1661.1M|
[09/01 19:32:00    265s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:32:00    265s] 
[09/01 19:32:00    265s] ###############################################################################
[09/01 19:32:00    265s] #
[09/01 19:32:00    265s] #  Large fanout net report:  
[09/01 19:32:00    265s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/01 19:32:00    265s] #     - current density: 61.76
[09/01 19:32:00    265s] #
[09/01 19:32:00    265s] #  List of high fanout nets:
[09/01 19:32:00    265s] #
[09/01 19:32:00    265s] ###############################################################################
[09/01 19:32:00    265s] 
[09/01 19:32:00    265s] 
[09/01 19:32:00    265s] =======================================================================
[09/01 19:32:00    265s]                 Reasons for remaining drv violations
[09/01 19:32:00    265s] =======================================================================
[09/01 19:32:00    265s] *info: Total 47 net(s) have violations which can't be fixed by DRV optimization.
[09/01 19:32:00    265s] 
[09/01 19:32:00    265s] MultiBuffering failure reasons
[09/01 19:32:00    265s] ------------------------------------------------
[09/01 19:32:00    265s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/01 19:32:00    265s] *info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/01 19:32:00    265s] 
[09/01 19:32:00    265s] 
[09/01 19:32:00    265s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1661.1M) ***
[09/01 19:32:00    265s] 
[09/01 19:32:00    265s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1661.1M
[09/01 19:32:00    265s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1661.1M
[09/01 19:32:00    265s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1661.1M
[09/01 19:32:01    265s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.054, REAL:0.054, MEM:1661.1M
[09/01 19:32:01    266s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.099, REAL:0.099, MEM:1661.1M
[09/01 19:32:01    266s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.099, REAL:0.099, MEM:1661.1M
[09/01 19:32:01    266s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.4
[09/01 19:32:01    266s] OPERPROF: Starting RefinePlace at level 1, MEM:1661.1M
[09/01 19:32:01    266s] *** Starting refinePlace (0:04:26 mem=1661.1M) ***
[09/01 19:32:01    266s] Total net bbox length = 1.812e+06 (8.996e+05 9.123e+05) (ext = 3.891e+04)
[09/01 19:32:01    266s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:32:01    266s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1661.1M
[09/01 19:32:01    266s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1661.1M
[09/01 19:32:01    266s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1661.1M
[09/01 19:32:01    266s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1661.1M
[09/01 19:32:01    266s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1661.1M
[09/01 19:32:01    266s] Starting refinePlace ...
[09/01 19:32:01    266s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:32:01    266s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:32:01    266s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=1670.1MB) @(0:04:26 - 0:04:27).
[09/01 19:32:01    266s] Move report: preRPlace moves 2295 insts, mean move: 1.70 um, max move: 20.64 um
[09/01 19:32:01    266s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIFOMem_322__reg): (512.16, 1236.30) --> (532.80, 1236.30)
[09/01 19:32:01    266s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:32:01    266s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:32:02    266s] 
[09/01 19:32:02    266s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:32:03    267s] Move report: legalization moves 5 insts, mean move: 5.54 um, max move: 11.46 um
[09/01 19:32:03    267s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_RC_19803_0): (1384.80, 1327.02) --> (1377.12, 1330.80)
[09/01 19:32:03    267s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:02.0, mem=1670.1MB) @(0:04:27 - 0:04:28).
[09/01 19:32:03    267s] Move report: Detail placement moves 2300 insts, mean move: 1.71 um, max move: 20.64 um
[09/01 19:32:03    267s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIFOMem_322__reg): (512.16, 1236.30) --> (532.80, 1236.30)
[09/01 19:32:03    267s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1670.1MB
[09/01 19:32:03    268s] Statistics of distance of Instance movement in refine placement:
[09/01 19:32:03    268s]   maximum (X+Y) =        20.64 um
[09/01 19:32:03    268s]   inst (i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIFOMem_322__reg) with max move: (512.16, 1236.3) -> (532.8, 1236.3)
[09/01 19:32:03    268s]   mean    (X+Y) =         1.71 um
[09/01 19:32:03    268s] Summary Report:
[09/01 19:32:03    268s] Instances move: 2300 (out of 43856 movable)
[09/01 19:32:03    268s] Instances flipped: 0
[09/01 19:32:03    268s] Mean displacement: 1.71 um
[09/01 19:32:03    268s] Max displacement: 20.64 um (Instance: i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIFOMem_322__reg) (512.16, 1236.3) -> (532.8, 1236.3)
[09/01 19:32:03    268s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:32:03    268s] Total instances moved : 2300
[09/01 19:32:03    268s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.925, REAL:1.939, MEM:1670.1M
[09/01 19:32:03    268s] Total net bbox length = 1.814e+06 (9.010e+05 9.126e+05) (ext = 3.892e+04)
[09/01 19:32:03    268s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1670.1MB
[09/01 19:32:03    268s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=1670.1MB) @(0:04:26 - 0:04:28).
[09/01 19:32:03    268s] *** Finished refinePlace (0:04:28 mem=1670.1M) ***
[09/01 19:32:03    268s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.4
[09/01 19:32:03    268s] OPERPROF: Finished RefinePlace at level 1, CPU:2.028, REAL:2.043, MEM:1670.1M
[09/01 19:32:03    268s] *** maximum move = 20.64 um ***
[09/01 19:32:03    268s] *** Finished re-routing un-routed nets (1670.1M) ***
[09/01 19:32:03    268s] OPERPROF: Starting DPlace-Init at level 1, MEM:1670.1M
[09/01 19:32:03    268s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1670.1M
[09/01 19:32:03    268s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.053, MEM:1670.1M
[09/01 19:32:03    268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.100, MEM:1670.1M
[09/01 19:32:03    268s] 
[09/01 19:32:03    268s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1670.1M) ***
[09/01 19:32:03    268s] TotalInstCnt at PhyDesignMc Destruction: 44,072
[09/01 19:32:03    268s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.4
[09/01 19:32:03    268s] *** DrvOpt [finish] : cpu/real = 0:00:06.5/0:00:06.6 (1.0), totSession cpu/real = 0:04:28.8/0:06:42.2 (0.7), mem = 1651.1M
[09/01 19:32:03    268s] 
[09/01 19:32:03    268s] =============================================================================================
[09/01 19:32:03    268s]  Step TAT Report for DrvOpt #3
[09/01 19:32:03    268s] =============================================================================================
[09/01 19:32:03    268s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:32:03    268s] ---------------------------------------------------------------------------------------------
[09/01 19:32:03    268s] [ RefinePlace            ]      1   0:00:03.0  (  44.8 % )     0:00:03.0 /  0:00:03.0    1.0
[09/01 19:32:03    268s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:32:03    268s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:32:03    268s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:32:03    268s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:32:03    268s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:32:03    268s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:32:03    268s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/01 19:32:03    268s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:32:03    268s] [ OptEval                ]      4   0:00:00.4  (   5.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:32:03    268s] [ OptCommit              ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/01 19:32:03    268s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:32:03    268s] [ PostCommitDelayCalc    ]      4   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.8
[09/01 19:32:03    268s] [ DrvFindVioNets         ]      3   0:00:00.4  (   5.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:32:03    268s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[09/01 19:32:03    268s] [ MISC                   ]          0:00:01.7  (  24.8 % )     0:00:01.7 /  0:00:01.6    1.0
[09/01 19:32:03    268s] ---------------------------------------------------------------------------------------------
[09/01 19:32:03    268s]  DrvOpt #3 TOTAL                    0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[09/01 19:32:03    268s] ---------------------------------------------------------------------------------------------
[09/01 19:32:03    268s] 
[09/01 19:32:03    268s] End: GigaOpt DRV Optimization
[09/01 19:32:03    268s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/01 19:32:03    268s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1601.1M
[09/01 19:32:03    268s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.032, MEM:1601.1M
[09/01 19:32:04    269s] 
------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=1601.1M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.148  |
|           TNS (ns):|-429.899 |
|    Violating Paths:|  1876   |
|          All Paths:|  10625  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    168 (168)     |
|   max_tran     |      0 (0)       |   0.000    |     43 (158)     |
|   max_fanout   |      0 (0)       |     0      |    179 (179)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.764%
Routing Overflow: 0.19% H and 4.30% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:33, real = 0:03:36, mem = 1455.8M, totSessionCpu=0:04:30 **
[09/01 19:32:04    269s] Info: Disable timing driven in postCTS congRepair.
[09/01 19:32:04    269s] 
[09/01 19:32:04    269s] Starting congRepair ...
[09/01 19:32:04    269s] User Input Parameters:
[09/01 19:32:04    269s] - Congestion Driven    : On
[09/01 19:32:04    269s] - Timing Driven        : Off
[09/01 19:32:04    269s] - Area-Violation Based : On
[09/01 19:32:04    269s] - Start Rollback Level : -5
[09/01 19:32:04    269s] - Legalized            : On
[09/01 19:32:04    269s] - Window Based         : Off
[09/01 19:32:04    269s] - eDen incr mode       : Off
[09/01 19:32:04    269s] - Small incr mode      : Off
[09/01 19:32:04    269s] 
[09/01 19:32:04    269s] Collecting buffer chain nets ...
[09/01 19:32:04    269s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1601.1M
[09/01 19:32:04    269s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.021, REAL:0.021, MEM:1601.1M
[09/01 19:32:04    269s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1601.1M
[09/01 19:32:04    269s] Starting Early Global Route congestion estimation: mem = 1601.1M
[09/01 19:32:04    269s] (I)       Started Loading and Dumping File ( Curr Mem: 1601.07 MB )
[09/01 19:32:04    269s] (I)       Reading DB...
[09/01 19:32:04    269s] (I)       Read data from FE... (mem=1601.1M)
[09/01 19:32:04    269s] (I)       Read nodes and places... (mem=1601.1M)
[09/01 19:32:04    269s] (I)       Done Read nodes and places (cpu=0.057s, mem=1615.9M)
[09/01 19:32:04    269s] (I)       Read nets... (mem=1615.9M)
[09/01 19:32:04    269s] (I)       Done Read nets (cpu=0.129s, mem=1632.9M)
[09/01 19:32:04    269s] (I)       Done Read data from FE (cpu=0.186s, mem=1632.9M)
[09/01 19:32:04    269s] (I)       before initializing RouteDB syMemory usage = 1632.9 MB
[09/01 19:32:04    269s] (I)       == Non-default Options ==
[09/01 19:32:04    269s] (I)       Maximum routing layer                              : 4
[09/01 19:32:04    269s] (I)       Use non-blocking free Dbs wires                    : false
[09/01 19:32:04    269s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:32:04    269s] (I)       Use row-based GCell size
[09/01 19:32:04    269s] (I)       GCell unit size  : 3780
[09/01 19:32:04    269s] (I)       GCell multiplier : 1
[09/01 19:32:04    269s] (I)       build grid graph
[09/01 19:32:04    269s] (I)       build grid graph start
[09/01 19:32:04    269s] [NR-eGR] Track table information for default rule: 
[09/01 19:32:04    269s] [NR-eGR] Metal1 has no routable track
[09/01 19:32:04    269s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:32:04    269s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:32:04    269s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:32:04    269s] (I)       build grid graph end
[09/01 19:32:04    269s] (I)       ===========================================================================
[09/01 19:32:04    269s] (I)       == Report All Rule Vias ==
[09/01 19:32:04    269s] (I)       ===========================================================================
[09/01 19:32:04    269s] (I)        Via Rule : (Default)
[09/01 19:32:04    269s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:32:04    269s] (I)       ---------------------------------------------------------------------------
[09/01 19:32:04    269s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:32:04    269s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:32:04    269s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:32:04    269s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:32:04    269s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:32:04    269s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:32:04    269s] (I)       ===========================================================================
[09/01 19:32:04    269s] (I)        Via Rule : ndr_1w2s
[09/01 19:32:04    269s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:32:04    269s] (I)       ---------------------------------------------------------------------------
[09/01 19:32:04    269s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:32:04    269s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:32:04    269s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:32:04    269s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:32:04    269s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:32:04    269s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:32:04    269s] (I)       ===========================================================================
[09/01 19:32:04    269s] (I)        Via Rule : ndr_3w3s
[09/01 19:32:04    269s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:32:04    269s] (I)       ---------------------------------------------------------------------------
[09/01 19:32:04    269s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:32:04    269s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:32:04    269s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:32:04    269s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:32:04    269s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:32:04    269s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:32:04    269s] (I)       ===========================================================================
[09/01 19:32:04    269s] (I)        Via Rule : ndr_2w2s
[09/01 19:32:04    269s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:32:04    269s] (I)       ---------------------------------------------------------------------------
[09/01 19:32:04    269s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:32:04    269s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:32:04    269s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:32:04    269s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:32:04    269s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:32:04    269s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:32:04    269s] (I)       ===========================================================================
[09/01 19:32:04    269s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1632.94 MB )
[09/01 19:32:04    269s] (I)       Num PG vias on layer 2 : 0
[09/01 19:32:04    269s] (I)       Num PG vias on layer 3 : 0
[09/01 19:32:04    269s] (I)       Num PG vias on layer 4 : 0
[09/01 19:32:04    269s] [NR-eGR] Read 74663 PG shapes
[09/01 19:32:04    269s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1632.94 MB )
[09/01 19:32:04    269s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:32:04    269s] [NR-eGR] #Instance Blockages : 7057
[09/01 19:32:04    269s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:32:04    269s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:32:04    269s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:32:04    269s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:32:04    269s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:32:04    269s] (I)       readDataFromPlaceDB
[09/01 19:32:04    269s] (I)       Read net information..
[09/01 19:32:05    269s] [NR-eGR] Read numTotalNets=44730  numIgnoredNets=264
[09/01 19:32:05    269s] (I)       Read testcase time = 0.017 seconds
[09/01 19:32:05    269s] 
[09/01 19:32:05    269s] (I)       early_global_route_priority property id does not exist.
[09/01 19:32:05    269s] (I)       Start initializing grid graph
[09/01 19:32:05    269s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:32:05    269s] (I)       End initializing grid graph
[09/01 19:32:05    269s] (I)       Model blockages into capacity
[09/01 19:32:05    269s] (I)       Read Num Blocks=103650  Num Prerouted Wires=16865  Num CS=0
[09/01 19:32:05    269s] (I)       Started Modeling ( Curr Mem: 1642.79 MB )
[09/01 19:32:05    269s] (I)       Layer 1 (H) : #blockages 66289 : #preroutes 12225
[09/01 19:32:05    269s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:32:05    270s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:32:05    270s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1642.79 MB )
[09/01 19:32:05    270s] (I)       -- layer congestion ratio --
[09/01 19:32:05    270s] (I)       Layer 1 : 0.100000
[09/01 19:32:05    270s] (I)       Layer 2 : 0.700000
[09/01 19:32:05    270s] (I)       Layer 3 : 0.700000
[09/01 19:32:05    270s] (I)       Layer 4 : 0.700000
[09/01 19:32:05    270s] (I)       ----------------------------
[09/01 19:32:05    270s] (I)       Number of ignored nets = 264
[09/01 19:32:05    270s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:32:05    270s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:32:05    270s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:32:05    270s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:32:05    270s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:32:05    270s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:32:05    270s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:32:05    270s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:32:05    270s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:32:05    270s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:32:05    270s] (I)       Before initializing Early Global Route syMemory usage = 1642.8 MB
[09/01 19:32:05    270s] (I)       Ndr track 0 does not exist
[09/01 19:32:05    270s] (I)       Ndr track 0 does not exist
[09/01 19:32:05    270s] (I)       Ndr track 0 does not exist
[09/01 19:32:05    270s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:32:05    270s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:32:05    270s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:32:05    270s] (I)       Site width          :   480  (dbu)
[09/01 19:32:05    270s] (I)       Row height          :  3780  (dbu)
[09/01 19:32:05    270s] (I)       GCell width         :  3780  (dbu)
[09/01 19:32:05    270s] (I)       GCell height        :  3780  (dbu)
[09/01 19:32:05    270s] (I)       Grid                :   487   487     4
[09/01 19:32:05    270s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:32:05    270s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:32:05    270s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:32:05    270s] (I)       Default wire width  :   160   200   200   200
[09/01 19:32:05    270s] (I)       Default wire space  :   180   210   210   210
[09/01 19:32:05    270s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:32:05    270s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:32:05    270s] (I)       First track coord   :     0   240   480   240
[09/01 19:32:05    270s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:32:05    270s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:32:05    270s] (I)       Num of masks        :     1     1     1     1
[09/01 19:32:05    270s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:32:05    270s] (I)       --------------------------------------------------------
[09/01 19:32:05    270s] 
[09/01 19:32:05    270s] [NR-eGR] ============ Routing rule table ============
[09/01 19:32:05    270s] [NR-eGR] Rule id: 0  Nets: 44441 
[09/01 19:32:05    270s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:32:05    270s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:32:05    270s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:32:05    270s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:32:05    270s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:32:05    270s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:32:05    270s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:32:05    270s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:32:05    270s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:32:05    270s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:32:05    270s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:32:05    270s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:32:05    270s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:32:05    270s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:32:05    270s] [NR-eGR] ========================================
[09/01 19:32:05    270s] [NR-eGR] 
[09/01 19:32:05    270s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:32:05    270s] (I)       blocked tracks on layer2 : = 875253 / 2133547 (41.02%)
[09/01 19:32:05    270s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:32:05    270s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:32:05    270s] (I)       After initializing Early Global Route syMemory usage = 1652.3 MB
[09/01 19:32:05    270s] (I)       Finished Loading and Dumping File ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Reset routing kernel
[09/01 19:32:05    270s] (I)       Started Global Routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       ============= Initialization =============
[09/01 19:32:05    270s] (I)       totalPins=140398  totalGlobalPin=133228 (94.89%)
[09/01 19:32:05    270s] (I)       Started Net group 1 ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Build MST ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Generate topology with single threads
[09/01 19:32:05    270s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:32:05    270s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1a Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1a ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Pattern routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:32:05    270s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:32:05    270s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1b Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1b ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Monotonic routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:32:05    270s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.890000e+02um
[09/01 19:32:05    270s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1c Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1c ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Two level routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Level2 Grid: 98 x 98
[09/01 19:32:05    270s] (I)       Started Two Level Routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:32:05    270s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1d Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1d ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Detoured routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:32:05    270s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1e Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1e ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Route legalization ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Usage: 50 = (25 H, 25 V) = (0.00% H, 0.00% V) = (9.450e+01um H, 9.450e+01um V)
[09/01 19:32:05    270s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.890000e+02um
[09/01 19:32:05    270s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Layer assignment ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Running layer assignment with 1 threads
[09/01 19:32:05    270s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Net group 2 ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Build MST ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Generate topology with single threads
[09/01 19:32:05    270s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       total 2D Cap : 3730819 = (2634057 H, 1096762 V)
[09/01 19:32:05    270s] [NR-eGR] Layer group 2: route 44441 net(s) in layer range [2, 4]
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1a Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1a ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Pattern routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Pattern routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 224
[09/01 19:32:05    270s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Usage: 517642 = (269165 H, 248477 V) = (10.22% H, 22.66% V) = (1.017e+06um H, 9.392e+05um V)
[09/01 19:32:05    270s] (I)       Finished Phase 1a ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1b Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1b ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Monotonic routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Usage: 518738 = (269791 H, 248947 V) = (10.24% H, 22.70% V) = (1.020e+06um H, 9.410e+05um V)
[09/01 19:32:05    270s] (I)       Overflow of layer group 2: 0.79% H + 4.42% V. EstWL: 1.960830e+06um
[09/01 19:32:05    270s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1c Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1c ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Two level routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Level2 Grid: 98 x 98
[09/01 19:32:05    270s] (I)       Started Two Level Routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Usage: 524874 = (275171 H, 249703 V) = (10.45% H, 22.77% V) = (1.040e+06um H, 9.439e+05um V)
[09/01 19:32:05    270s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1d Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1d ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Detoured routing ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Usage: 524874 = (275171 H, 249703 V) = (10.45% H, 22.77% V) = (1.040e+06um H, 9.439e+05um V)
[09/01 19:32:05    270s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1e Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1e ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Route legalization ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Usage: 524874 = (275171 H, 249703 V) = (10.45% H, 22.77% V) = (1.040e+06um H, 9.439e+05um V)
[09/01 19:32:05    270s] [NR-eGR] Early Global Route overflow of layer group 2: 0.21% H + 3.73% V. EstWL: 1.984024e+06um
[09/01 19:32:05    270s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Started Layer assignment ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Current Layer assignment [Initialization] ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Running layer assignment with 1 threads
[09/01 19:32:05    270s] (I)       Finished Layer assignment ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Net group 2 ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] (I)       ============  Phase 1l Route ============
[09/01 19:32:05    270s] (I)       Started Phase 1l ( Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       
[09/01 19:32:05    270s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:32:05    270s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:32:05    270s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:32:05    270s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[09/01 19:32:05    270s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:32:05    270s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:32:05    270s] [NR-eGR]  Metal2  (2)       338( 0.21%)        39( 0.02%)         2( 0.00%)   ( 0.24%) 
[09/01 19:32:05    270s] [NR-eGR]  Metal3  (3)      5364( 3.33%)       111( 0.07%)         0( 0.00%)   ( 3.40%) 
[09/01 19:32:05    270s] [NR-eGR]  Metal4  (4)       117( 0.07%)         3( 0.00%)         0( 0.00%)   ( 0.07%) 
[09/01 19:32:05    270s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:32:05    270s] [NR-eGR] Total             5819( 1.20%)       153( 0.03%)         2( 0.00%)   ( 1.24%) 
[09/01 19:32:05    270s] [NR-eGR] 
[09/01 19:32:05    270s] (I)       Finished Global Routing ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 1652.29 MB )
[09/01 19:32:05    270s] (I)       total 2D Cap : 3750803 = (2652415 H, 1098388 V)
[09/01 19:32:05    270s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 3.41% V
[09/01 19:32:05    270s] [NR-eGR] Overflow after Early Global Route 0.16% H + 4.11% V
[09/01 19:32:05    270s] Early Global Route congestion estimation runtime: 1.16 seconds, mem = 1652.3M
[09/01 19:32:05    270s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.162, REAL:1.171, MEM:1652.3M
[09/01 19:32:05    270s] OPERPROF: Starting HotSpotCal at level 1, MEM:1652.3M
[09/01 19:32:05    270s] [hotspot] +------------+---------------+---------------+
[09/01 19:32:05    270s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:32:05    270s] [hotspot] +------------+---------------+---------------+
[09/01 19:32:05    270s] [hotspot] | normalized |         76.20 |        156.33 |
[09/01 19:32:05    270s] [hotspot] +------------+---------------+---------------+
[09/01 19:32:05    270s] Local HotSpot Analysis: normalized max congestion hotspot area = 76.20, normalized total congestion hotspot area = 156.33 (area is in unit of 4 std-cell row bins)
[09/01 19:32:05    270s] [hotspot] max/total 76.20/156.33, big hotspot (>10) total 91.28
[09/01 19:32:05    270s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:32:05    270s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:05    270s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:32:05    270s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:05    270s] [hotspot] |  1  |   514.32   514.32   635.28   726.00 |       75.15   |
[09/01 19:32:05    270s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:05    270s] [hotspot] |  2  |  1421.52   544.56  1482.00   635.28 |       12.07   |
[09/01 19:32:05    270s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:05    270s] [hotspot] |  3  |   846.96  1028.40   907.44  1088.88 |        4.33   |
[09/01 19:32:05    270s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:05    270s] [hotspot] |  4  |  1421.52  1300.56  1482.00  1361.04 |        4.07   |
[09/01 19:32:05    270s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:05    270s] [hotspot] |  5  |  1300.56  1240.08  1361.04  1300.56 |        3.54   |
[09/01 19:32:05    270s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:05    270s] Top 5 hotspots total area: 99.15
[09/01 19:32:05    270s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.014, MEM:1652.3M
[09/01 19:32:05    270s] 
[09/01 19:32:05    270s] === incrementalPlace Internal Loop 1 ===
[09/01 19:32:05    270s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[09/01 19:32:05    270s] OPERPROF: Starting IPInitSPData at level 1, MEM:1652.3M
[09/01 19:32:05    270s] #spOpts: N=130 
[09/01 19:32:05    270s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1652.3M
[09/01 19:32:05    270s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:32:06    271s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.107, MEM:1652.3M
[09/01 19:32:06    271s] OPERPROF:   Starting post-place ADS at level 2, MEM:1652.3M
[09/01 19:32:06    271s] ADSU 0.621 -> 0.642. GS 30.240
[09/01 19:32:06    271s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.082, REAL:0.082, MEM:1652.3M
[09/01 19:32:06    271s] OPERPROF:   Starting spMPad at level 2, MEM:1652.3M
[09/01 19:32:06    271s] OPERPROF:     Starting spContextMPad at level 3, MEM:1652.3M
[09/01 19:32:06    271s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1652.3M
[09/01 19:32:06    271s] OPERPROF:   Finished spMPad at level 2, CPU:0.017, REAL:0.017, MEM:1652.3M
[09/01 19:32:06    271s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1652.3M
[09/01 19:32:06    271s] no activity file in design. spp won't run.
[09/01 19:32:06    271s] [spp] 0
[09/01 19:32:06    271s] [adp] 0:1:1:3
[09/01 19:32:06    271s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.014, REAL:0.014, MEM:1652.3M
[09/01 19:32:06    271s] SP #FI/SF FL/PI 216/0 38585/5271
[09/01 19:32:06    271s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.294, REAL:0.297, MEM:1652.3M
[09/01 19:32:06    271s] PP off. flexM 0
[09/01 19:32:06    271s] OPERPROF: Starting CDPad at level 1, MEM:1652.3M
[09/01 19:32:06    271s] Starting area based congRepair.
[09/01 19:32:06    271s] 3DP is on.
[09/01 19:32:06    271s] 3DP OF M2 0.005, M4 0.001. Diff 0
[09/01 19:32:06    271s] 3DP DPT Adjust 0. 0.718, 0.753, delta 0.000. WS budget 1000.0000
[09/01 19:32:06    271s] Area based congRepair is working on 5.9% of the design.
[09/01 19:32:06    271s] CDPadU 0.978 -> 0.982. R=0.653, N=43856, GS=3.780
[09/01 19:32:06    271s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 76.72
[09/01 19:32:06    271s] OPERPROF: Finished CDPad at level 1, CPU:0.341, REAL:0.344, MEM:1662.3M
[09/01 19:32:06    271s] NP #FI/FS/SF FL/PI: 51123/64/42801 1055/78
[09/01 19:32:06    271s] no activity file in design. spp won't run.
[09/01 19:32:06    271s] 
[09/01 19:32:06    271s] AB Est...
[09/01 19:32:06    271s] OPERPROF: Starting npPlace at level 1, MEM:1662.3M
[09/01 19:32:06    271s] OPERPROF: Finished npPlace at level 1, CPU:0.052, REAL:0.053, MEM:1662.3M
[09/01 19:32:06    271s] Iteration  4: Skipped, with CDP Off
[09/01 19:32:06    271s] 
[09/01 19:32:06    271s] AB Est...
[09/01 19:32:06    271s] OPERPROF: Starting npPlace at level 1, MEM:1662.3M
[09/01 19:32:06    271s] OPERPROF: Finished npPlace at level 1, CPU:0.055, REAL:0.055, MEM:1662.3M
[09/01 19:32:07    271s] Iteration  5: Skipped, with CDP Off
[09/01 19:32:07    271s] 
[09/01 19:32:07    271s] AB Est...
[09/01 19:32:07    271s] OPERPROF: Starting npPlace at level 1, MEM:1662.3M
[09/01 19:32:07    272s] OPERPROF: Finished npPlace at level 1, CPU:0.049, REAL:0.049, MEM:1662.3M
[09/01 19:32:07    272s] Iteration  6: Skipped, with CDP Off
[09/01 19:32:07    272s] 
[09/01 19:32:07    272s] AB Est...
[09/01 19:32:07    272s] OPERPROF: Starting npPlace at level 1, MEM:1662.3M
[09/01 19:32:07    272s] OPERPROF: Finished npPlace at level 1, CPU:0.052, REAL:0.053, MEM:1662.3M
[09/01 19:32:07    272s] Iteration  7: Skipped, with CDP Off
[09/01 19:32:07    272s] 
[09/01 19:32:07    272s] AB Est...
[09/01 19:32:07    272s] OPERPROF: Starting npPlace at level 1, MEM:1662.3M
[09/01 19:32:07    272s] AB param 100.0% (1055/1055).
[09/01 19:32:07    272s] OPERPROF: Finished npPlace at level 1, CPU:0.052, REAL:0.053, MEM:1662.3M
[09/01 19:32:07    272s] AB WA 1.00. HSB #SP 0
[09/01 19:32:07    272s] AB Full.
[09/01 19:32:07    272s] OPERPROF: Starting npPlace at level 1, MEM:1662.3M
[09/01 19:32:07    272s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[09/01 19:32:07    272s] No instances found in the vector
[09/01 19:32:07    272s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1662.3M, DRC: 0)
[09/01 19:32:07    272s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:32:07    272s] Starting Early Global Route supply map. mem = 1662.3M
[09/01 19:32:07    272s] Finished Early Global Route supply map. mem = 1697.5M
[09/01 19:32:23    288s] Iteration  8: Total net bbox = 1.106e+05 (4.99e+04 6.08e+04)
[09/01 19:32:23    288s]               Est.  stn bbox = 1.227e+05 (5.57e+04 6.70e+04)
[09/01 19:32:23    288s]               cpu = 0:00:15.8 real = 0:00:16.0 mem = 1657.5M
[09/01 19:32:23    288s] OPERPROF: Finished npPlace at level 1, CPU:15.875, REAL:16.025, MEM:1657.5M
[09/01 19:32:23    288s] no activity file in design. spp won't run.
[09/01 19:32:23    288s] NP #FI/FS/SF FL/PI: 51123/64/42801 1055/78
[09/01 19:32:23    288s] no activity file in design. spp won't run.
[09/01 19:32:23    288s] OPERPROF: Starting npPlace at level 1, MEM:1657.5M
[09/01 19:32:23    288s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[09/01 19:32:23    288s] No instances found in the vector
[09/01 19:32:23    288s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1657.5M, DRC: 0)
[09/01 19:32:23    288s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:32:39    304s] Iteration  9: Total net bbox = 1.075e+05 (4.87e+04 5.87e+04)
[09/01 19:32:39    304s]               Est.  stn bbox = 1.192e+05 (5.44e+04 6.48e+04)
[09/01 19:32:39    304s]               cpu = 0:00:15.4 real = 0:00:16.0 mem = 1672.5M
[09/01 19:32:39    304s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[09/01 19:32:39    304s] No instances found in the vector
[09/01 19:32:39    304s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1672.5M, DRC: 0)
[09/01 19:32:39    304s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:32:50    315s] Iteration 10: Total net bbox = 1.082e+05 (4.92e+04 5.90e+04)
[09/01 19:32:50    315s]               Est.  stn bbox = 1.200e+05 (5.49e+04 6.51e+04)
[09/01 19:32:50    315s]               cpu = 0:00:11.0 real = 0:00:11.0 mem = 1685.6M
[09/01 19:32:50    315s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[09/01 19:32:50    315s] No instances found in the vector
[09/01 19:32:50    315s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1685.6M, DRC: 0)
[09/01 19:32:50    315s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:32:51    316s] Iteration 11: Total net bbox = 1.085e+05 (4.93e+04 5.92e+04)
[09/01 19:32:51    316s]               Est.  stn bbox = 1.203e+05 (5.50e+04 6.53e+04)
[09/01 19:32:51    316s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1685.6M
[09/01 19:32:51    316s] OPERPROF: Finished npPlace at level 1, CPU:27.417, REAL:27.711, MEM:1685.6M
[09/01 19:32:51    316s] Move report: Congestion Driven Placement moves 1055 insts, mean move: 11.39 um, max move: 436.84 um
[09/01 19:32:51    316s] 	Max move on inst (i_croc_soc/i_croc/ictc_postCTS_holdFE_OFC50_FE_OFN13208_FE_OFN1624_1420): (539.04, 480.30) --> (903.50, 407.91)
[09/01 19:32:51    316s] no activity file in design. spp won't run.
[09/01 19:32:51    316s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1685.6M
[09/01 19:32:51    316s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1685.6M
[09/01 19:32:51    316s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:1685.6M
[09/01 19:32:51    316s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.021, MEM:1685.6M
[09/01 19:32:51    316s] 
[09/01 19:32:51    316s] Finished Incremental Placement (cpu=0:00:45.4, real=0:00:46.0, mem=1685.6M)
[09/01 19:32:51    316s] CongRepair sets shifter mode to gplace
[09/01 19:32:51    316s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1685.6M
[09/01 19:32:51    316s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1685.6M
[09/01 19:32:51    316s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1685.6M
[09/01 19:32:51    316s] #spOpts: N=130 mergeVia=F 
[09/01 19:32:51    316s] All LLGs are deleted
[09/01 19:32:51    316s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1685.6M
[09/01 19:32:51    316s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1685.6M
[09/01 19:32:51    316s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1685.6M
[09/01 19:32:51    316s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1685.6M
[09/01 19:32:51    316s] Core basic site is CoreSite
[09/01 19:32:51    316s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:32:51    316s] Fast DP-INIT is on for default
[09/01 19:32:51    316s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:32:51    316s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.171, REAL:0.044, MEM:1685.6M
[09/01 19:32:51    316s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.202, REAL:0.075, MEM:1685.6M
[09/01 19:32:51    316s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1685.6MB).
[09/01 19:32:51    316s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.254, REAL:0.128, MEM:1685.6M
[09/01 19:32:51    316s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.254, REAL:0.128, MEM:1685.6M
[09/01 19:32:51    316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.5
[09/01 19:32:51    316s] OPERPROF:   Starting RefinePlace at level 2, MEM:1685.6M
[09/01 19:32:51    316s] *** Starting refinePlace (0:05:17 mem=1685.6M) ***
[09/01 19:32:52    316s] Total net bbox length = 1.813e+06 (9.006e+05 9.123e+05) (ext = 3.892e+04)
[09/01 19:32:52    316s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:32:52    316s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1685.6M
[09/01 19:32:52    316s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1685.6M
[09/01 19:32:52    316s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1685.6M
[09/01 19:32:52    316s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1685.6M
[09/01 19:32:52    316s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1685.6M
[09/01 19:32:52    316s] Starting refinePlace ...
[09/01 19:32:52    316s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:32:52    316s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:32:52    317s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=1685.6MB) @(0:05:17 - 0:05:18).
[09/01 19:32:52    317s] Move report: preRPlace moves 1059 insts, mean move: 1.12 um, max move: 6.90 um
[09/01 19:32:52    317s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_holdFE_OFC36_gen_512x32xBx1_rdata64_17): (741.88, 686.24) --> (743.04, 691.98)
[09/01 19:32:52    317s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_8
[09/01 19:32:52    317s] 	Violation at original loc: Placement Blockage Violation
[09/01 19:32:52    317s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:32:52    317s] Placement tweakage begins.
[09/01 19:32:53    317s] wire length = 1.988e+06
[09/01 19:32:54    318s] wire length = 1.984e+06
[09/01 19:32:54    319s] Placement tweakage ends.
[09/01 19:32:54    319s] Move report: tweak moves 1592 insts, mean move: 3.93 um, max move: 27.84 um
[09/01 19:32:54    319s] 	Max move on inst (i_croc_soc/i_croc/ictc_preCTS_FE_OFC1633_1545): (977.28, 695.76) --> (1005.12, 695.76)
[09/01 19:32:54    319s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:02.0, mem=1704.0MB) @(0:05:18 - 0:05:19).
[09/01 19:32:54    319s] 
[09/01 19:32:54    319s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:32:55    320s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:32:55    320s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=1704.0MB) @(0:05:19 - 0:05:20).
[09/01 19:32:55    320s] Move report: Detail placement moves 2563 insts, mean move: 2.89 um, max move: 27.84 um
[09/01 19:32:55    320s] 	Max move on inst (i_croc_soc/i_croc/ictc_preCTS_FE_OFC1633_1545): (977.28, 695.76) --> (1005.12, 695.76)
[09/01 19:32:55    320s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1704.0MB
[09/01 19:32:55    320s] Statistics of distance of Instance movement in refine placement:
[09/01 19:32:55    320s]   maximum (X+Y) =        27.84 um
[09/01 19:32:55    320s]   inst (i_croc_soc/i_croc/ictc_preCTS_FE_OFC1633_1545) with max move: (977.28, 695.76) -> (1005.12, 695.76)
[09/01 19:32:55    320s]   mean    (X+Y) =         2.89 um
[09/01 19:32:55    320s] Total instances flipped for legalization: 648
[09/01 19:32:55    320s] Summary Report:
[09/01 19:32:55    320s] Instances move: 2563 (out of 43856 movable)
[09/01 19:32:55    320s] Instances flipped: 648
[09/01 19:32:55    320s] Mean displacement: 2.89 um
[09/01 19:32:55    320s] Max displacement: 27.84 um (Instance: i_croc_soc/i_croc/ictc_preCTS_FE_OFC1633_1545) (977.28, 695.76) -> (1005.12, 695.76)
[09/01 19:32:55    320s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[09/01 19:32:55    320s] Total instances moved : 2563
[09/01 19:32:55    320s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.477, REAL:3.504, MEM:1704.0M
[09/01 19:32:55    320s] Total net bbox length = 1.809e+06 (8.972e+05 9.122e+05) (ext = 3.891e+04)
[09/01 19:32:55    320s] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1704.0MB
[09/01 19:32:55    320s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=1704.0MB) @(0:05:17 - 0:05:20).
[09/01 19:32:55    320s] *** Finished refinePlace (0:05:20 mem=1704.0M) ***
[09/01 19:32:55    320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.5
[09/01 19:32:55    320s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.596, REAL:3.623, MEM:1704.0M
[09/01 19:32:55    320s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.944, REAL:3.845, MEM:1704.0M
[09/01 19:32:55    320s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1704.0M
[09/01 19:32:55    320s] Starting Early Global Route congestion estimation: mem = 1704.0M
[09/01 19:32:55    320s] (I)       Started Loading and Dumping File ( Curr Mem: 1704.04 MB )
[09/01 19:32:55    320s] (I)       Reading DB...
[09/01 19:32:55    320s] (I)       Read data from FE... (mem=1704.0M)
[09/01 19:32:55    320s] (I)       Read nodes and places... (mem=1704.0M)
[09/01 19:32:55    320s] (I)       Done Read nodes and places (cpu=0.048s, mem=1704.0M)
[09/01 19:32:55    320s] (I)       Read nets... (mem=1704.0M)
[09/01 19:32:55    320s] (I)       Done Read nets (cpu=0.136s, mem=1704.0M)
[09/01 19:32:55    320s] (I)       Done Read data from FE (cpu=0.185s, mem=1704.0M)
[09/01 19:32:55    320s] (I)       before initializing RouteDB syMemory usage = 1704.0 MB
[09/01 19:32:55    320s] (I)       == Non-default Options ==
[09/01 19:32:55    320s] (I)       Maximum routing layer                              : 4
[09/01 19:32:55    320s] (I)       Use non-blocking free Dbs wires                    : false
[09/01 19:32:55    320s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:32:55    320s] (I)       Use row-based GCell size
[09/01 19:32:55    320s] (I)       GCell unit size  : 3780
[09/01 19:32:55    320s] (I)       GCell multiplier : 1
[09/01 19:32:55    320s] (I)       build grid graph
[09/01 19:32:55    320s] (I)       build grid graph start
[09/01 19:32:55    320s] [NR-eGR] Track table information for default rule: 
[09/01 19:32:55    320s] [NR-eGR] Metal1 has no routable track
[09/01 19:32:55    320s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:32:55    320s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:32:55    320s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:32:55    320s] (I)       build grid graph end
[09/01 19:32:55    320s] (I)       ===========================================================================
[09/01 19:32:55    320s] (I)       == Report All Rule Vias ==
[09/01 19:32:55    320s] (I)       ===========================================================================
[09/01 19:32:55    320s] (I)        Via Rule : (Default)
[09/01 19:32:55    320s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:32:55    320s] (I)       ---------------------------------------------------------------------------
[09/01 19:32:55    320s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:32:55    320s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:32:55    320s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:32:55    320s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:32:55    320s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:32:55    320s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:32:55    320s] (I)       ===========================================================================
[09/01 19:32:55    320s] (I)        Via Rule : ndr_1w2s
[09/01 19:32:55    320s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:32:55    320s] (I)       ---------------------------------------------------------------------------
[09/01 19:32:55    320s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:32:55    320s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:32:55    320s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:32:55    320s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:32:55    320s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:32:55    320s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:32:55    320s] (I)       ===========================================================================
[09/01 19:32:55    320s] (I)        Via Rule : ndr_3w3s
[09/01 19:32:55    320s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:32:55    320s] (I)       ---------------------------------------------------------------------------
[09/01 19:32:55    320s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:32:55    320s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:32:55    320s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:32:55    320s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:32:55    320s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:32:55    320s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:32:55    320s] (I)       ===========================================================================
[09/01 19:32:55    320s] (I)        Via Rule : ndr_2w2s
[09/01 19:32:55    320s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:32:55    320s] (I)       ---------------------------------------------------------------------------
[09/01 19:32:55    320s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:32:55    320s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:32:55    320s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:32:55    320s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:32:55    320s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:32:55    320s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:32:55    320s] (I)       ===========================================================================
[09/01 19:32:55    320s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1704.04 MB )
[09/01 19:32:55    320s] (I)       Num PG vias on layer 2 : 0
[09/01 19:32:55    320s] (I)       Num PG vias on layer 3 : 0
[09/01 19:32:55    320s] (I)       Num PG vias on layer 4 : 0
[09/01 19:32:55    320s] [NR-eGR] Read 74663 PG shapes
[09/01 19:32:55    320s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:55    320s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:32:55    320s] [NR-eGR] #Instance Blockages : 7057
[09/01 19:32:55    320s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:32:55    320s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:32:55    320s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:32:55    320s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:32:55    320s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:32:55    320s] (I)       readDataFromPlaceDB
[09/01 19:32:55    320s] (I)       Read net information..
[09/01 19:32:55    320s] [NR-eGR] Read numTotalNets=44730  numIgnoredNets=264
[09/01 19:32:55    320s] (I)       Read testcase time = 0.013 seconds
[09/01 19:32:55    320s] 
[09/01 19:32:55    320s] (I)       early_global_route_priority property id does not exist.
[09/01 19:32:55    320s] (I)       Start initializing grid graph
[09/01 19:32:55    320s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:32:55    320s] (I)       End initializing grid graph
[09/01 19:32:55    320s] (I)       Model blockages into capacity
[09/01 19:32:55    320s] (I)       Read Num Blocks=103650  Num Prerouted Wires=16865  Num CS=0
[09/01 19:32:55    320s] (I)       Started Modeling ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Layer 1 (H) : #blockages 66289 : #preroutes 12225
[09/01 19:32:56    320s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:32:56    320s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:32:56    320s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       -- layer congestion ratio --
[09/01 19:32:56    320s] (I)       Layer 1 : 0.100000
[09/01 19:32:56    320s] (I)       Layer 2 : 0.700000
[09/01 19:32:56    320s] (I)       Layer 3 : 0.700000
[09/01 19:32:56    320s] (I)       Layer 4 : 0.700000
[09/01 19:32:56    320s] (I)       ----------------------------
[09/01 19:32:56    320s] (I)       Number of ignored nets = 264
[09/01 19:32:56    320s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:32:56    320s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:32:56    320s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:32:56    320s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:32:56    320s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:32:56    320s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:32:56    320s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:32:56    320s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:32:56    320s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:32:56    320s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:32:56    320s] (I)       Before initializing Early Global Route syMemory usage = 1704.0 MB
[09/01 19:32:56    320s] (I)       Ndr track 0 does not exist
[09/01 19:32:56    320s] (I)       Ndr track 0 does not exist
[09/01 19:32:56    320s] (I)       Ndr track 0 does not exist
[09/01 19:32:56    320s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:32:56    320s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:32:56    320s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:32:56    320s] (I)       Site width          :   480  (dbu)
[09/01 19:32:56    320s] (I)       Row height          :  3780  (dbu)
[09/01 19:32:56    320s] (I)       GCell width         :  3780  (dbu)
[09/01 19:32:56    320s] (I)       GCell height        :  3780  (dbu)
[09/01 19:32:56    320s] (I)       Grid                :   487   487     4
[09/01 19:32:56    320s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:32:56    320s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:32:56    320s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:32:56    320s] (I)       Default wire width  :   160   200   200   200
[09/01 19:32:56    320s] (I)       Default wire space  :   180   210   210   210
[09/01 19:32:56    320s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:32:56    320s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:32:56    320s] (I)       First track coord   :     0   240   480   240
[09/01 19:32:56    320s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:32:56    320s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:32:56    320s] (I)       Num of masks        :     1     1     1     1
[09/01 19:32:56    320s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:32:56    320s] (I)       --------------------------------------------------------
[09/01 19:32:56    320s] 
[09/01 19:32:56    320s] [NR-eGR] ============ Routing rule table ============
[09/01 19:32:56    320s] [NR-eGR] Rule id: 0  Nets: 44441 
[09/01 19:32:56    320s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:32:56    320s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:32:56    320s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:32:56    320s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:32:56    320s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:32:56    320s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:32:56    320s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:32:56    320s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:32:56    320s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:32:56    320s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:32:56    320s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:32:56    320s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:32:56    320s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:32:56    320s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:32:56    320s] [NR-eGR] ========================================
[09/01 19:32:56    320s] [NR-eGR] 
[09/01 19:32:56    320s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:32:56    320s] (I)       blocked tracks on layer2 : = 875265 / 2133547 (41.02%)
[09/01 19:32:56    320s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:32:56    320s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:32:56    320s] (I)       After initializing Early Global Route syMemory usage = 1704.0 MB
[09/01 19:32:56    320s] (I)       Finished Loading and Dumping File ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Reset routing kernel
[09/01 19:32:56    320s] (I)       Started Global Routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       ============= Initialization =============
[09/01 19:32:56    320s] (I)       totalPins=140398  totalGlobalPin=133160 (94.84%)
[09/01 19:32:56    320s] (I)       Started Net group 1 ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Build MST ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Generate topology with single threads
[09/01 19:32:56    320s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:32:56    320s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:32:56    320s] (I)       
[09/01 19:32:56    320s] (I)       ============  Phase 1a Route ============
[09/01 19:32:56    320s] (I)       Started Phase 1a ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Pattern routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:32:56    320s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:32:56    320s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       
[09/01 19:32:56    320s] (I)       ============  Phase 1b Route ============
[09/01 19:32:56    320s] (I)       Started Phase 1b ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Monotonic routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:32:56    320s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:32:56    320s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       
[09/01 19:32:56    320s] (I)       ============  Phase 1c Route ============
[09/01 19:32:56    320s] (I)       Started Phase 1c ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Two level routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Level2 Grid: 98 x 98
[09/01 19:32:56    320s] (I)       Started Two Level Routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:32:56    320s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       
[09/01 19:32:56    320s] (I)       ============  Phase 1d Route ============
[09/01 19:32:56    320s] (I)       Started Phase 1d ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Detoured routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:32:56    320s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       
[09/01 19:32:56    320s] (I)       ============  Phase 1e Route ============
[09/01 19:32:56    320s] (I)       Started Phase 1e ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Route legalization ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:32:56    320s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:32:56    320s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Layer assignment ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Running layer assignment with 1 threads
[09/01 19:32:56    320s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Net group 2 ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Build MST ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Generate topology with single threads
[09/01 19:32:56    320s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       total 2D Cap : 3730810 = (2634048 H, 1096762 V)
[09/01 19:32:56    320s] [NR-eGR] Layer group 2: route 44441 net(s) in layer range [2, 4]
[09/01 19:32:56    320s] (I)       
[09/01 19:32:56    320s] (I)       ============  Phase 1a Route ============
[09/01 19:32:56    320s] (I)       Started Phase 1a ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Pattern routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Finished Pattern routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 228
[09/01 19:32:56    320s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Usage: 516903 = (268395 H, 248508 V) = (10.19% H, 22.66% V) = (1.015e+06um H, 9.394e+05um V)
[09/01 19:32:56    320s] (I)       Finished Phase 1a ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       
[09/01 19:32:56    320s] (I)       ============  Phase 1b Route ============
[09/01 19:32:56    320s] (I)       Started Phase 1b ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    320s] (I)       Started Monotonic routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Usage: 517994 = (269023 H, 248971 V) = (10.21% H, 22.70% V) = (1.017e+06um H, 9.411e+05um V)
[09/01 19:32:56    321s] (I)       Overflow of layer group 2: 0.78% H + 4.45% V. EstWL: 1.958017e+06um
[09/01 19:32:56    321s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       
[09/01 19:32:56    321s] (I)       ============  Phase 1c Route ============
[09/01 19:32:56    321s] (I)       Started Phase 1c ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Started Two level routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Level2 Grid: 98 x 98
[09/01 19:32:56    321s] (I)       Started Two Level Routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Usage: 523843 = (274179 H, 249664 V) = (10.41% H, 22.76% V) = (1.036e+06um H, 9.437e+05um V)
[09/01 19:32:56    321s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       
[09/01 19:32:56    321s] (I)       ============  Phase 1d Route ============
[09/01 19:32:56    321s] (I)       Started Phase 1d ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Started Detoured routing ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Usage: 523843 = (274179 H, 249664 V) = (10.41% H, 22.76% V) = (1.036e+06um H, 9.437e+05um V)
[09/01 19:32:56    321s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       
[09/01 19:32:56    321s] (I)       ============  Phase 1e Route ============
[09/01 19:32:56    321s] (I)       Started Phase 1e ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Started Route legalization ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Usage: 523843 = (274179 H, 249664 V) = (10.41% H, 22.76% V) = (1.036e+06um H, 9.437e+05um V)
[09/01 19:32:56    321s] [NR-eGR] Early Global Route overflow of layer group 2: 0.20% H + 3.86% V. EstWL: 1.980127e+06um
[09/01 19:32:56    321s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Started Layer assignment ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Current Layer assignment [Initialization] ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Running layer assignment with 1 threads
[09/01 19:32:56    321s] (I)       Finished Layer assignment ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Finished Net group 2 ( CPU: 0.76 sec, Real: 0.76 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       
[09/01 19:32:56    321s] (I)       ============  Phase 1l Route ============
[09/01 19:32:56    321s] (I)       Started Phase 1l ( Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       
[09/01 19:32:56    321s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:32:56    321s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:32:56    321s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:32:56    321s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[09/01 19:32:56    321s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:32:56    321s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:32:56    321s] [NR-eGR]  Metal2  (2)       379( 0.24%)        27( 0.02%)         0( 0.00%)   ( 0.25%) 
[09/01 19:32:56    321s] [NR-eGR]  Metal3  (3)      5398( 3.35%)       140( 0.09%)         2( 0.00%)   ( 3.44%) 
[09/01 19:32:56    321s] [NR-eGR]  Metal4  (4)       123( 0.08%)         3( 0.00%)         0( 0.00%)   ( 0.08%) 
[09/01 19:32:56    321s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:32:56    321s] [NR-eGR] Total             5900( 1.22%)       170( 0.04%)         2( 0.00%)   ( 1.26%) 
[09/01 19:32:56    321s] [NR-eGR] 
[09/01 19:32:56    321s] (I)       Finished Global Routing ( CPU: 0.82 sec, Real: 0.82 sec, Curr Mem: 1704.04 MB )
[09/01 19:32:56    321s] (I)       total 2D Cap : 3750818 = (2652430 H, 1098388 V)
[09/01 19:32:56    321s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.45% V
[09/01 19:32:56    321s] [NR-eGR] Overflow after Early Global Route 0.14% H + 4.22% V
[09/01 19:32:56    321s] Early Global Route congestion estimation runtime: 1.20 seconds, mem = 1704.0M
[09/01 19:32:56    321s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.204, REAL:1.213, MEM:1704.0M
[09/01 19:32:56    321s] OPERPROF: Starting HotSpotCal at level 1, MEM:1704.0M
[09/01 19:32:56    321s] [hotspot] +------------+---------------+---------------+
[09/01 19:32:56    321s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:32:56    321s] [hotspot] +------------+---------------+---------------+
[09/01 19:32:56    321s] [hotspot] | normalized |         73.64 |        155.02 |
[09/01 19:32:56    321s] [hotspot] +------------+---------------+---------------+
[09/01 19:32:56    321s] Local HotSpot Analysis: normalized max congestion hotspot area = 73.64, normalized total congestion hotspot area = 155.02 (area is in unit of 4 std-cell row bins)
[09/01 19:32:56    321s] [hotspot] max/total 73.64/155.02, big hotspot (>10) total 89.25
[09/01 19:32:56    321s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:32:56    321s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:56    321s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:32:56    321s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:56    321s] [hotspot] |  1  |   544.56   514.32   665.52   726.00 |       71.80   |
[09/01 19:32:56    321s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:56    321s] [hotspot] |  2  |  1421.52   544.56  1482.00   635.28 |       12.72   |
[09/01 19:32:56    321s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:56    321s] [hotspot] |  3  |   998.16  1330.80  1058.64  1391.28 |        4.20   |
[09/01 19:32:56    321s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:56    321s] [hotspot] |  4  |   998.16   937.68  1058.64   998.16 |        4.00   |
[09/01 19:32:56    321s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:56    321s] [hotspot] |  5  |   877.20  1028.40   937.68  1088.88 |        3.93   |
[09/01 19:32:56    321s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:32:56    321s] Top 5 hotspots total area: 96.66
[09/01 19:32:56    321s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.018, REAL:0.018, MEM:1704.0M
[09/01 19:32:56    321s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 77.28
[09/01 19:32:56    321s] 
[09/01 19:32:56    321s] === incrementalPlace Internal Loop 2 ===
[09/01 19:32:56    321s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[09/01 19:32:56    321s] OPERPROF: Starting IPInitSPData at level 1, MEM:1704.0M
[09/01 19:32:56    321s] #spOpts: N=130 
[09/01 19:32:57    321s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1704.0M
[09/01 19:32:57    321s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:32:57    321s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.154, REAL:0.156, MEM:1704.0M
[09/01 19:32:57    321s] OPERPROF:   Starting post-place ADS at level 2, MEM:1704.0M
[09/01 19:32:57    321s] ADSU 0.621 -> 0.640. GS 30.240
[09/01 19:32:57    321s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.099, REAL:0.100, MEM:1704.0M
[09/01 19:32:57    321s] OPERPROF:   Starting spMPad at level 2, MEM:1704.0M
[09/01 19:32:57    321s] OPERPROF:     Starting spContextMPad at level 3, MEM:1704.0M
[09/01 19:32:57    321s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1704.0M
[09/01 19:32:57    321s] OPERPROF:   Finished spMPad at level 2, CPU:0.023, REAL:0.024, MEM:1704.0M
[09/01 19:32:57    321s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1704.0M
[09/01 19:32:57    321s] no activity file in design. spp won't run.
[09/01 19:32:57    321s] [spp] 0
[09/01 19:32:57    321s] [adp] 0:1:1:3
[09/01 19:32:57    321s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.015, REAL:0.016, MEM:1704.0M
[09/01 19:32:57    321s] SP #FI/SF FL/PI 216/0 38585/5271
[09/01 19:32:57    321s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.382, REAL:0.385, MEM:1704.0M
[09/01 19:32:57    321s] OPERPROF: Starting CDPad at level 1, MEM:1704.0M
[09/01 19:32:57    321s] Starting area based congRepair.
[09/01 19:32:57    321s] 3DP is on.
[09/01 19:32:57    321s] 3DP OF M2 0.005, M4 0.001. Diff 0
[09/01 19:32:57    321s] 3DP DPT Adjust 0. 0.716, 0.751, delta 0.000. WS budget 1000.0000
[09/01 19:32:57    322s] Area based congRepair is working on 7.1% of the design.
[09/01 19:32:57    322s] CDPadU 0.982 -> 0.984. R=0.651, N=43856, GS=3.780
[09/01 19:32:57    322s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 77.80
[09/01 19:32:57    322s] OPERPROF: Finished CDPad at level 1, CPU:0.358, REAL:0.360, MEM:1704.0M
[09/01 19:32:57    322s] NP #FI/FS/SF FL/PI: 50888/64/42566 1290/128
[09/01 19:32:57    322s] no activity file in design. spp won't run.
[09/01 19:32:57    322s] 
[09/01 19:32:57    322s] AB Est...
[09/01 19:32:57    322s] OPERPROF: Starting npPlace at level 1, MEM:1704.0M
[09/01 19:32:57    322s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.050, MEM:1704.0M
[09/01 19:32:57    322s] Iteration  4: Skipped, with CDP Off
[09/01 19:32:57    322s] 
[09/01 19:32:57    322s] AB Est...
[09/01 19:32:57    322s] OPERPROF: Starting npPlace at level 1, MEM:1704.0M
[09/01 19:32:58    322s] OPERPROF: Finished npPlace at level 1, CPU:0.051, REAL:0.051, MEM:1704.0M
[09/01 19:32:58    322s] Iteration  5: Skipped, with CDP Off
[09/01 19:32:58    322s] 
[09/01 19:32:58    322s] AB Est...
[09/01 19:32:58    322s] OPERPROF: Starting npPlace at level 1, MEM:1704.0M
[09/01 19:32:58    322s] OPERPROF: Finished npPlace at level 1, CPU:0.052, REAL:0.052, MEM:1704.0M
[09/01 19:32:58    322s] Iteration  6: Skipped, with CDP Off
[09/01 19:32:58    322s] 
[09/01 19:32:58    322s] AB Est...
[09/01 19:32:58    322s] OPERPROF: Starting npPlace at level 1, MEM:1704.0M
[09/01 19:32:58    322s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.060, MEM:1704.0M
[09/01 19:32:58    322s] Iteration  7: Skipped, with CDP Off
[09/01 19:32:58    322s] 
[09/01 19:32:58    322s] AB Est...
[09/01 19:32:58    322s] OPERPROF: Starting npPlace at level 1, MEM:1704.0M
[09/01 19:32:58    323s] AB param 100.0% (1290/1290).
[09/01 19:32:58    323s] OPERPROF: Finished npPlace at level 1, CPU:0.053, REAL:0.054, MEM:1704.0M
[09/01 19:32:58    323s] AB WA 1.00. HSB #SP 0
[09/01 19:32:58    323s] AB Full.
[09/01 19:32:58    323s] OPERPROF: Starting npPlace at level 1, MEM:1704.0M
[09/01 19:32:58    323s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[09/01 19:32:58    323s] No instances found in the vector
[09/01 19:32:58    323s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1704.0M, DRC: 0)
[09/01 19:32:58    323s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:33:13    338s] Iteration  8: Total net bbox = 1.217e+05 (5.55e+04 6.62e+04)
[09/01 19:33:13    338s]               Est.  stn bbox = 1.350e+05 (6.20e+04 7.30e+04)
[09/01 19:33:13    338s]               cpu = 0:00:15.1 real = 0:00:15.0 mem = 1678.0M
[09/01 19:33:13    338s] OPERPROF: Finished npPlace at level 1, CPU:15.181, REAL:15.358, MEM:1678.0M
[09/01 19:33:14    338s] no activity file in design. spp won't run.
[09/01 19:33:14    338s] NP #FI/FS/SF FL/PI: 50888/64/42566 1290/128
[09/01 19:33:14    338s] no activity file in design. spp won't run.
[09/01 19:33:14    338s] OPERPROF: Starting npPlace at level 1, MEM:1678.0M
[09/01 19:33:14    338s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[09/01 19:33:14    338s] No instances found in the vector
[09/01 19:33:14    338s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1678.0M, DRC: 0)
[09/01 19:33:14    338s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:33:29    354s] Iteration  9: Total net bbox = 1.181e+05 (5.37e+04 6.45e+04)
[09/01 19:33:29    354s]               Est.  stn bbox = 1.311e+05 (6.00e+04 7.11e+04)
[09/01 19:33:29    354s]               cpu = 0:00:15.4 real = 0:00:15.0 mem = 1690.0M
[09/01 19:33:29    354s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[09/01 19:33:29    354s] No instances found in the vector
[09/01 19:33:29    354s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1690.0M, DRC: 0)
[09/01 19:33:29    354s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:33:43    367s] Iteration 10: Total net bbox = 1.188e+05 (5.41e+04 6.47e+04)
[09/01 19:33:43    367s]               Est.  stn bbox = 1.318e+05 (6.05e+04 7.14e+04)
[09/01 19:33:43    367s]               cpu = 0:00:13.0 real = 0:00:14.0 mem = 1705.1M
[09/01 19:33:43    367s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[09/01 19:33:43    367s] No instances found in the vector
[09/01 19:33:43    367s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1705.1M, DRC: 0)
[09/01 19:33:43    367s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:33:44    368s] Iteration 11: Total net bbox = 1.192e+05 (5.41e+04 6.51e+04)
[09/01 19:33:44    368s]               Est.  stn bbox = 1.322e+05 (6.05e+04 7.17e+04)
[09/01 19:33:44    368s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1705.1M
[09/01 19:33:44    368s] OPERPROF: Finished npPlace at level 1, CPU:29.429, REAL:29.712, MEM:1705.1M
[09/01 19:33:44    368s] Move report: Congestion Driven Placement moves 1290 insts, mean move: 10.56 um, max move: 442.74 um
[09/01 19:33:44    368s] 	Max move on inst (i_croc_soc/i_croc/ictc_postCTS_holdFE_OFC17_FE_OFN2322_1120): (594.72, 397.14) --> (1020.59, 414.00)
[09/01 19:33:44    368s] no activity file in design. spp won't run.
[09/01 19:33:44    368s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.020, MEM:1705.1M
[09/01 19:33:44    368s] 
[09/01 19:33:44    368s] Finished Incremental Placement (cpu=0:00:46.9, real=0:00:48.0, mem=1705.1M)
[09/01 19:33:44    368s] CongRepair sets shifter mode to gplace
[09/01 19:33:44    368s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1705.1M
[09/01 19:33:44    368s] #spOpts: N=130 mergeVia=F 
[09/01 19:33:44    368s] All LLGs are deleted
[09/01 19:33:44    368s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1705.1M
[09/01 19:33:44    368s] Core basic site is CoreSite
[09/01 19:33:44    368s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:33:44    368s] Fast DP-INIT is on for default
[09/01 19:33:44    368s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:33:44    368s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.169, REAL:0.044, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.202, REAL:0.077, MEM:1705.1M
[09/01 19:33:44    368s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1705.1MB).
[09/01 19:33:44    368s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.261, REAL:0.136, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.261, REAL:0.136, MEM:1705.1M
[09/01 19:33:44    368s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.6
[09/01 19:33:44    368s] OPERPROF:   Starting RefinePlace at level 2, MEM:1705.1M
[09/01 19:33:44    368s] *** Starting refinePlace (0:06:09 mem=1705.1M) ***
[09/01 19:33:44    368s] Total net bbox length = 1.807e+06 (8.944e+05 9.121e+05) (ext = 3.891e+04)
[09/01 19:33:44    368s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:33:44    368s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1705.1M
[09/01 19:33:44    368s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1705.1M
[09/01 19:33:44    368s] Starting refinePlace ...
[09/01 19:33:44    368s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:33:44    368s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:33:45    369s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1705.1MB) @(0:06:09 - 0:06:10).
[09/01 19:33:45    369s] Move report: preRPlace moves 1301 insts, mean move: 1.31 um, max move: 12.26 um
[09/01 19:33:45    369s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_csrs_i_fifo_mem_q_17__reg): (506.62, 481.25) --> (517.92, 480.30)
[09/01 19:33:45    369s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:33:45    369s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:33:45    369s] Placement tweakage begins.
[09/01 19:33:45    369s] wire length = 1.981e+06
[09/01 19:33:47    371s] wire length = 1.980e+06
[09/01 19:33:47    371s] Placement tweakage ends.
[09/01 19:33:47    371s] Move report: tweak moves 260 insts, mean move: 4.39 um, max move: 20.16 um
[09/01 19:33:47    371s] 	Max move on inst (i_croc_soc/i_croc/ictc_preCTS_FE_OFC1500_1463): (971.04, 691.98) --> (991.20, 691.98)
[09/01 19:33:47    371s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:02.0, mem=1723.6MB) @(0:06:10 - 0:06:12).
[09/01 19:33:47    371s] 
[09/01 19:33:47    371s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:33:48    372s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:33:48    372s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=1723.6MB) @(0:06:12 - 0:06:13).
[09/01 19:33:48    372s] Move report: Detail placement moves 1473 insts, mean move: 1.91 um, max move: 20.16 um
[09/01 19:33:48    372s] 	Max move on inst (i_croc_soc/i_croc/ictc_preCTS_FE_OFC1500_1463): (971.04, 691.98) --> (991.20, 691.98)
[09/01 19:33:48    372s] 	Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 1723.6MB
[09/01 19:33:48    372s] Statistics of distance of Instance movement in refine placement:
[09/01 19:33:48    372s]   maximum (X+Y) =        20.16 um
[09/01 19:33:48    372s]   inst (i_croc_soc/i_croc/ictc_preCTS_FE_OFC1500_1463) with max move: (971.04, 691.98) -> (991.2, 691.98)
[09/01 19:33:48    372s]   mean    (X+Y) =         1.91 um
[09/01 19:33:48    372s] Total instances flipped for legalization: 49
[09/01 19:33:48    372s] Summary Report:
[09/01 19:33:48    372s] Instances move: 1473 (out of 43856 movable)
[09/01 19:33:48    372s] Instances flipped: 49
[09/01 19:33:48    372s] Mean displacement: 1.91 um
[09/01 19:33:48    372s] Max displacement: 20.16 um (Instance: i_croc_soc/i_croc/ictc_preCTS_FE_OFC1500_1463) (971.04, 691.98) -> (991.2, 691.98)
[09/01 19:33:48    372s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[09/01 19:33:48    372s] Total instances moved : 1473
[09/01 19:33:48    372s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.202, REAL:4.237, MEM:1723.6M
[09/01 19:33:48    372s] Total net bbox length = 1.806e+06 (8.934e+05 9.122e+05) (ext = 3.891e+04)
[09/01 19:33:48    372s] Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1723.6MB
[09/01 19:33:48    372s] [CPU] RefinePlace/total (cpu=0:00:04.3, real=0:00:04.0, mem=1723.6MB) @(0:06:09 - 0:06:13).
[09/01 19:33:48    372s] *** Finished refinePlace (0:06:13 mem=1723.6M) ***
[09/01 19:33:48    372s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.6
[09/01 19:33:48    372s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.340, REAL:4.376, MEM:1723.6M
[09/01 19:33:48    373s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.730, REAL:4.642, MEM:1723.6M
[09/01 19:33:48    373s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1723.6M
[09/01 19:33:48    373s] Starting Early Global Route congestion estimation: mem = 1723.6M
[09/01 19:33:48    373s] (I)       Started Loading and Dumping File ( Curr Mem: 1723.58 MB )
[09/01 19:33:48    373s] (I)       Reading DB...
[09/01 19:33:48    373s] (I)       Read data from FE... (mem=1723.6M)
[09/01 19:33:48    373s] (I)       Read nodes and places... (mem=1723.6M)
[09/01 19:33:48    373s] (I)       Done Read nodes and places (cpu=0.056s, mem=1723.6M)
[09/01 19:33:48    373s] (I)       Read nets... (mem=1723.6M)
[09/01 19:33:49    373s] (I)       Done Read nets (cpu=0.176s, mem=1723.6M)
[09/01 19:33:49    373s] (I)       Done Read data from FE (cpu=0.232s, mem=1723.6M)
[09/01 19:33:49    373s] (I)       before initializing RouteDB syMemory usage = 1723.6 MB
[09/01 19:33:49    373s] (I)       == Non-default Options ==
[09/01 19:33:49    373s] (I)       Maximum routing layer                              : 4
[09/01 19:33:49    373s] (I)       Use non-blocking free Dbs wires                    : false
[09/01 19:33:49    373s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:33:49    373s] (I)       Use row-based GCell size
[09/01 19:33:49    373s] (I)       GCell unit size  : 3780
[09/01 19:33:49    373s] (I)       GCell multiplier : 1
[09/01 19:33:49    373s] (I)       build grid graph
[09/01 19:33:49    373s] (I)       build grid graph start
[09/01 19:33:49    373s] [NR-eGR] Track table information for default rule: 
[09/01 19:33:49    373s] [NR-eGR] Metal1 has no routable track
[09/01 19:33:49    373s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:33:49    373s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:33:49    373s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:33:49    373s] (I)       build grid graph end
[09/01 19:33:49    373s] (I)       ===========================================================================
[09/01 19:33:49    373s] (I)       == Report All Rule Vias ==
[09/01 19:33:49    373s] (I)       ===========================================================================
[09/01 19:33:49    373s] (I)        Via Rule : (Default)
[09/01 19:33:49    373s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:33:49    373s] (I)       ---------------------------------------------------------------------------
[09/01 19:33:49    373s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:33:49    373s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:33:49    373s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:33:49    373s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:33:49    373s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:33:49    373s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:33:49    373s] (I)       ===========================================================================
[09/01 19:33:49    373s] (I)        Via Rule : ndr_1w2s
[09/01 19:33:49    373s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:33:49    373s] (I)       ---------------------------------------------------------------------------
[09/01 19:33:49    373s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:33:49    373s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:33:49    373s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:33:49    373s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:33:49    373s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:33:49    373s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:33:49    373s] (I)       ===========================================================================
[09/01 19:33:49    373s] (I)        Via Rule : ndr_3w3s
[09/01 19:33:49    373s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:33:49    373s] (I)       ---------------------------------------------------------------------------
[09/01 19:33:49    373s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:33:49    373s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:33:49    373s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:33:49    373s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:33:49    373s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:33:49    373s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:33:49    373s] (I)       ===========================================================================
[09/01 19:33:49    373s] (I)        Via Rule : ndr_2w2s
[09/01 19:33:49    373s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:33:49    373s] (I)       ---------------------------------------------------------------------------
[09/01 19:33:49    373s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:33:49    373s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:33:49    373s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:33:49    373s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:33:49    373s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:33:49    373s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:33:49    373s] (I)       ===========================================================================
[09/01 19:33:49    373s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Num PG vias on layer 2 : 0
[09/01 19:33:49    373s] (I)       Num PG vias on layer 3 : 0
[09/01 19:33:49    373s] (I)       Num PG vias on layer 4 : 0
[09/01 19:33:49    373s] [NR-eGR] Read 74663 PG shapes
[09/01 19:33:49    373s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:33:49    373s] [NR-eGR] #Instance Blockages : 7057
[09/01 19:33:49    373s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:33:49    373s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:33:49    373s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:33:49    373s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:33:49    373s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:33:49    373s] (I)       readDataFromPlaceDB
[09/01 19:33:49    373s] (I)       Read net information..
[09/01 19:33:49    373s] [NR-eGR] Read numTotalNets=44730  numIgnoredNets=264
[09/01 19:33:49    373s] (I)       Read testcase time = 0.016 seconds
[09/01 19:33:49    373s] 
[09/01 19:33:49    373s] (I)       early_global_route_priority property id does not exist.
[09/01 19:33:49    373s] (I)       Start initializing grid graph
[09/01 19:33:49    373s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:33:49    373s] (I)       End initializing grid graph
[09/01 19:33:49    373s] (I)       Model blockages into capacity
[09/01 19:33:49    373s] (I)       Read Num Blocks=103650  Num Prerouted Wires=16865  Num CS=0
[09/01 19:33:49    373s] (I)       Started Modeling ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Layer 1 (H) : #blockages 66289 : #preroutes 12225
[09/01 19:33:49    373s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:33:49    373s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:33:49    373s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       -- layer congestion ratio --
[09/01 19:33:49    373s] (I)       Layer 1 : 0.100000
[09/01 19:33:49    373s] (I)       Layer 2 : 0.700000
[09/01 19:33:49    373s] (I)       Layer 3 : 0.700000
[09/01 19:33:49    373s] (I)       Layer 4 : 0.700000
[09/01 19:33:49    373s] (I)       ----------------------------
[09/01 19:33:49    373s] (I)       Number of ignored nets = 264
[09/01 19:33:49    373s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:33:49    373s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:33:49    373s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:33:49    373s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:33:49    373s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:33:49    373s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:33:49    373s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:33:49    373s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:33:49    373s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:33:49    373s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:33:49    373s] (I)       Before initializing Early Global Route syMemory usage = 1723.6 MB
[09/01 19:33:49    373s] (I)       Ndr track 0 does not exist
[09/01 19:33:49    373s] (I)       Ndr track 0 does not exist
[09/01 19:33:49    373s] (I)       Ndr track 0 does not exist
[09/01 19:33:49    373s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:33:49    373s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:33:49    373s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:33:49    373s] (I)       Site width          :   480  (dbu)
[09/01 19:33:49    373s] (I)       Row height          :  3780  (dbu)
[09/01 19:33:49    373s] (I)       GCell width         :  3780  (dbu)
[09/01 19:33:49    373s] (I)       GCell height        :  3780  (dbu)
[09/01 19:33:49    373s] (I)       Grid                :   487   487     4
[09/01 19:33:49    373s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:33:49    373s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:33:49    373s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:33:49    373s] (I)       Default wire width  :   160   200   200   200
[09/01 19:33:49    373s] (I)       Default wire space  :   180   210   210   210
[09/01 19:33:49    373s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:33:49    373s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:33:49    373s] (I)       First track coord   :     0   240   480   240
[09/01 19:33:49    373s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:33:49    373s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:33:49    373s] (I)       Num of masks        :     1     1     1     1
[09/01 19:33:49    373s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:33:49    373s] (I)       --------------------------------------------------------
[09/01 19:33:49    373s] 
[09/01 19:33:49    373s] [NR-eGR] ============ Routing rule table ============
[09/01 19:33:49    373s] [NR-eGR] Rule id: 0  Nets: 44441 
[09/01 19:33:49    373s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:33:49    373s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:33:49    373s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:33:49    373s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:33:49    373s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:33:49    373s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:33:49    373s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:33:49    373s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:33:49    373s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:33:49    373s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:33:49    373s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:33:49    373s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:33:49    373s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:33:49    373s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:33:49    373s] [NR-eGR] ========================================
[09/01 19:33:49    373s] [NR-eGR] 
[09/01 19:33:49    373s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:33:49    373s] (I)       blocked tracks on layer2 : = 875230 / 2133547 (41.02%)
[09/01 19:33:49    373s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:33:49    373s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:33:49    373s] (I)       After initializing Early Global Route syMemory usage = 1723.6 MB
[09/01 19:33:49    373s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Reset routing kernel
[09/01 19:33:49    373s] (I)       Started Global Routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       ============= Initialization =============
[09/01 19:33:49    373s] (I)       totalPins=140398  totalGlobalPin=133170 (94.85%)
[09/01 19:33:49    373s] (I)       Started Net group 1 ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Build MST ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Generate topology with single threads
[09/01 19:33:49    373s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:33:49    373s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:33:49    373s] (I)       
[09/01 19:33:49    373s] (I)       ============  Phase 1a Route ============
[09/01 19:33:49    373s] (I)       Started Phase 1a ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Pattern routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:33:49    373s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:33:49    373s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       
[09/01 19:33:49    373s] (I)       ============  Phase 1b Route ============
[09/01 19:33:49    373s] (I)       Started Phase 1b ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Monotonic routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:33:49    373s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:33:49    373s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       
[09/01 19:33:49    373s] (I)       ============  Phase 1c Route ============
[09/01 19:33:49    373s] (I)       Started Phase 1c ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Two level routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Level2 Grid: 98 x 98
[09/01 19:33:49    373s] (I)       Started Two Level Routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:33:49    373s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       
[09/01 19:33:49    373s] (I)       ============  Phase 1d Route ============
[09/01 19:33:49    373s] (I)       Started Phase 1d ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Detoured routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:33:49    373s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       
[09/01 19:33:49    373s] (I)       ============  Phase 1e Route ============
[09/01 19:33:49    373s] (I)       Started Phase 1e ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Route legalization ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:33:49    373s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:33:49    373s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Layer assignment ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Running layer assignment with 1 threads
[09/01 19:33:49    373s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Net group 2 ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Build MST ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Generate topology with single threads
[09/01 19:33:49    373s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       total 2D Cap : 3730819 = (2634057 H, 1096762 V)
[09/01 19:33:49    373s] [NR-eGR] Layer group 2: route 44441 net(s) in layer range [2, 4]
[09/01 19:33:49    373s] (I)       
[09/01 19:33:49    373s] (I)       ============  Phase 1a Route ============
[09/01 19:33:49    373s] (I)       Started Phase 1a ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Pattern routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Finished Pattern routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 234
[09/01 19:33:49    373s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Usage: 516853 = (268429 H, 248424 V) = (10.19% H, 22.65% V) = (1.015e+06um H, 9.390e+05um V)
[09/01 19:33:49    373s] (I)       Finished Phase 1a ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       
[09/01 19:33:49    373s] (I)       ============  Phase 1b Route ============
[09/01 19:33:49    373s] (I)       Started Phase 1b ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    373s] (I)       Started Monotonic routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Finished Monotonic routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Usage: 517952 = (269069 H, 248883 V) = (10.22% H, 22.69% V) = (1.017e+06um H, 9.408e+05um V)
[09/01 19:33:49    374s] (I)       Overflow of layer group 2: 0.79% H + 4.47% V. EstWL: 1.957859e+06um
[09/01 19:33:49    374s] (I)       Finished Phase 1b ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       
[09/01 19:33:49    374s] (I)       ============  Phase 1c Route ============
[09/01 19:33:49    374s] (I)       Started Phase 1c ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Started Two level routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Level2 Grid: 98 x 98
[09/01 19:33:49    374s] (I)       Started Two Level Routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Finished Two Level Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Finished Two level routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Usage: 524002 = (274481 H, 249521 V) = (10.42% H, 22.75% V) = (1.038e+06um H, 9.432e+05um V)
[09/01 19:33:49    374s] (I)       Finished Phase 1c ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       
[09/01 19:33:49    374s] (I)       ============  Phase 1d Route ============
[09/01 19:33:49    374s] (I)       Started Phase 1d ( Curr Mem: 1723.58 MB )
[09/01 19:33:49    374s] (I)       Started Detoured routing ( Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Usage: 524002 = (274481 H, 249521 V) = (10.42% H, 22.75% V) = (1.038e+06um H, 9.432e+05um V)
[09/01 19:33:50    374s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       
[09/01 19:33:50    374s] (I)       ============  Phase 1e Route ============
[09/01 19:33:50    374s] (I)       Started Phase 1e ( Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Started Route legalization ( Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Usage: 524002 = (274481 H, 249521 V) = (10.42% H, 22.75% V) = (1.038e+06um H, 9.432e+05um V)
[09/01 19:33:50    374s] [NR-eGR] Early Global Route overflow of layer group 2: 0.20% H + 3.87% V. EstWL: 1.980728e+06um
[09/01 19:33:50    374s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Started Layer assignment ( Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Current Layer assignment [Initialization] ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Running layer assignment with 1 threads
[09/01 19:33:50    374s] (I)       Finished Layer assignment ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Finished Net group 2 ( CPU: 0.87 sec, Real: 0.88 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       
[09/01 19:33:50    374s] (I)       ============  Phase 1l Route ============
[09/01 19:33:50    374s] (I)       Started Phase 1l ( Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       
[09/01 19:33:50    374s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:33:50    374s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:33:50    374s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:33:50    374s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[09/01 19:33:50    374s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:33:50    374s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:33:50    374s] [NR-eGR]  Metal2  (2)       366( 0.23%)        34( 0.02%)         1( 0.00%)   ( 0.25%) 
[09/01 19:33:50    374s] [NR-eGR]  Metal3  (3)      5360( 3.33%)       182( 0.11%)         6( 0.00%)   ( 3.44%) 
[09/01 19:33:50    374s] [NR-eGR]  Metal4  (4)       108( 0.07%)         1( 0.00%)         0( 0.00%)   ( 0.07%) 
[09/01 19:33:50    374s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:33:50    374s] [NR-eGR] Total             5834( 1.21%)       217( 0.04%)         7( 0.00%)   ( 1.25%) 
[09/01 19:33:50    374s] [NR-eGR] 
[09/01 19:33:50    374s] (I)       Finished Global Routing ( CPU: 0.93 sec, Real: 0.94 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       total 2D Cap : 3750819 = (2652431 H, 1098388 V)
[09/01 19:33:50    374s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.45% V
[09/01 19:33:50    374s] [NR-eGR] Overflow after Early Global Route 0.15% H + 4.23% V
[09/01 19:33:50    374s] Early Global Route congestion estimation runtime: 1.39 seconds, mem = 1723.6M
[09/01 19:33:50    374s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.391, REAL:1.402, MEM:1723.6M
[09/01 19:33:50    374s] OPERPROF: Starting HotSpotCal at level 1, MEM:1723.6M
[09/01 19:33:50    374s] [hotspot] +------------+---------------+---------------+
[09/01 19:33:50    374s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:33:50    374s] [hotspot] +------------+---------------+---------------+
[09/01 19:33:50    374s] [hotspot] | normalized |         71.74 |        144.98 |
[09/01 19:33:50    374s] [hotspot] +------------+---------------+---------------+
[09/01 19:33:50    374s] Local HotSpot Analysis: normalized max congestion hotspot area = 71.74, normalized total congestion hotspot area = 144.98 (area is in unit of 4 std-cell row bins)
[09/01 19:33:50    374s] [hotspot] max/total 71.74/144.98, big hotspot (>10) total 78.30
[09/01 19:33:50    374s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:33:50    374s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:33:50    374s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:33:50    374s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:33:50    374s] [hotspot] |  1  |   544.56   514.32   665.52   726.00 |       72.33   |
[09/01 19:33:50    374s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:33:50    374s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        7.21   |
[09/01 19:33:50    374s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:33:50    374s] [hotspot] |  3  |   877.20  1028.40   937.68  1088.88 |        4.72   |
[09/01 19:33:50    374s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:33:50    374s] [hotspot] |  4  |   998.16   937.68  1058.64   998.16 |        3.74   |
[09/01 19:33:50    374s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:33:50    374s] [hotspot] |  5  |   998.16  1330.80  1058.64  1391.28 |        3.28   |
[09/01 19:33:50    374s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:33:50    374s] Top 5 hotspots total area: 91.28
[09/01 19:33:50    374s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.016, MEM:1723.6M
[09/01 19:33:50    374s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 72.49
[09/01 19:33:50    374s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1723.6M
[09/01 19:33:50    374s] Starting Early Global Route wiring: mem = 1723.6M
[09/01 19:33:50    374s] (I)       ============= track Assignment ============
[09/01 19:33:50    374s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Started Track Assignment ( Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[09/01 19:33:50    374s] (I)       Running track assignment with 1 threads
[09/01 19:33:50    374s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:50    374s] (I)       Run Multi-thread track assignment
[09/01 19:33:51    375s] (I)       Finished Track Assignment ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:51    375s] [NR-eGR] Started Export DB wires ( Curr Mem: 1723.58 MB )
[09/01 19:33:51    375s] [NR-eGR] Started Export all nets ( Curr Mem: 1723.58 MB )
[09/01 19:33:51    375s] [NR-eGR] Finished Export all nets ( CPU: 0.20 sec, Real: 0.18 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:51    375s] [NR-eGR] Started Set wire vias ( Curr Mem: 1723.58 MB )
[09/01 19:33:51    375s] [NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:51    375s] [NR-eGR] Finished Export DB wires ( CPU: 0.26 sec, Real: 0.24 sec, Curr Mem: 1723.58 MB )
[09/01 19:33:51    375s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:33:51    375s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 139950
[09/01 19:33:51    375s] [NR-eGR] Metal2  (2H) length: 6.696370e+05um, number of vias: 216115
[09/01 19:33:51    375s] [NR-eGR] Metal3  (3V) length: 1.008336e+06um, number of vias: 20663
[09/01 19:33:51    375s] [NR-eGR] Metal4  (4H) length: 4.668264e+05um, number of vias: 0
[09/01 19:33:51    375s] [NR-eGR] Total length: 2.144799e+06um, number of vias: 376728
[09/01 19:33:51    375s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:33:51    375s] [NR-eGR] Total eGR-routed clock nets wire length: 2.121600e+02um 
[09/01 19:33:51    375s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:33:51    375s] Early Global Route wiring runtime: 1.38 seconds, mem = 1700.5M
[09/01 19:33:51    375s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.384, REAL:1.370, MEM:1700.5M
[09/01 19:33:51    375s] Tdgp not successfully inited but do clear! skip clearing
[09/01 19:33:51    375s] End of congRepair (cpu=0:01:46, real=0:01:47)
[09/01 19:33:51    375s] All LLGs are deleted
[09/01 19:33:51    375s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1700.5M
[09/01 19:33:51    375s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.029, REAL:0.030, MEM:1700.5M
[09/01 19:33:51    375s] Start to check current routing status for nets...
[09/01 19:33:52    376s] All nets are already routed correctly.
[09/01 19:33:52    376s] End to check current routing status for nets (mem=1700.5M)
[09/01 19:33:52    376s] Extraction called for design 'croc_chip' of instances=52242 and nets=50915 using extraction engine 'preRoute' .
[09/01 19:33:52    376s] PreRoute RC Extraction called for design croc_chip.
[09/01 19:33:52    376s] RC Extraction called in multi-corner(1) mode.
[09/01 19:33:52    376s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/01 19:33:52    376s] Type 'man IMPEXT-6197' for more detail.
[09/01 19:33:52    376s] RCMode: PreRoute
[09/01 19:33:52    376s]       RC Corner Indexes            0   
[09/01 19:33:52    376s] Capacitance Scaling Factor   : 1.00000 
[09/01 19:33:52    376s] Resistance Scaling Factor    : 1.00000 
[09/01 19:33:52    376s] Clock Cap. Scaling Factor    : 1.00000 
[09/01 19:33:52    376s] Clock Res. Scaling Factor    : 1.00000 
[09/01 19:33:52    376s] Shrink Factor                : 1.00000
[09/01 19:33:52    376s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/01 19:33:52    376s] LayerId::1 widthSet size::1
[09/01 19:33:52    376s] LayerId::2 widthSet size::3
[09/01 19:33:52    376s] LayerId::3 widthSet size::3
[09/01 19:33:52    376s] LayerId::4 widthSet size::3
[09/01 19:33:52    376s] LayerId::5 widthSet size::3
[09/01 19:33:52    376s] LayerId::6 widthSet size::1
[09/01 19:33:52    376s] LayerId::7 widthSet size::1
[09/01 19:33:52    376s] Updating RC grid for preRoute extraction ...
[09/01 19:33:52    376s] Initializing multi-corner resistance tables ...
[09/01 19:33:52    376s] {RT default_rc_corner 0 4 4 0}
[09/01 19:33:52    376s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305416 ; uaWl: 1.000000 ; uaWlH: 0.216957 ; aWlH: 0.000000 ; Pmax: 0.835400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:33:52    376s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1700.504M)
[09/01 19:33:52    376s] **optDesign ... cpu = 0:05:21, real = 0:05:24, mem = 1425.7M, totSessionCpu=0:06:17 **
[09/01 19:33:52    377s] #################################################################################
[09/01 19:33:52    377s] # Design Stage: PreRoute
[09/01 19:33:52    377s] # Design Name: croc_chip
[09/01 19:33:52    377s] # Design Mode: 130nm
[09/01 19:33:52    377s] # Analysis Mode: MMMC OCV 
[09/01 19:33:52    377s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:33:52    377s] # Signoff Settings: SI Off 
[09/01 19:33:52    377s] #################################################################################
[09/01 19:33:54    378s] Calculate early delays in OCV mode...
[09/01 19:33:54    378s] Calculate late delays in OCV mode...
[09/01 19:33:54    378s] Topological Sorting (REAL = 0:00:00.0, MEM = 1623.8M, InitMEM = 1617.1M)
[09/01 19:33:54    378s] Start delay calculation (fullDC) (1 T). (MEM=1623.8)
[09/01 19:33:55    379s] End AAE Lib Interpolated Model. (MEM=1648.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:34:03    387s] Total number of fetched objects 49591
[09/01 19:34:04    388s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[09/01 19:34:04    388s] End delay calculation. (MEM=1664.57 CPU=0:00:07.6 REAL=0:00:08.0)
[09/01 19:34:04    388s] End delay calculation (fullDC). (MEM=1664.57 CPU=0:00:09.3 REAL=0:00:10.0)
[09/01 19:34:04    388s] *** CDM Built up (cpu=0:00:11.1  real=0:00:12.0  mem= 1664.6M) ***
[09/01 19:34:05    390s] *** Timing NOT met, worst failing slack is -3.146
[09/01 19:34:05    390s] *** Check timing (0:00:00.1)
[09/01 19:34:05    390s] Deleting Lib Analyzer.
[09/01 19:34:05    390s] Begin: GigaOpt Optimization in TNS mode
[09/01 19:34:05    390s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:34:05    390s] ### Creating PhyDesignMc. totSessionCpu=0:06:30 mem=1664.6M
[09/01 19:34:05    390s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/01 19:34:05    390s] OPERPROF: Starting DPlace-Init at level 1, MEM:1664.6M
[09/01 19:34:05    390s] #spOpts: N=130 
[09/01 19:34:06    390s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1664.6M
[09/01 19:34:06    390s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1664.6M
[09/01 19:34:06    390s] Core basic site is CoreSite
[09/01 19:34:06    390s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:34:06    390s] Fast DP-INIT is on for default
[09/01 19:34:06    390s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:34:06    390s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.196, REAL:0.051, MEM:1696.6M
[09/01 19:34:06    390s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.228, REAL:0.084, MEM:1696.6M
[09/01 19:34:06    390s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1696.6MB).
[09/01 19:34:06    390s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.305, REAL:0.161, MEM:1696.6M
[09/01 19:34:06    390s] TotalInstCnt at PhyDesignMc Initialization: 44,072
[09/01 19:34:06    390s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:31 mem=1696.6M
[09/01 19:34:06    390s] TotalInstCnt at PhyDesignMc Destruction: 44,072
[09/01 19:34:06    390s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ftns -integratedAreaOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[09/01 19:34:06    390s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:34:06    390s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:34:06    390s] *info: 48 skip_routing nets excluded.
[09/01 19:34:06    390s] Info: 48 io nets excluded
[09/01 19:34:06    390s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:34:06    390s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:34:06    390s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:30.8/0:08:44.9 (0.7), mem = 1696.6M
[09/01 19:34:06    390s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.5
[09/01 19:34:06    390s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:34:06    390s] ### Creating PhyDesignMc. totSessionCpu=0:06:31 mem=1696.6M
[09/01 19:34:06    390s] OPERPROF: Starting DPlace-Init at level 1, MEM:1696.6M
[09/01 19:34:06    390s] #spOpts: N=130 mergeVia=F 
[09/01 19:34:06    390s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1696.6M
[09/01 19:34:06    390s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:34:06    390s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.045, MEM:1696.6M
[09/01 19:34:06    390s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1696.6MB).
[09/01 19:34:06    390s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.102, REAL:0.103, MEM:1696.6M
[09/01 19:34:06    391s] TotalInstCnt at PhyDesignMc Initialization: 44,072
[09/01 19:34:06    391s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:31 mem=1696.6M
[09/01 19:34:06    391s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:34:07    391s] 
[09/01 19:34:07    391s] Creating Lib Analyzer ...
[09/01 19:34:07    391s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:34:07    391s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:34:07    391s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:34:07    391s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:34:07    391s] 
[09/01 19:34:07    391s] {RT default_rc_corner 0 4 4 0}
[09/01 19:34:07    391s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:32 mem=1696.6M
[09/01 19:34:07    391s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:32 mem=1696.6M
[09/01 19:34:07    391s] Creating Lib Analyzer, finished. 
[09/01 19:34:07    391s] 
[09/01 19:34:07    391s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:34:07    391s] ### Creating LA Mngr. totSessionCpu=0:06:32 mem=1696.6M
[09/01 19:34:07    391s] ### Creating LA Mngr, finished. totSessionCpu=0:06:32 mem=1696.6M
[09/01 19:34:11    395s] *info: 4 don't touch nets excluded
[09/01 19:34:11    395s] *info: 48 io nets excluded
[09/01 19:34:11    395s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:34:11    395s] *info: 243 clock nets excluded
[09/01 19:34:11    395s] *info: 2 special nets excluded.
[09/01 19:34:11    395s] *info: 48 skip_routing nets excluded.
[09/01 19:34:11    395s] *info: 32 multi-driver nets excluded.
[09/01 19:34:11    395s] *info: 1356 no-driver nets excluded.
[09/01 19:34:11    395s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:34:11    396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.1
[09/01 19:34:14    398s] PathGroup :  in2out  TargetSlack : 0 
[09/01 19:34:14    398s] PathGroup :  in2reg  TargetSlack : 0 
[09/01 19:34:14    398s] PathGroup :  mem2reg  TargetSlack : 0 
[09/01 19:34:14    398s] PathGroup :  reg2mem  TargetSlack : 0 
[09/01 19:34:14    398s] PathGroup :  reg2out  TargetSlack : 0 
[09/01 19:34:14    398s] PathGroup :  reg2reg  TargetSlack : 0 
[09/01 19:34:15    399s] ** GigaOpt Optimizer WNS Slack -3.146 TNS Slack -445.740 Density 61.76
[09/01 19:34:15    399s] Optimizer TNS Opt
[09/01 19:34:15    399s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.146 TNS -57.420; mem2reg* WNS -0.244 TNS -2.807; reg2mem* WNS 0.399 TNS 0.000; reg2reg* WNS -0.502 TNS -388.320; HEPG WNS -0.502 TNS -388.320; all paths WNS -3.146 TNS -445.740
[09/01 19:34:15    400s] Active Path Group: mem2reg reg2reg  
[09/01 19:34:16    400s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:34:16    400s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:34:16    400s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:34:16    400s] |  -0.502|   -3.146|-388.320| -445.740|    61.76%|   0:00:01.0| 1715.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/01 19:34:16    400s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_68__reg/D                                |
[09/01 19:34:16    400s] |  -0.394|   -3.146|-202.040| -259.460|    61.76%|   0:00:00.0| 1715.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/01 19:34:16    400s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_68__reg/D                                |
[09/01 19:34:16    401s] |  -0.345|   -3.146|-137.003| -194.423|    61.76%|   0:00:00.0| 1715.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/01 19:34:16    401s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_68__reg/D                                |
[09/01 19:34:17    401s] |  -0.301|   -3.146| -89.850| -147.270|    61.77%|   0:00:01.0| 1715.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/01 19:34:17    401s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_68__reg/D                                |
[09/01 19:34:17    401s] |  -0.201|   -3.146| -58.266| -115.686|    61.77%|   0:00:00.0| 1715.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:17    401s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:18    402s] |  -0.179|   -3.146| -42.115|  -99.535|    61.77%|   0:00:01.0| 1715.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:18    402s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:19    403s] |  -0.165|   -3.146| -31.037|  -88.457|    61.78%|   0:00:01.0| 1734.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:19    403s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:19    404s] |  -0.150|   -3.146| -23.675|  -81.095|    61.77%|   0:00:00.0| 1734.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:19    404s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:20    404s] |  -0.140|   -3.146| -19.241|  -76.661|    61.77%|   0:00:01.0| 1849.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:20    404s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:21    405s] |  -0.120|   -3.146| -13.080|  -70.500|    61.77%|   0:00:01.0| 1849.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:21    405s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:21    405s] |  -0.102|   -3.146|  -8.869|  -66.289|    61.77%|   0:00:00.0| 1849.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:21    405s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:21    405s] |  -0.088|   -3.146|  -6.256|  -63.676|    61.77%|   0:00:00.0| 1849.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:21    405s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:22    406s] |  -0.077|   -3.146|  -4.427|  -61.847|    61.77%|   0:00:01.0| 1849.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:22    406s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:24    408s] |  -0.063|   -3.146|  -2.373|  -59.793|    61.79%|   0:00:02.0| 1849.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:24    408s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:26    410s] |  -0.062|   -3.146|  -2.128|  -59.548|    61.79%|   0:00:02.0| 1849.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:26    410s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:27    411s] |  -0.049|   -3.146|  -1.067|  -58.487|    61.79%|   0:00:01.0| 1849.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:27    411s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:27    411s] |  -0.042|   -3.146|  -0.603|  -58.023|    61.79%|   0:00:00.0| 1849.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:27    411s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:27    411s] |  -0.042|   -3.146|  -0.603|  -58.023|    61.79%|   0:00:00.0| 1849.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:34:27    411s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:34:27    411s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:34:27    411s] 
[09/01 19:34:27    411s] *** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=1849.2M) ***
[09/01 19:34:27    411s] 
[09/01 19:34:27    411s] *** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:12.0 mem=1849.2M) ***
[09/01 19:34:27    411s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.146 TNS -57.420; mem2reg* WNS 0.008 TNS 0.000; reg2mem* WNS 0.759 TNS 0.000; reg2reg* WNS -0.042 TNS -0.603; HEPG WNS -0.042 TNS -0.603; all paths WNS -3.146 TNS -58.023
[09/01 19:34:27    411s] ** GigaOpt Optimizer WNS Slack -3.146 TNS Slack -58.023 Density 61.79
[09/01 19:34:27    411s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.1
[09/01 19:34:28    412s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.066, REAL:0.066, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.119, REAL:0.120, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.120, MEM:1849.2M
[09/01 19:34:28    412s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.7
[09/01 19:34:28    412s] OPERPROF: Starting RefinePlace at level 1, MEM:1849.2M
[09/01 19:34:28    412s] *** Starting refinePlace (0:06:52 mem=1849.2M) ***
[09/01 19:34:28    412s] Total net bbox length = 1.808e+06 (8.947e+05 9.130e+05) (ext = 3.891e+04)
[09/01 19:34:28    412s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:34:28    412s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.004, REAL:0.004, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.020, MEM:1849.2M
[09/01 19:34:28    412s] default core: bins with density > 0.750 = 29.97 % ( 288 / 961 )
[09/01 19:34:28    412s] Density distribution unevenness ratio = 14.880%
[09/01 19:34:28    412s] RPlace IncrNP Skipped
[09/01 19:34:28    412s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1849.2MB) @(0:06:52 - 0:06:52).
[09/01 19:34:28    412s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.026, REAL:0.026, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:1849.2M
[09/01 19:34:28    412s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1849.2M
[09/01 19:34:28    412s] Starting refinePlace ...
[09/01 19:34:28    412s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:34:28    412s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:34:29    413s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1849.2MB) @(0:06:52 - 0:06:53).
[09/01 19:34:29    413s] Move report: preRPlace moves 284 insts, mean move: 2.01 um, max move: 12.96 um
[09/01 19:34:29    413s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_604__reg): (1396.32, 1330.80) --> (1409.28, 1330.80)
[09/01 19:34:29    413s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:34:29    413s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:34:29    413s] 
[09/01 19:34:29    413s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:34:30    414s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:34:30    414s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=1849.2MB) @(0:06:53 - 0:06:55).
[09/01 19:34:30    414s] Move report: Detail placement moves 284 insts, mean move: 2.01 um, max move: 12.96 um
[09/01 19:34:30    414s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_604__reg): (1396.32, 1330.80) --> (1409.28, 1330.80)
[09/01 19:34:30    414s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1849.2MB
[09/01 19:34:30    414s] Statistics of distance of Instance movement in refine placement:
[09/01 19:34:30    414s]   maximum (X+Y) =        12.96 um
[09/01 19:34:30    414s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_604__reg) with max move: (1396.32, 1330.8) -> (1409.28, 1330.8)
[09/01 19:34:30    414s]   mean    (X+Y) =         2.01 um
[09/01 19:34:30    414s] Summary Report:
[09/01 19:34:30    414s] Instances move: 284 (out of 43892 movable)
[09/01 19:34:30    414s] Instances flipped: 0
[09/01 19:34:30    414s] Mean displacement: 2.01 um
[09/01 19:34:30    414s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_604__reg) (1396.32, 1330.8) -> (1409.28, 1330.8)
[09/01 19:34:30    414s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:34:30    414s] Total instances moved : 284
[09/01 19:34:30    414s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.413, REAL:2.434, MEM:1849.2M
[09/01 19:34:30    414s] Total net bbox length = 1.808e+06 (8.949e+05 9.131e+05) (ext = 3.891e+04)
[09/01 19:34:30    414s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1849.2MB
[09/01 19:34:30    414s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=1849.2MB) @(0:06:52 - 0:06:55).
[09/01 19:34:30    414s] *** Finished refinePlace (0:06:55 mem=1849.2M) ***
[09/01 19:34:30    414s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.7
[09/01 19:34:30    414s] OPERPROF: Finished RefinePlace at level 1, CPU:2.576, REAL:2.597, MEM:1849.2M
[09/01 19:34:31    415s] *** maximum move = 12.96 um ***
[09/01 19:34:31    415s] *** Finished re-routing un-routed nets (1849.2M) ***
[09/01 19:34:31    415s] OPERPROF: Starting DPlace-Init at level 1, MEM:1849.2M
[09/01 19:34:31    415s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1849.2M
[09/01 19:34:31    415s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.060, MEM:1849.2M
[09/01 19:34:31    415s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.117, REAL:0.117, MEM:1849.2M
[09/01 19:34:31    415s] 
[09/01 19:34:31    415s] *** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=1849.2M) ***
[09/01 19:34:31    415s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.1
[09/01 19:34:31    415s] ** GigaOpt Optimizer WNS Slack -3.146 TNS Slack -58.023 Density 61.79
[09/01 19:34:31    416s] 
[09/01 19:34:31    416s] *** Finish post-CTS Setup Fixing (cpu=0:00:19.9 real=0:00:20.0 mem=1849.2M) ***
[09/01 19:34:31    416s] 
[09/01 19:34:31    416s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.1
[09/01 19:34:32    416s] TotalInstCnt at PhyDesignMc Destruction: 44,108
[09/01 19:34:32    416s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.5
[09/01 19:34:32    416s] *** SetupOpt [finish] : cpu/real = 0:00:25.4/0:00:25.5 (1.0), totSession cpu/real = 0:06:56.2/0:09:10.4 (0.8), mem = 1830.1M
[09/01 19:34:32    416s] 
[09/01 19:34:32    416s] =============================================================================================
[09/01 19:34:32    416s]  Step TAT Report for TnsOpt #1
[09/01 19:34:32    416s] =============================================================================================
[09/01 19:34:32    416s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:34:32    416s] ---------------------------------------------------------------------------------------------
[09/01 19:34:32    416s] [ RefinePlace            ]      1   0:00:03.8  (  15.0 % )     0:00:03.8 /  0:00:03.8    1.0
[09/01 19:34:32    416s] [ SlackTraversorInit     ]      2   0:00:01.4  (   5.6 % )     0:00:01.4 /  0:00:01.4    1.0
[09/01 19:34:32    416s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:34:32    416s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:34:32    416s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:34:32    416s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:34:32    416s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:34:32    416s] [ TransformInit          ]      1   0:00:04.5  (  17.5 % )     0:00:04.5 /  0:00:04.4    1.0
[09/01 19:34:32    416s] [ OptSingleIteration     ]     18   0:00:00.1  (   0.2 % )     0:00:11.5 /  0:00:11.4    1.0
[09/01 19:34:32    416s] [ OptGetWeight           ]     18   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:34:32    416s] [ OptEval                ]     18   0:00:05.9  (  22.9 % )     0:00:05.9 /  0:00:05.8    1.0
[09/01 19:34:32    416s] [ OptCommit              ]     18   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[09/01 19:34:32    416s] [ IncrTimingUpdate       ]     22   0:00:04.1  (  16.2 % )     0:00:04.1 /  0:00:04.1    1.0
[09/01 19:34:32    416s] [ PostCommitDelayCalc    ]     19   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:34:32    416s] [ SetupOptGetWorkingSet  ]     32   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:34:32    416s] [ SetupOptGetActiveNode  ]     32   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:34:32    416s] [ SetupOptSlackGraph     ]     18   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.7
[09/01 19:34:32    416s] [ MISC                   ]          0:00:03.5  (  13.6 % )     0:00:03.5 /  0:00:03.5    1.0
[09/01 19:34:32    416s] ---------------------------------------------------------------------------------------------
[09/01 19:34:32    416s]  TnsOpt #1 TOTAL                    0:00:25.5  ( 100.0 % )     0:00:25.5 /  0:00:25.4    1.0
[09/01 19:34:32    416s] ---------------------------------------------------------------------------------------------
[09/01 19:34:32    416s] 
[09/01 19:34:32    416s] End: GigaOpt Optimization in TNS mode
[09/01 19:34:32    416s] Info: Disable timing driven in postCTS congRepair.
[09/01 19:34:32    416s] 
[09/01 19:34:32    416s] Starting congRepair ...
[09/01 19:34:32    416s] User Input Parameters:
[09/01 19:34:32    416s] - Congestion Driven    : On
[09/01 19:34:32    416s] - Timing Driven        : Off
[09/01 19:34:32    416s] - Area-Violation Based : On
[09/01 19:34:32    416s] - Start Rollback Level : -5
[09/01 19:34:32    416s] - Legalized            : On
[09/01 19:34:32    416s] - Window Based         : Off
[09/01 19:34:32    416s] - eDen incr mode       : Off
[09/01 19:34:32    416s] - Small incr mode      : Off
[09/01 19:34:32    416s] 
[09/01 19:34:32    416s] Collecting buffer chain nets ...
[09/01 19:34:32    416s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1645.1M
[09/01 19:34:32    416s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.023, REAL:0.023, MEM:1645.1M
[09/01 19:34:32    416s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1645.1M
[09/01 19:34:32    416s] Starting Early Global Route congestion estimation: mem = 1645.1M
[09/01 19:34:32    416s] (I)       Started Loading and Dumping File ( Curr Mem: 1645.12 MB )
[09/01 19:34:32    416s] (I)       Reading DB...
[09/01 19:34:32    416s] (I)       Read data from FE... (mem=1645.1M)
[09/01 19:34:32    416s] (I)       Read nodes and places... (mem=1645.1M)
[09/01 19:34:32    416s] (I)       Done Read nodes and places (cpu=0.063s, mem=1660.0M)
[09/01 19:34:32    416s] (I)       Read nets... (mem=1660.0M)
[09/01 19:34:32    416s] (I)       Done Read nets (cpu=0.177s, mem=1677.0M)
[09/01 19:34:32    416s] (I)       Done Read data from FE (cpu=0.240s, mem=1677.0M)
[09/01 19:34:32    416s] (I)       before initializing RouteDB syMemory usage = 1677.0 MB
[09/01 19:34:32    416s] (I)       == Non-default Options ==
[09/01 19:34:32    416s] (I)       Maximum routing layer                              : 4
[09/01 19:34:32    416s] (I)       Use non-blocking free Dbs wires                    : false
[09/01 19:34:32    416s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:34:32    416s] (I)       Use row-based GCell size
[09/01 19:34:32    416s] (I)       GCell unit size  : 3780
[09/01 19:34:32    416s] (I)       GCell multiplier : 1
[09/01 19:34:32    416s] (I)       build grid graph
[09/01 19:34:32    416s] (I)       build grid graph start
[09/01 19:34:32    416s] [NR-eGR] Track table information for default rule: 
[09/01 19:34:32    416s] [NR-eGR] Metal1 has no routable track
[09/01 19:34:32    416s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:34:32    416s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:34:32    416s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:34:32    416s] (I)       build grid graph end
[09/01 19:34:32    416s] (I)       ===========================================================================
[09/01 19:34:32    416s] (I)       == Report All Rule Vias ==
[09/01 19:34:32    416s] (I)       ===========================================================================
[09/01 19:34:32    416s] (I)        Via Rule : (Default)
[09/01 19:34:32    416s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:34:32    416s] (I)       ---------------------------------------------------------------------------
[09/01 19:34:32    416s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:34:32    416s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:34:32    416s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:34:32    416s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:34:32    416s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:34:32    416s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:34:32    416s] (I)       ===========================================================================
[09/01 19:34:32    416s] (I)        Via Rule : ndr_1w2s
[09/01 19:34:32    416s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:34:32    416s] (I)       ---------------------------------------------------------------------------
[09/01 19:34:32    416s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:34:32    416s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:34:32    416s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:34:32    416s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:34:32    416s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:34:32    416s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:34:32    416s] (I)       ===========================================================================
[09/01 19:34:32    416s] (I)        Via Rule : ndr_3w3s
[09/01 19:34:32    416s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:34:32    416s] (I)       ---------------------------------------------------------------------------
[09/01 19:34:32    416s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:34:32    416s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:34:32    416s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:34:32    416s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:34:32    416s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:34:32    416s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:34:32    416s] (I)       ===========================================================================
[09/01 19:34:32    416s] (I)        Via Rule : ndr_2w2s
[09/01 19:34:32    416s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:34:32    416s] (I)       ---------------------------------------------------------------------------
[09/01 19:34:32    416s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:34:32    416s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:34:32    416s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:34:32    416s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:34:32    416s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:34:32    416s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:34:32    416s] (I)       ===========================================================================
[09/01 19:34:32    416s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1677.00 MB )
[09/01 19:34:32    416s] (I)       Num PG vias on layer 2 : 0
[09/01 19:34:32    416s] (I)       Num PG vias on layer 3 : 0
[09/01 19:34:32    416s] (I)       Num PG vias on layer 4 : 0
[09/01 19:34:32    416s] [NR-eGR] Read 74663 PG shapes
[09/01 19:34:32    416s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.00 MB )
[09/01 19:34:32    416s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:34:32    416s] [NR-eGR] #Instance Blockages : 7052
[09/01 19:34:32    416s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:34:32    416s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:34:32    416s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:34:32    416s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:34:32    416s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:34:32    416s] (I)       readDataFromPlaceDB
[09/01 19:34:32    416s] (I)       Read net information..
[09/01 19:34:32    416s] [NR-eGR] Read numTotalNets=44766  numIgnoredNets=264
[09/01 19:34:32    416s] (I)       Read testcase time = 0.019 seconds
[09/01 19:34:32    416s] 
[09/01 19:34:32    416s] (I)       early_global_route_priority property id does not exist.
[09/01 19:34:32    416s] (I)       Start initializing grid graph
[09/01 19:34:32    416s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:34:32    416s] (I)       End initializing grid graph
[09/01 19:34:32    416s] (I)       Model blockages into capacity
[09/01 19:34:32    416s] (I)       Read Num Blocks=103645  Num Prerouted Wires=16865  Num CS=0
[09/01 19:34:32    416s] (I)       Started Modeling ( Curr Mem: 1686.85 MB )
[09/01 19:34:32    416s] (I)       Layer 1 (H) : #blockages 66284 : #preroutes 12225
[09/01 19:34:32    416s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:34:32    416s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:34:32    416s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1686.85 MB )
[09/01 19:34:32    416s] (I)       -- layer congestion ratio --
[09/01 19:34:32    416s] (I)       Layer 1 : 0.100000
[09/01 19:34:32    416s] (I)       Layer 2 : 0.700000
[09/01 19:34:32    416s] (I)       Layer 3 : 0.700000
[09/01 19:34:32    416s] (I)       Layer 4 : 0.700000
[09/01 19:34:32    416s] (I)       ----------------------------
[09/01 19:34:32    416s] (I)       Number of ignored nets = 264
[09/01 19:34:32    416s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:34:32    416s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:34:32    416s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:34:32    416s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:34:32    416s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:34:32    416s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:34:32    416s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:34:32    416s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:34:32    416s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:34:32    416s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:34:32    416s] (I)       Before initializing Early Global Route syMemory usage = 1686.8 MB
[09/01 19:34:32    416s] (I)       Ndr track 0 does not exist
[09/01 19:34:32    416s] (I)       Ndr track 0 does not exist
[09/01 19:34:32    416s] (I)       Ndr track 0 does not exist
[09/01 19:34:32    416s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:34:32    416s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:34:32    416s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:34:32    416s] (I)       Site width          :   480  (dbu)
[09/01 19:34:32    416s] (I)       Row height          :  3780  (dbu)
[09/01 19:34:32    416s] (I)       GCell width         :  3780  (dbu)
[09/01 19:34:32    416s] (I)       GCell height        :  3780  (dbu)
[09/01 19:34:32    416s] (I)       Grid                :   487   487     4
[09/01 19:34:32    416s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:34:32    416s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:34:32    416s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:34:32    416s] (I)       Default wire width  :   160   200   200   200
[09/01 19:34:32    416s] (I)       Default wire space  :   180   210   210   210
[09/01 19:34:32    416s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:34:32    416s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:34:32    416s] (I)       First track coord   :     0   240   480   240
[09/01 19:34:32    416s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:34:32    416s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:34:32    416s] (I)       Num of masks        :     1     1     1     1
[09/01 19:34:32    416s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:34:32    416s] (I)       --------------------------------------------------------
[09/01 19:34:32    416s] 
[09/01 19:34:32    416s] [NR-eGR] ============ Routing rule table ============
[09/01 19:34:32    416s] [NR-eGR] Rule id: 0  Nets: 44477 
[09/01 19:34:32    416s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:34:32    416s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:34:32    416s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:34:32    416s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:34:32    416s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:34:32    416s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:34:32    416s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:34:32    416s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:34:32    416s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:34:32    416s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:34:32    416s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:34:32    416s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:34:32    416s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:34:32    416s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:34:32    416s] [NR-eGR] ========================================
[09/01 19:34:32    416s] [NR-eGR] 
[09/01 19:34:32    416s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:34:32    416s] (I)       blocked tracks on layer2 : = 875229 / 2133547 (41.02%)
[09/01 19:34:32    416s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:34:32    416s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:34:32    416s] (I)       After initializing Early Global Route syMemory usage = 1696.3 MB
[09/01 19:34:32    416s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Reset routing kernel
[09/01 19:34:32    416s] (I)       Started Global Routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       ============= Initialization =============
[09/01 19:34:32    416s] (I)       totalPins=140470  totalGlobalPin=133236 (94.85%)
[09/01 19:34:32    416s] (I)       Started Net group 1 ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Build MST ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Generate topology with single threads
[09/01 19:34:32    416s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:34:32    416s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:34:32    416s] (I)       
[09/01 19:34:32    416s] (I)       ============  Phase 1a Route ============
[09/01 19:34:32    416s] (I)       Started Phase 1a ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Pattern routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:34:32    416s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:34:32    416s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       
[09/01 19:34:32    416s] (I)       ============  Phase 1b Route ============
[09/01 19:34:32    416s] (I)       Started Phase 1b ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Monotonic routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:34:32    416s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:34:32    416s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       
[09/01 19:34:32    416s] (I)       ============  Phase 1c Route ============
[09/01 19:34:32    416s] (I)       Started Phase 1c ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Two level routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Level2 Grid: 98 x 98
[09/01 19:34:32    416s] (I)       Started Two Level Routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:34:32    416s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       
[09/01 19:34:32    416s] (I)       ============  Phase 1d Route ============
[09/01 19:34:32    416s] (I)       Started Phase 1d ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Detoured routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:34:32    416s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       
[09/01 19:34:32    416s] (I)       ============  Phase 1e Route ============
[09/01 19:34:32    416s] (I)       Started Phase 1e ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Route legalization ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:34:32    416s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:34:32    416s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Layer assignment ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Running layer assignment with 1 threads
[09/01 19:34:32    416s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Net group 2 ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Build MST ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Generate topology with single threads
[09/01 19:34:32    416s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       total 2D Cap : 3730827 = (2634065 H, 1096762 V)
[09/01 19:34:32    416s] [NR-eGR] Layer group 2: route 44477 net(s) in layer range [2, 4]
[09/01 19:34:32    416s] (I)       
[09/01 19:34:32    416s] (I)       ============  Phase 1a Route ============
[09/01 19:34:32    416s] (I)       Started Phase 1a ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Pattern routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Finished Pattern routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    416s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1696.35 MB )
[09/01 19:34:32    417s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 232
[09/01 19:34:32    417s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:32    417s] (I)       Usage: 517196 = (268579 H, 248617 V) = (10.20% H, 22.67% V) = (1.015e+06um H, 9.398e+05um V)
[09/01 19:34:33    417s] (I)       Finished Phase 1a ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       
[09/01 19:34:33    417s] (I)       ============  Phase 1b Route ============
[09/01 19:34:33    417s] (I)       Started Phase 1b ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Started Monotonic routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Finished Monotonic routing ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Usage: 518308 = (269233 H, 249075 V) = (10.22% H, 22.71% V) = (1.018e+06um H, 9.415e+05um V)
[09/01 19:34:33    417s] (I)       Overflow of layer group 2: 0.78% H + 4.52% V. EstWL: 1.959204e+06um
[09/01 19:34:33    417s] (I)       Finished Phase 1b ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       
[09/01 19:34:33    417s] (I)       ============  Phase 1c Route ============
[09/01 19:34:33    417s] (I)       Started Phase 1c ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Started Two level routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Level2 Grid: 98 x 98
[09/01 19:34:33    417s] (I)       Started Two Level Routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Finished Two Level Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Finished Two level routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Usage: 523994 = (274267 H, 249727 V) = (10.41% H, 22.77% V) = (1.037e+06um H, 9.440e+05um V)
[09/01 19:34:33    417s] (I)       Finished Phase 1c ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       
[09/01 19:34:33    417s] (I)       ============  Phase 1d Route ============
[09/01 19:34:33    417s] (I)       Started Phase 1d ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Started Detoured routing ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Usage: 523994 = (274267 H, 249727 V) = (10.41% H, 22.77% V) = (1.037e+06um H, 9.440e+05um V)
[09/01 19:34:33    417s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       
[09/01 19:34:33    417s] (I)       ============  Phase 1e Route ============
[09/01 19:34:33    417s] (I)       Started Phase 1e ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Started Route legalization ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Usage: 523994 = (274267 H, 249727 V) = (10.41% H, 22.77% V) = (1.037e+06um H, 9.440e+05um V)
[09/01 19:34:33    417s] [NR-eGR] Early Global Route overflow of layer group 2: 0.21% H + 3.82% V. EstWL: 1.980697e+06um
[09/01 19:34:33    417s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Started Layer assignment ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Current Layer assignment [Initialization] ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Running layer assignment with 1 threads
[09/01 19:34:33    417s] (I)       Finished Layer assignment ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Finished Net group 2 ( CPU: 0.91 sec, Real: 0.91 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       
[09/01 19:34:33    417s] (I)       ============  Phase 1l Route ============
[09/01 19:34:33    417s] (I)       Started Phase 1l ( Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       
[09/01 19:34:33    417s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:34:33    417s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:34:33    417s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:34:33    417s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[09/01 19:34:33    417s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:34:33    417s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:34:33    417s] [NR-eGR]  Metal2  (2)       366( 0.23%)        28( 0.02%)         1( 0.00%)   ( 0.25%) 
[09/01 19:34:33    417s] [NR-eGR]  Metal3  (3)      5230( 3.25%)       155( 0.10%)         8( 0.00%)   ( 3.35%) 
[09/01 19:34:33    417s] [NR-eGR]  Metal4  (4)       103( 0.06%)         1( 0.00%)         0( 0.00%)   ( 0.06%) 
[09/01 19:34:33    417s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:34:33    417s] [NR-eGR] Total             5699( 1.18%)       184( 0.04%)         9( 0.00%)   ( 1.22%) 
[09/01 19:34:33    417s] [NR-eGR] 
[09/01 19:34:33    417s] (I)       Finished Global Routing ( CPU: 0.96 sec, Real: 0.97 sec, Curr Mem: 1696.35 MB )
[09/01 19:34:33    417s] (I)       total 2D Cap : 3750823 = (2652435 H, 1098388 V)
[09/01 19:34:33    417s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.36% V
[09/01 19:34:33    417s] [NR-eGR] Overflow after Early Global Route 0.16% H + 4.17% V
[09/01 19:34:33    417s] Early Global Route congestion estimation runtime: 1.42 seconds, mem = 1696.3M
[09/01 19:34:33    417s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.421, REAL:1.433, MEM:1696.3M
[09/01 19:34:33    417s] OPERPROF: Starting HotSpotCal at level 1, MEM:1696.3M
[09/01 19:34:33    417s] [hotspot] +------------+---------------+---------------+
[09/01 19:34:33    417s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:34:33    417s] [hotspot] +------------+---------------+---------------+
[09/01 19:34:33    417s] [hotspot] | normalized |         71.48 |        147.21 |
[09/01 19:34:33    417s] [hotspot] +------------+---------------+---------------+
[09/01 19:34:33    417s] Local HotSpot Analysis: normalized max congestion hotspot area = 71.48, normalized total congestion hotspot area = 147.21 (area is in unit of 4 std-cell row bins)
[09/01 19:34:33    417s] [hotspot] max/total 71.48/147.21, big hotspot (>10) total 78.03
[09/01 19:34:33    417s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:34:33    417s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:34:33    417s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:34:33    417s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:34:33    417s] [hotspot] |  1  |   544.56   514.32   665.52   726.00 |       70.75   |
[09/01 19:34:33    417s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:34:33    417s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        7.21   |
[09/01 19:34:33    417s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:34:33    417s] [hotspot] |  3  |   574.80  1058.64   635.28  1119.12 |        4.46   |
[09/01 19:34:33    417s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:34:33    417s] [hotspot] |  4  |   877.20  1028.40   937.68  1088.88 |        3.93   |
[09/01 19:34:33    417s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:34:33    417s] [hotspot] |  5  |   998.16   937.68  1058.64   998.16 |        3.74   |
[09/01 19:34:33    417s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:34:33    417s] Top 5 hotspots total area: 90.10
[09/01 19:34:33    417s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.016, MEM:1696.3M
[09/01 19:34:33    417s] 
[09/01 19:34:33    417s] === incrementalPlace Internal Loop 1 ===
[09/01 19:34:33    417s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[09/01 19:34:33    417s] OPERPROF: Starting IPInitSPData at level 1, MEM:1696.3M
[09/01 19:34:33    417s] #spOpts: N=130 
[09/01 19:34:33    417s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1696.3M
[09/01 19:34:33    417s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:34:33    417s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.134, REAL:0.135, MEM:1696.3M
[09/01 19:34:33    417s] OPERPROF:   Starting post-place ADS at level 2, MEM:1696.3M
[09/01 19:34:33    417s] ADSU 0.621 -> 0.647. GS 30.240
[09/01 19:34:33    417s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.104, REAL:0.104, MEM:1696.3M
[09/01 19:34:33    417s] OPERPROF:   Starting spMPad at level 2, MEM:1696.3M
[09/01 19:34:33    418s] OPERPROF:     Starting spContextMPad at level 3, MEM:1696.3M
[09/01 19:34:33    418s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1696.3M
[09/01 19:34:33    418s] OPERPROF:   Finished spMPad at level 2, CPU:0.022, REAL:0.022, MEM:1696.3M
[09/01 19:34:34    418s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1696.3M
[09/01 19:34:34    418s] no activity file in design. spp won't run.
[09/01 19:34:34    418s] [spp] 0
[09/01 19:34:34    418s] [adp] 0:1:1:3
[09/01 19:34:34    418s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.016, REAL:0.016, MEM:1696.3M
[09/01 19:34:34    418s] SP #FI/SF FL/PI 216/0 38621/5271
[09/01 19:34:34    418s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.371, REAL:0.374, MEM:1696.3M
[09/01 19:34:34    418s] PP off. flexM 0
[09/01 19:34:34    418s] OPERPROF: Starting CDPad at level 1, MEM:1696.3M
[09/01 19:34:34    418s] Starting area based congRepair.
[09/01 19:34:34    418s] 3DP is on.
[09/01 19:34:34    418s] 3DP OF M2 0.005, M4 0.001. Diff 0
[09/01 19:34:34    418s] 3DP DPT Adjust 0. 0.716, 0.751, delta 0.000. WS budget 1000.0000
[09/01 19:34:34    418s] Area based congRepair is working on 7.0% of the design.
[09/01 19:34:34    418s] CDPadU 0.979 -> 0.982. R=0.658, N=43892, GS=3.780
[09/01 19:34:34    418s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 70.85
[09/01 19:34:34    418s] OPERPROF: Finished CDPad at level 1, CPU:0.377, REAL:0.380, MEM:1709.9M
[09/01 19:34:34    418s] NP #FI/FS/SF FL/PI: 50937/64/42615 1277/124
[09/01 19:34:34    418s] no activity file in design. spp won't run.
[09/01 19:34:34    418s] 
[09/01 19:34:34    418s] AB Est...
[09/01 19:34:34    418s] OPERPROF: Starting npPlace at level 1, MEM:1709.9M
[09/01 19:34:34    418s] OPERPROF: Finished npPlace at level 1, CPU:0.058, REAL:0.059, MEM:1709.9M
[09/01 19:34:34    418s] Iteration  4: Skipped, with CDP Off
[09/01 19:34:34    418s] 
[09/01 19:34:34    418s] AB Est...
[09/01 19:34:34    418s] OPERPROF: Starting npPlace at level 1, MEM:1709.9M
[09/01 19:34:34    418s] OPERPROF: Finished npPlace at level 1, CPU:0.055, REAL:0.055, MEM:1709.9M
[09/01 19:34:34    418s] Iteration  5: Skipped, with CDP Off
[09/01 19:34:34    418s] 
[09/01 19:34:34    418s] AB Est...
[09/01 19:34:34    418s] OPERPROF: Starting npPlace at level 1, MEM:1709.9M
[09/01 19:34:35    419s] OPERPROF: Finished npPlace at level 1, CPU:0.055, REAL:0.056, MEM:1709.9M
[09/01 19:34:35    419s] Iteration  6: Skipped, with CDP Off
[09/01 19:34:35    419s] 
[09/01 19:34:35    419s] AB Est...
[09/01 19:34:35    419s] OPERPROF: Starting npPlace at level 1, MEM:1709.9M
[09/01 19:34:35    419s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.060, MEM:1709.9M
[09/01 19:34:35    419s] Iteration  7: Skipped, with CDP Off
[09/01 19:34:35    419s] 
[09/01 19:34:35    419s] AB Est...
[09/01 19:34:35    419s] OPERPROF: Starting npPlace at level 1, MEM:1709.9M
[09/01 19:34:35    419s] AB param 100.0% (1277/1277).
[09/01 19:34:35    419s] OPERPROF: Finished npPlace at level 1, CPU:0.059, REAL:0.060, MEM:1709.9M
[09/01 19:34:35    419s] AB WA 1.00. HSB #SP 0
[09/01 19:34:35    419s] AB Full.
[09/01 19:34:35    419s] OPERPROF: Starting npPlace at level 1, MEM:1709.9M
[09/01 19:34:35    419s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[09/01 19:34:35    419s] No instances found in the vector
[09/01 19:34:35    419s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1709.9M, DRC: 0)
[09/01 19:34:35    419s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:34:35    419s] Starting Early Global Route supply map. mem = 1709.9M
[09/01 19:34:35    419s] Finished Early Global Route supply map. mem = 1745.2M
[09/01 19:34:48    432s] Iteration  8: Total net bbox = 1.205e+05 (5.49e+04 6.57e+04)
[09/01 19:34:48    432s]               Est.  stn bbox = 1.339e+05 (6.14e+04 7.25e+04)
[09/01 19:34:48    432s]               cpu = 0:00:12.6 real = 0:00:13.0 mem = 1691.2M
[09/01 19:34:48    432s] OPERPROF: Finished npPlace at level 1, CPU:12.613, REAL:12.767, MEM:1691.2M
[09/01 19:34:48    432s] no activity file in design. spp won't run.
[09/01 19:34:48    432s] NP #FI/FS/SF FL/PI: 50937/64/42615 1277/124
[09/01 19:34:48    432s] no activity file in design. spp won't run.
[09/01 19:34:48    432s] OPERPROF: Starting npPlace at level 1, MEM:1691.2M
[09/01 19:34:48    432s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[09/01 19:34:48    432s] No instances found in the vector
[09/01 19:34:48    432s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1691.2M, DRC: 0)
[09/01 19:34:48    432s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:35:07    451s] Iteration  9: Total net bbox = 1.172e+05 (5.33e+04 6.39e+04)
[09/01 19:35:07    451s]               Est.  stn bbox = 1.302e+05 (5.96e+04 7.05e+04)
[09/01 19:35:07    451s]               cpu = 0:00:18.8 real = 0:00:19.0 mem = 1702.2M
[09/01 19:35:07    451s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[09/01 19:35:07    451s] No instances found in the vector
[09/01 19:35:07    451s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1702.2M, DRC: 0)
[09/01 19:35:07    451s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:35:20    463s] Iteration 10: Total net bbox = 1.177e+05 (5.36e+04 6.40e+04)
[09/01 19:35:20    463s]               Est.  stn bbox = 1.307e+05 (6.00e+04 7.07e+04)
[09/01 19:35:20    463s]               cpu = 0:00:12.5 real = 0:00:13.0 mem = 1717.3M
[09/01 19:35:20    463s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[09/01 19:35:20    463s] No instances found in the vector
[09/01 19:35:20    463s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1717.3M, DRC: 0)
[09/01 19:35:20    463s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:35:21    465s] Iteration 11: Total net bbox = 1.187e+05 (5.42e+04 6.45e+04)
[09/01 19:35:21    465s]               Est.  stn bbox = 1.318e+05 (6.07e+04 7.12e+04)
[09/01 19:35:21    465s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1717.3M
[09/01 19:35:21    465s] OPERPROF: Finished npPlace at level 1, CPU:32.664, REAL:32.961, MEM:1717.3M
[09/01 19:35:21    465s] Move report: Congestion Driven Placement moves 1277 insts, mean move: 9.97 um, max move: 209.12 um
[09/01 19:35:21    465s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OCPC20893_gen_512x32xBx1_rdata64_21): (692.16, 695.76) --> (891.93, 686.41)
[09/01 19:35:21    465s] no activity file in design. spp won't run.
[09/01 19:35:21    465s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1717.3M
[09/01 19:35:21    465s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1717.3M
[09/01 19:35:21    465s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:1717.3M
[09/01 19:35:21    465s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.015, REAL:0.016, MEM:1717.3M
[09/01 19:35:21    465s] 
[09/01 19:35:21    465s] Finished Incremental Placement (cpu=0:00:47.7, real=0:00:48.0, mem=1717.3M)
[09/01 19:35:21    465s] CongRepair sets shifter mode to gplace
[09/01 19:35:21    465s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1717.3M
[09/01 19:35:21    465s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1717.3M
[09/01 19:35:21    465s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1717.3M
[09/01 19:35:21    465s] #spOpts: N=130 mergeVia=F 
[09/01 19:35:21    465s] All LLGs are deleted
[09/01 19:35:21    465s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1717.3M
[09/01 19:35:21    465s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1717.3M
[09/01 19:35:21    465s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1717.3M
[09/01 19:35:21    465s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1717.3M
[09/01 19:35:21    465s] Core basic site is CoreSite
[09/01 19:35:21    465s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:35:21    465s] Fast DP-INIT is on for default
[09/01 19:35:21    465s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:35:21    465s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.161, REAL:0.042, MEM:1717.3M
[09/01 19:35:21    465s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.193, REAL:0.074, MEM:1717.3M
[09/01 19:35:22    465s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1717.3MB).
[09/01 19:35:22    465s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.242, REAL:0.123, MEM:1717.3M
[09/01 19:35:22    465s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.242, REAL:0.123, MEM:1717.3M
[09/01 19:35:22    465s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.8
[09/01 19:35:22    465s] OPERPROF:   Starting RefinePlace at level 2, MEM:1717.3M
[09/01 19:35:22    465s] *** Starting refinePlace (0:07:46 mem=1717.3M) ***
[09/01 19:35:22    465s] Total net bbox length = 1.809e+06 (8.954e+05 9.133e+05) (ext = 3.891e+04)
[09/01 19:35:22    465s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:35:22    465s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1717.3M
[09/01 19:35:22    465s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1717.3M
[09/01 19:35:22    465s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1717.3M
[09/01 19:35:22    465s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1717.3M
[09/01 19:35:22    465s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1717.3M
[09/01 19:35:22    465s] Starting refinePlace ...
[09/01 19:35:22    465s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:35:22    465s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:35:22    466s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=1717.3MB) @(0:07:46 - 0:07:47).
[09/01 19:35:22    466s] Move report: preRPlace moves 1294 insts, mean move: 1.27 um, max move: 14.87 um
[09/01 19:35:22    466s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_csrs_i_fifo_mem_q_40__reg): (479.04, 479.35) --> (492.96, 480.30)
[09/01 19:35:22    466s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:35:22    466s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:35:22    466s] Placement tweakage begins.
[09/01 19:35:23    466s] wire length = 1.983e+06
[09/01 19:35:24    468s] wire length = 1.982e+06
[09/01 19:35:24    468s] Placement tweakage ends.
[09/01 19:35:24    468s] Move report: tweak moves 392 insts, mean move: 4.46 um, max move: 30.24 um
[09/01 19:35:24    468s] 	Max move on inst (i_croc_soc/i_croc/ictc_postCTS_holdFE_OFC21706_all_sbr_obi_rsp_87): (722.40, 691.98) --> (692.16, 691.98)
[09/01 19:35:24    468s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:02.0, mem=1735.7MB) @(0:07:47 - 0:07:48).
[09/01 19:35:24    468s] 
[09/01 19:35:24    468s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:35:25    469s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:35:25    469s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=1735.7MB) @(0:07:48 - 0:07:49).
[09/01 19:35:25    469s] Move report: Detail placement moves 1549 insts, mean move: 2.14 um, max move: 30.24 um
[09/01 19:35:25    469s] 	Max move on inst (i_croc_soc/i_croc/ictc_postCTS_holdFE_OFC21706_all_sbr_obi_rsp_87): (722.40, 691.98) --> (692.16, 691.98)
[09/01 19:35:25    469s] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 1735.7MB
[09/01 19:35:25    469s] Statistics of distance of Instance movement in refine placement:
[09/01 19:35:25    469s]   maximum (X+Y) =        30.24 um
[09/01 19:35:25    469s]   inst (i_croc_soc/i_croc/ictc_postCTS_holdFE_OFC21706_all_sbr_obi_rsp_87) with max move: (722.4, 691.98) -> (692.16, 691.98)
[09/01 19:35:25    469s]   mean    (X+Y) =         2.14 um
[09/01 19:35:25    469s] Total instances flipped for legalization: 71
[09/01 19:35:25    469s] Summary Report:
[09/01 19:35:25    469s] Instances move: 1549 (out of 43892 movable)
[09/01 19:35:25    469s] Instances flipped: 71
[09/01 19:35:25    469s] Mean displacement: 2.14 um
[09/01 19:35:25    469s] Max displacement: 30.24 um (Instance: i_croc_soc/i_croc/ictc_postCTS_holdFE_OFC21706_all_sbr_obi_rsp_87) (722.4, 691.98) -> (692.16, 691.98)
[09/01 19:35:25    469s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[09/01 19:35:25    469s] Total instances moved : 1549
[09/01 19:35:25    469s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.582, REAL:3.609, MEM:1735.7M
[09/01 19:35:25    469s] Total net bbox length = 1.808e+06 (8.942e+05 9.134e+05) (ext = 3.891e+04)
[09/01 19:35:25    469s] Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 1735.7MB
[09/01 19:35:25    469s] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:03.0, mem=1735.7MB) @(0:07:46 - 0:07:49).
[09/01 19:35:25    469s] *** Finished refinePlace (0:07:49 mem=1735.7M) ***
[09/01 19:35:25    469s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.8
[09/01 19:35:25    469s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.700, REAL:3.727, MEM:1735.7M
[09/01 19:35:25    469s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.035, REAL:3.945, MEM:1735.7M
[09/01 19:35:25    469s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1735.7M
[09/01 19:35:25    469s] Starting Early Global Route congestion estimation: mem = 1735.7M
[09/01 19:35:25    469s] (I)       Started Loading and Dumping File ( Curr Mem: 1735.72 MB )
[09/01 19:35:25    469s] (I)       Reading DB...
[09/01 19:35:25    469s] (I)       Read data from FE... (mem=1735.7M)
[09/01 19:35:25    469s] (I)       Read nodes and places... (mem=1735.7M)
[09/01 19:35:25    469s] (I)       Done Read nodes and places (cpu=0.048s, mem=1735.7M)
[09/01 19:35:25    469s] (I)       Read nets... (mem=1735.7M)
[09/01 19:35:26    469s] (I)       Done Read nets (cpu=0.134s, mem=1735.7M)
[09/01 19:35:26    469s] (I)       Done Read data from FE (cpu=0.182s, mem=1735.7M)
[09/01 19:35:26    469s] (I)       before initializing RouteDB syMemory usage = 1735.7 MB
[09/01 19:35:26    469s] (I)       == Non-default Options ==
[09/01 19:35:26    469s] (I)       Maximum routing layer                              : 4
[09/01 19:35:26    469s] (I)       Use non-blocking free Dbs wires                    : false
[09/01 19:35:26    469s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:35:26    469s] (I)       Use row-based GCell size
[09/01 19:35:26    469s] (I)       GCell unit size  : 3780
[09/01 19:35:26    469s] (I)       GCell multiplier : 1
[09/01 19:35:26    469s] (I)       build grid graph
[09/01 19:35:26    469s] (I)       build grid graph start
[09/01 19:35:26    469s] [NR-eGR] Track table information for default rule: 
[09/01 19:35:26    469s] [NR-eGR] Metal1 has no routable track
[09/01 19:35:26    469s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:35:26    469s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:35:26    469s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:35:26    469s] (I)       build grid graph end
[09/01 19:35:26    469s] (I)       ===========================================================================
[09/01 19:35:26    469s] (I)       == Report All Rule Vias ==
[09/01 19:35:26    469s] (I)       ===========================================================================
[09/01 19:35:26    469s] (I)        Via Rule : (Default)
[09/01 19:35:26    469s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:35:26    469s] (I)       ---------------------------------------------------------------------------
[09/01 19:35:26    469s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:35:26    469s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:35:26    469s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:35:26    469s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:35:26    469s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:35:26    469s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:35:26    469s] (I)       ===========================================================================
[09/01 19:35:26    469s] (I)        Via Rule : ndr_1w2s
[09/01 19:35:26    469s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:35:26    469s] (I)       ---------------------------------------------------------------------------
[09/01 19:35:26    469s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:35:26    469s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:35:26    469s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:35:26    469s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:35:26    469s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:35:26    469s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:35:26    469s] (I)       ===========================================================================
[09/01 19:35:26    469s] (I)        Via Rule : ndr_3w3s
[09/01 19:35:26    469s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:35:26    469s] (I)       ---------------------------------------------------------------------------
[09/01 19:35:26    469s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:35:26    469s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:35:26    469s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:35:26    469s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:35:26    469s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:35:26    469s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:35:26    469s] (I)       ===========================================================================
[09/01 19:35:26    469s] (I)        Via Rule : ndr_2w2s
[09/01 19:35:26    469s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:35:26    469s] (I)       ---------------------------------------------------------------------------
[09/01 19:35:26    469s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:35:26    469s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:35:26    469s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:35:26    469s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:35:26    469s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:35:26    469s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:35:26    469s] (I)       ===========================================================================
[09/01 19:35:26    469s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Num PG vias on layer 2 : 0
[09/01 19:35:26    469s] (I)       Num PG vias on layer 3 : 0
[09/01 19:35:26    469s] (I)       Num PG vias on layer 4 : 0
[09/01 19:35:26    469s] [NR-eGR] Read 74663 PG shapes
[09/01 19:35:26    469s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:35:26    469s] [NR-eGR] #Instance Blockages : 7052
[09/01 19:35:26    469s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:35:26    469s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:35:26    469s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:35:26    469s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:35:26    469s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:35:26    469s] (I)       readDataFromPlaceDB
[09/01 19:35:26    469s] (I)       Read net information..
[09/01 19:35:26    469s] [NR-eGR] Read numTotalNets=44766  numIgnoredNets=264
[09/01 19:35:26    469s] (I)       Read testcase time = 0.014 seconds
[09/01 19:35:26    469s] 
[09/01 19:35:26    469s] (I)       early_global_route_priority property id does not exist.
[09/01 19:35:26    469s] (I)       Start initializing grid graph
[09/01 19:35:26    469s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:35:26    469s] (I)       End initializing grid graph
[09/01 19:35:26    469s] (I)       Model blockages into capacity
[09/01 19:35:26    469s] (I)       Read Num Blocks=103645  Num Prerouted Wires=16865  Num CS=0
[09/01 19:35:26    469s] (I)       Started Modeling ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Layer 1 (H) : #blockages 66284 : #preroutes 12225
[09/01 19:35:26    469s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:35:26    469s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:35:26    469s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       -- layer congestion ratio --
[09/01 19:35:26    469s] (I)       Layer 1 : 0.100000
[09/01 19:35:26    469s] (I)       Layer 2 : 0.700000
[09/01 19:35:26    469s] (I)       Layer 3 : 0.700000
[09/01 19:35:26    469s] (I)       Layer 4 : 0.700000
[09/01 19:35:26    469s] (I)       ----------------------------
[09/01 19:35:26    469s] (I)       Number of ignored nets = 264
[09/01 19:35:26    469s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:35:26    469s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:35:26    469s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:35:26    469s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:35:26    469s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:35:26    469s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:35:26    469s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:35:26    469s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:35:26    469s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:35:26    469s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:35:26    469s] (I)       Before initializing Early Global Route syMemory usage = 1735.7 MB
[09/01 19:35:26    469s] (I)       Ndr track 0 does not exist
[09/01 19:35:26    469s] (I)       Ndr track 0 does not exist
[09/01 19:35:26    469s] (I)       Ndr track 0 does not exist
[09/01 19:35:26    469s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:35:26    469s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:35:26    469s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:35:26    469s] (I)       Site width          :   480  (dbu)
[09/01 19:35:26    469s] (I)       Row height          :  3780  (dbu)
[09/01 19:35:26    469s] (I)       GCell width         :  3780  (dbu)
[09/01 19:35:26    469s] (I)       GCell height        :  3780  (dbu)
[09/01 19:35:26    469s] (I)       Grid                :   487   487     4
[09/01 19:35:26    469s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:35:26    469s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:35:26    469s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:35:26    469s] (I)       Default wire width  :   160   200   200   200
[09/01 19:35:26    469s] (I)       Default wire space  :   180   210   210   210
[09/01 19:35:26    469s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:35:26    469s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:35:26    469s] (I)       First track coord   :     0   240   480   240
[09/01 19:35:26    469s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:35:26    469s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:35:26    469s] (I)       Num of masks        :     1     1     1     1
[09/01 19:35:26    469s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:35:26    469s] (I)       --------------------------------------------------------
[09/01 19:35:26    469s] 
[09/01 19:35:26    469s] [NR-eGR] ============ Routing rule table ============
[09/01 19:35:26    469s] [NR-eGR] Rule id: 0  Nets: 44477 
[09/01 19:35:26    469s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:35:26    469s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:35:26    469s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:35:26    469s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:35:26    469s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:35:26    469s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:35:26    469s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:35:26    469s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:35:26    469s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:35:26    469s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:35:26    469s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:35:26    469s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:35:26    469s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:35:26    469s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:35:26    469s] [NR-eGR] ========================================
[09/01 19:35:26    469s] [NR-eGR] 
[09/01 19:35:26    469s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:35:26    469s] (I)       blocked tracks on layer2 : = 875257 / 2133547 (41.02%)
[09/01 19:35:26    469s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:35:26    469s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:35:26    469s] (I)       After initializing Early Global Route syMemory usage = 1735.7 MB
[09/01 19:35:26    469s] (I)       Finished Loading and Dumping File ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Reset routing kernel
[09/01 19:35:26    469s] (I)       Started Global Routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       ============= Initialization =============
[09/01 19:35:26    469s] (I)       totalPins=140470  totalGlobalPin=133207 (94.83%)
[09/01 19:35:26    469s] (I)       Started Net group 1 ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Build MST ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Generate topology with single threads
[09/01 19:35:26    469s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:35:26    469s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:35:26    469s] (I)       
[09/01 19:35:26    469s] (I)       ============  Phase 1a Route ============
[09/01 19:35:26    469s] (I)       Started Phase 1a ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Pattern routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:35:26    469s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:35:26    469s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       
[09/01 19:35:26    469s] (I)       ============  Phase 1b Route ============
[09/01 19:35:26    469s] (I)       Started Phase 1b ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Monotonic routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:35:26    469s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:35:26    469s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       
[09/01 19:35:26    469s] (I)       ============  Phase 1c Route ============
[09/01 19:35:26    469s] (I)       Started Phase 1c ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Two level routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Level2 Grid: 98 x 98
[09/01 19:35:26    469s] (I)       Started Two Level Routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:35:26    469s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       
[09/01 19:35:26    469s] (I)       ============  Phase 1d Route ============
[09/01 19:35:26    469s] (I)       Started Phase 1d ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Detoured routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:35:26    469s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       
[09/01 19:35:26    469s] (I)       ============  Phase 1e Route ============
[09/01 19:35:26    469s] (I)       Started Phase 1e ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Route legalization ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:35:26    469s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:35:26    469s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Layer assignment ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Running layer assignment with 1 threads
[09/01 19:35:26    469s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Net group 2 ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Build MST ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Generate topology with single threads
[09/01 19:35:26    469s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       total 2D Cap : 3730822 = (2634060 H, 1096762 V)
[09/01 19:35:26    469s] [NR-eGR] Layer group 2: route 44477 net(s) in layer range [2, 4]
[09/01 19:35:26    469s] (I)       
[09/01 19:35:26    469s] (I)       ============  Phase 1a Route ============
[09/01 19:35:26    469s] (I)       Started Phase 1a ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    469s] (I)       Started Pattern routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Finished Pattern routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 232
[09/01 19:35:26    470s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Usage: 517152 = (268478 H, 248674 V) = (10.19% H, 22.67% V) = (1.015e+06um H, 9.400e+05um V)
[09/01 19:35:26    470s] (I)       Finished Phase 1a ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       
[09/01 19:35:26    470s] (I)       ============  Phase 1b Route ============
[09/01 19:35:26    470s] (I)       Started Phase 1b ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Started Monotonic routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Usage: 518273 = (269108 H, 249165 V) = (10.22% H, 22.72% V) = (1.017e+06um H, 9.418e+05um V)
[09/01 19:35:26    470s] (I)       Overflow of layer group 2: 0.79% H + 4.59% V. EstWL: 1.959072e+06um
[09/01 19:35:26    470s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       
[09/01 19:35:26    470s] (I)       ============  Phase 1c Route ============
[09/01 19:35:26    470s] (I)       Started Phase 1c ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Started Two level routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Level2 Grid: 98 x 98
[09/01 19:35:26    470s] (I)       Started Two Level Routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Usage: 524289 = (274477 H, 249812 V) = (10.42% H, 22.78% V) = (1.038e+06um H, 9.443e+05um V)
[09/01 19:35:26    470s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       
[09/01 19:35:26    470s] (I)       ============  Phase 1d Route ============
[09/01 19:35:26    470s] (I)       Started Phase 1d ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Started Detoured routing ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Usage: 524289 = (274477 H, 249812 V) = (10.42% H, 22.78% V) = (1.038e+06um H, 9.443e+05um V)
[09/01 19:35:26    470s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       
[09/01 19:35:26    470s] (I)       ============  Phase 1e Route ============
[09/01 19:35:26    470s] (I)       Started Phase 1e ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Started Route legalization ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Usage: 524289 = (274477 H, 249812 V) = (10.42% H, 22.78% V) = (1.038e+06um H, 9.443e+05um V)
[09/01 19:35:26    470s] [NR-eGR] Early Global Route overflow of layer group 2: 0.21% H + 3.96% V. EstWL: 1.981812e+06um
[09/01 19:35:26    470s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Started Layer assignment ( Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Current Layer assignment [Initialization] ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:26    470s] (I)       Running layer assignment with 1 threads
[09/01 19:35:27    470s] (I)       Finished Layer assignment ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:27    470s] (I)       Finished Net group 2 ( CPU: 0.78 sec, Real: 0.79 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:27    470s] (I)       
[09/01 19:35:27    470s] (I)       ============  Phase 1l Route ============
[09/01 19:35:27    470s] (I)       Started Phase 1l ( Curr Mem: 1735.72 MB )
[09/01 19:35:27    470s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:27    470s] (I)       
[09/01 19:35:27    470s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:35:27    470s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:35:27    470s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:35:27    470s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)    OverCon 
[09/01 19:35:27    470s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:35:27    470s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:35:27    470s] [NR-eGR]  Metal2  (2)       412( 0.26%)        23( 0.01%)         1( 0.00%)   ( 0.27%) 
[09/01 19:35:27    470s] [NR-eGR]  Metal3  (3)      5518( 3.43%)       144( 0.09%)         6( 0.00%)   ( 3.52%) 
[09/01 19:35:27    470s] [NR-eGR]  Metal4  (4)       118( 0.07%)         1( 0.00%)         0( 0.00%)   ( 0.07%) 
[09/01 19:35:27    470s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:35:27    470s] [NR-eGR] Total             6048( 1.25%)       168( 0.03%)         7( 0.00%)   ( 1.29%) 
[09/01 19:35:27    470s] [NR-eGR] 
[09/01 19:35:27    470s] (I)       Finished Global Routing ( CPU: 0.84 sec, Real: 0.84 sec, Curr Mem: 1735.72 MB )
[09/01 19:35:27    470s] (I)       total 2D Cap : 3750800 = (2652412 H, 1098388 V)
[09/01 19:35:27    470s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 3.53% V
[09/01 19:35:27    470s] [NR-eGR] Overflow after Early Global Route 0.15% H + 4.33% V
[09/01 19:35:27    470s] Early Global Route congestion estimation runtime: 1.22 seconds, mem = 1735.7M
[09/01 19:35:27    470s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.222, REAL:1.231, MEM:1735.7M
[09/01 19:35:27    470s] OPERPROF: Starting HotSpotCal at level 1, MEM:1735.7M
[09/01 19:35:27    470s] [hotspot] +------------+---------------+---------------+
[09/01 19:35:27    470s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:35:27    470s] [hotspot] +------------+---------------+---------------+
[09/01 19:35:27    470s] [hotspot] | normalized |         82.95 |        163.80 |
[09/01 19:35:27    470s] [hotspot] +------------+---------------+---------------+
[09/01 19:35:27    470s] Local HotSpot Analysis: normalized max congestion hotspot area = 82.95, normalized total congestion hotspot area = 163.80 (area is in unit of 4 std-cell row bins)
[09/01 19:35:27    470s] [hotspot] max/total 82.95/163.80, big hotspot (>10) total 96.07
[09/01 19:35:27    470s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:35:27    470s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:35:27    470s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:35:27    470s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:35:27    470s] [hotspot] |  1  |   544.56   484.08   665.52   726.00 |       79.15   |
[09/01 19:35:27    470s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:35:27    470s] [hotspot] |  2  |  1421.52   544.56  1482.00   635.28 |       13.38   |
[09/01 19:35:27    470s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:35:27    470s] [hotspot] |  3  |   574.80   423.60   635.28   484.08 |        4.85   |
[09/01 19:35:27    470s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:35:27    470s] [hotspot] |  4  |   998.16  1330.80  1058.64  1391.28 |        4.20   |
[09/01 19:35:27    470s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:35:27    470s] [hotspot] |  5  |   877.20  1028.40   937.68  1088.88 |        3.93   |
[09/01 19:35:27    470s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:35:27    470s] Top 5 hotspots total area: 105.51
[09/01 19:35:27    470s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.014, MEM:1735.7M
[09/01 19:35:27    470s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 82.59
[09/01 19:35:27    470s] 
[09/01 19:35:27    470s] === incrementalPlace Internal Loop 2 ===
[09/01 19:35:27    470s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[09/01 19:35:27    470s] OPERPROF: Starting IPInitSPData at level 1, MEM:1735.7M
[09/01 19:35:27    470s] #spOpts: N=130 
[09/01 19:35:27    470s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1735.7M
[09/01 19:35:27    470s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:35:27    470s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.125, REAL:0.126, MEM:1735.7M
[09/01 19:35:27    470s] OPERPROF:   Starting post-place ADS at level 2, MEM:1735.7M
[09/01 19:35:27    470s] ADSU 0.621 -> 0.643. GS 30.240
[09/01 19:35:27    470s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.080, REAL:0.080, MEM:1735.7M
[09/01 19:35:27    470s] OPERPROF:   Starting spMPad at level 2, MEM:1735.7M
[09/01 19:35:27    470s] OPERPROF:     Starting spContextMPad at level 3, MEM:1735.7M
[09/01 19:35:27    470s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1735.7M
[09/01 19:35:27    471s] OPERPROF:   Finished spMPad at level 2, CPU:0.018, REAL:0.018, MEM:1735.7M
[09/01 19:35:27    471s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1735.7M
[09/01 19:35:27    471s] no activity file in design. spp won't run.
[09/01 19:35:27    471s] [spp] 0
[09/01 19:35:27    471s] [adp] 0:1:1:3
[09/01 19:35:27    471s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.013, REAL:0.013, MEM:1735.7M
[09/01 19:35:27    471s] SP #FI/SF FL/PI 216/0 38621/5271
[09/01 19:35:27    471s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.316, REAL:0.318, MEM:1735.7M
[09/01 19:35:27    471s] OPERPROF: Starting CDPad at level 1, MEM:1735.7M
[09/01 19:35:27    471s] Starting area based congRepair.
[09/01 19:35:27    471s] 3DP is on.
[09/01 19:35:27    471s] 3DP OF M2 0.004, M4 0.001. Diff 0
[09/01 19:35:27    471s] 3DP DPT Adjust 0. 0.718, 0.751, delta 0.000. WS budget 1000.0000
[09/01 19:35:27    471s] Area based congRepair is working on 6.6% of the design.
[09/01 19:35:27    471s] CDPadU 0.983 -> 0.983. R=0.654, N=43892, GS=3.780
[09/01 19:35:27    471s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 82.59
[09/01 19:35:27    471s] OPERPROF: Finished CDPad at level 1, CPU:0.333, REAL:0.335, MEM:1735.7M
[09/01 19:35:27    471s] NP #FI/FS/SF FL/PI: 51066/64/42744 1148/96
[09/01 19:35:27    471s] no activity file in design. spp won't run.
[09/01 19:35:27    471s] 
[09/01 19:35:27    471s] AB Est...
[09/01 19:35:27    471s] OPERPROF: Starting npPlace at level 1, MEM:1735.7M
[09/01 19:35:27    471s] OPERPROF: Finished npPlace at level 1, CPU:0.049, REAL:0.049, MEM:1735.7M
[09/01 19:35:28    471s] Iteration  4: Skipped, with CDP Off
[09/01 19:35:28    471s] 
[09/01 19:35:28    471s] AB Est...
[09/01 19:35:28    471s] OPERPROF: Starting npPlace at level 1, MEM:1735.7M
[09/01 19:35:28    471s] OPERPROF: Finished npPlace at level 1, CPU:0.051, REAL:0.051, MEM:1735.7M
[09/01 19:35:28    471s] Iteration  5: Skipped, with CDP Off
[09/01 19:35:28    471s] 
[09/01 19:35:28    471s] AB Est...
[09/01 19:35:28    471s] OPERPROF: Starting npPlace at level 1, MEM:1735.7M
[09/01 19:35:28    471s] OPERPROF: Finished npPlace at level 1, CPU:0.051, REAL:0.051, MEM:1735.7M
[09/01 19:35:28    471s] Iteration  6: Skipped, with CDP Off
[09/01 19:35:28    471s] 
[09/01 19:35:28    471s] AB Est...
[09/01 19:35:28    471s] OPERPROF: Starting npPlace at level 1, MEM:1735.7M
[09/01 19:35:28    471s] OPERPROF: Finished npPlace at level 1, CPU:0.052, REAL:0.052, MEM:1735.7M
[09/01 19:35:28    472s] Iteration  7: Skipped, with CDP Off
[09/01 19:35:28    472s] 
[09/01 19:35:28    472s] AB Est...
[09/01 19:35:28    472s] OPERPROF: Starting npPlace at level 1, MEM:1735.7M
[09/01 19:35:28    472s] AB param 99.9% (1147/1148).
[09/01 19:35:28    472s] OPERPROF: Finished npPlace at level 1, CPU:0.053, REAL:0.053, MEM:1735.7M
[09/01 19:35:28    472s] AB WA 1.00. HSB #SP 0
[09/01 19:35:28    472s] AB Full.
[09/01 19:35:28    472s] OPERPROF: Starting npPlace at level 1, MEM:1735.7M
[09/01 19:35:28    472s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[09/01 19:35:28    472s] No instances found in the vector
[09/01 19:35:28    472s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1735.7M, DRC: 0)
[09/01 19:35:28    472s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:35:40    484s] Iteration  8: Total net bbox = 1.124e+05 (5.02e+04 6.22e+04)
[09/01 19:35:40    484s]               Est.  stn bbox = 1.252e+05 (5.64e+04 6.88e+04)
[09/01 19:35:40    484s]               cpu = 0:00:11.9 real = 0:00:12.0 mem = 1706.7M
[09/01 19:35:40    484s] OPERPROF: Finished npPlace at level 1, CPU:11.962, REAL:12.082, MEM:1706.7M
[09/01 19:35:40    484s] no activity file in design. spp won't run.
[09/01 19:35:40    484s] NP #FI/FS/SF FL/PI: 51066/64/42744 1148/96
[09/01 19:35:40    484s] no activity file in design. spp won't run.
[09/01 19:35:41    484s] OPERPROF: Starting npPlace at level 1, MEM:1706.7M
[09/01 19:35:41    484s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[09/01 19:35:41    484s] No instances found in the vector
[09/01 19:35:41    484s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1706.7M, DRC: 0)
[09/01 19:35:41    484s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:36:00    503s] Iteration  9: Total net bbox = 1.098e+05 (4.92e+04 6.06e+04)
[09/01 19:36:00    503s]               Est.  stn bbox = 1.224e+05 (5.53e+04 6.71e+04)
[09/01 19:36:00    503s]               cpu = 0:00:18.8 real = 0:00:19.0 mem = 1712.7M
[09/01 19:36:00    503s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[09/01 19:36:00    503s] No instances found in the vector
[09/01 19:36:00    503s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1712.7M, DRC: 0)
[09/01 19:36:00    503s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:36:13    516s] Iteration 10: Total net bbox = 1.103e+05 (4.96e+04 6.07e+04)
[09/01 19:36:13    516s]               Est.  stn bbox = 1.229e+05 (5.57e+04 6.72e+04)
[09/01 19:36:13    516s]               cpu = 0:00:12.9 real = 0:00:13.0 mem = 1727.8M
[09/01 19:36:13    516s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[09/01 19:36:13    516s] No instances found in the vector
[09/01 19:36:13    516s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1727.8M, DRC: 0)
[09/01 19:36:13    516s] 0 (out of 0) MH cells were successfully legalized.
[09/01 19:36:14    517s] Iteration 11: Total net bbox = 1.105e+05 (4.96e+04 6.09e+04)
[09/01 19:36:14    517s]               Est.  stn bbox = 1.231e+05 (5.56e+04 6.75e+04)
[09/01 19:36:14    517s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1727.8M
[09/01 19:36:14    517s] OPERPROF: Finished npPlace at level 1, CPU:32.672, REAL:32.977, MEM:1727.8M
[09/01 19:36:14    517s] Move report: Congestion Driven Placement moves 1148 insts, mean move: 9.25 um, max move: 61.25 um
[09/01 19:36:14    517s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_preCTS_FE_OFC1328_1848): (652.32, 691.98) --> (614.87, 668.19)
[09/01 19:36:14    517s] no activity file in design. spp won't run.
[09/01 19:36:14    517s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.016, REAL:0.017, MEM:1727.8M
[09/01 19:36:14    517s] 
[09/01 19:36:14    517s] Finished Incremental Placement (cpu=0:00:46.8, real=0:00:47.0, mem=1727.8M)
[09/01 19:36:14    517s] CongRepair sets shifter mode to gplace
[09/01 19:36:14    517s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1727.8M
[09/01 19:36:14    517s] #spOpts: N=130 mergeVia=F 
[09/01 19:36:14    517s] All LLGs are deleted
[09/01 19:36:14    517s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1727.8M
[09/01 19:36:14    517s] Core basic site is CoreSite
[09/01 19:36:14    517s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:36:14    517s] Fast DP-INIT is on for default
[09/01 19:36:14    517s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:36:14    517s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.168, REAL:0.043, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.210, REAL:0.085, MEM:1727.8M
[09/01 19:36:14    517s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1727.8MB).
[09/01 19:36:14    517s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.262, REAL:0.138, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.262, REAL:0.138, MEM:1727.8M
[09/01 19:36:14    517s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.9
[09/01 19:36:14    517s] OPERPROF:   Starting RefinePlace at level 2, MEM:1727.8M
[09/01 19:36:14    517s] *** Starting refinePlace (0:08:38 mem=1727.8M) ***
[09/01 19:36:14    517s] Total net bbox length = 1.808e+06 (8.945e+05 9.137e+05) (ext = 3.891e+04)
[09/01 19:36:14    517s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:36:14    517s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:1727.8M
[09/01 19:36:14    517s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1727.8M
[09/01 19:36:14    517s] Starting refinePlace ...
[09/01 19:36:14    518s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:36:14    518s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:36:15    518s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1727.8MB) @(0:08:38 - 0:08:39).
[09/01 19:36:15    518s] Move report: preRPlace moves 1148 insts, mean move: 1.15 um, max move: 8.28 um
[09/01 19:36:15    518s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_csrs_sbdata_q_55__reg): (524.64, 514.44) --> (532.80, 514.32)
[09/01 19:36:15    518s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:36:15    518s] 	Violation at original loc: Placement Blockage Violation
[09/01 19:36:15    518s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:36:15    518s] Placement tweakage begins.
[09/01 19:36:15    518s] wire length = 1.983e+06
[09/01 19:36:17    520s] wire length = 1.982e+06
[09/01 19:36:17    520s] Placement tweakage ends.
[09/01 19:36:17    520s] Move report: tweak moves 140 insts, mean move: 4.87 um, max move: 19.68 um
[09/01 19:36:17    520s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postCTS_setupFE_OFC13787_1471): (581.28, 548.34) --> (600.96, 548.34)
[09/01 19:36:17    520s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:02.0, mem=1746.3MB) @(0:08:39 - 0:08:40).
[09/01 19:36:17    520s] 
[09/01 19:36:17    520s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:36:18    521s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:36:18    521s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=1746.3MB) @(0:08:40 - 0:08:42).
[09/01 19:36:18    521s] Move report: Detail placement moves 1218 insts, mean move: 1.63 um, max move: 20.94 um
[09/01 19:36:18    521s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/_6268_): (600.59, 549.97) --> (581.28, 548.34)
[09/01 19:36:18    521s] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1746.3MB
[09/01 19:36:18    521s] Statistics of distance of Instance movement in refine placement:
[09/01 19:36:18    521s]   maximum (X+Y) =        20.94 um
[09/01 19:36:18    521s]   inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/_6268_) with max move: (600.589, 549.974) -> (581.28, 548.34)
[09/01 19:36:18    521s]   mean    (X+Y) =         1.63 um
[09/01 19:36:18    521s] Total instances flipped for legalization: 26
[09/01 19:36:18    521s] Summary Report:
[09/01 19:36:18    521s] Instances move: 1218 (out of 43892 movable)
[09/01 19:36:18    521s] Instances flipped: 26
[09/01 19:36:18    521s] Mean displacement: 1.63 um
[09/01 19:36:18    521s] Max displacement: 20.94 um (Instance: i_croc_soc/i_croc/i_dm_top_i_dm_top/_6268_) (600.589, 549.974) -> (581.28, 548.34)
[09/01 19:36:18    521s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_o21ai_1
[09/01 19:36:18    521s] Total instances moved : 1218
[09/01 19:36:18    521s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.840, REAL:3.869, MEM:1746.3M
[09/01 19:36:18    521s] Total net bbox length = 1.808e+06 (8.938e+05 9.138e+05) (ext = 3.891e+04)
[09/01 19:36:18    521s] Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 1746.3MB
[09/01 19:36:18    521s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:04.0, mem=1746.3MB) @(0:08:38 - 0:08:42).
[09/01 19:36:18    521s] *** Finished refinePlace (0:08:42 mem=1746.3M) ***
[09/01 19:36:18    521s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.9
[09/01 19:36:18    521s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.961, REAL:3.992, MEM:1746.3M
[09/01 19:36:18    521s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.322, REAL:4.230, MEM:1746.3M
[09/01 19:36:18    521s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1746.3M
[09/01 19:36:18    521s] Starting Early Global Route congestion estimation: mem = 1746.3M
[09/01 19:36:18    521s] (I)       Started Loading and Dumping File ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    521s] (I)       Reading DB...
[09/01 19:36:18    521s] (I)       Read data from FE... (mem=1746.3M)
[09/01 19:36:18    521s] (I)       Read nodes and places... (mem=1746.3M)
[09/01 19:36:18    521s] (I)       Done Read nodes and places (cpu=0.052s, mem=1746.3M)
[09/01 19:36:18    521s] (I)       Read nets... (mem=1746.3M)
[09/01 19:36:18    522s] (I)       Done Read nets (cpu=0.151s, mem=1746.3M)
[09/01 19:36:18    522s] (I)       Done Read data from FE (cpu=0.203s, mem=1746.3M)
[09/01 19:36:18    522s] (I)       before initializing RouteDB syMemory usage = 1746.3 MB
[09/01 19:36:18    522s] (I)       == Non-default Options ==
[09/01 19:36:18    522s] (I)       Maximum routing layer                              : 4
[09/01 19:36:18    522s] (I)       Use non-blocking free Dbs wires                    : false
[09/01 19:36:18    522s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:36:18    522s] (I)       Use row-based GCell size
[09/01 19:36:18    522s] (I)       GCell unit size  : 3780
[09/01 19:36:18    522s] (I)       GCell multiplier : 1
[09/01 19:36:18    522s] (I)       build grid graph
[09/01 19:36:18    522s] (I)       build grid graph start
[09/01 19:36:18    522s] [NR-eGR] Track table information for default rule: 
[09/01 19:36:18    522s] [NR-eGR] Metal1 has no routable track
[09/01 19:36:18    522s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:36:18    522s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:36:18    522s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:36:18    522s] (I)       build grid graph end
[09/01 19:36:18    522s] (I)       ===========================================================================
[09/01 19:36:18    522s] (I)       == Report All Rule Vias ==
[09/01 19:36:18    522s] (I)       ===========================================================================
[09/01 19:36:18    522s] (I)        Via Rule : (Default)
[09/01 19:36:18    522s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:36:18    522s] (I)       ---------------------------------------------------------------------------
[09/01 19:36:18    522s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:36:18    522s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:36:18    522s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:36:18    522s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:36:18    522s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:36:18    522s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:36:18    522s] (I)       ===========================================================================
[09/01 19:36:18    522s] (I)        Via Rule : ndr_1w2s
[09/01 19:36:18    522s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:36:18    522s] (I)       ---------------------------------------------------------------------------
[09/01 19:36:18    522s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:36:18    522s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:36:18    522s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:36:18    522s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:36:18    522s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:36:18    522s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:36:18    522s] (I)       ===========================================================================
[09/01 19:36:18    522s] (I)        Via Rule : ndr_3w3s
[09/01 19:36:18    522s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:36:18    522s] (I)       ---------------------------------------------------------------------------
[09/01 19:36:18    522s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:36:18    522s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:36:18    522s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:36:18    522s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:36:18    522s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:36:18    522s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:36:18    522s] (I)       ===========================================================================
[09/01 19:36:18    522s] (I)        Via Rule : ndr_2w2s
[09/01 19:36:18    522s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:36:18    522s] (I)       ---------------------------------------------------------------------------
[09/01 19:36:18    522s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:36:18    522s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:36:18    522s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:36:18    522s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:36:18    522s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:36:18    522s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:36:18    522s] (I)       ===========================================================================
[09/01 19:36:18    522s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Num PG vias on layer 2 : 0
[09/01 19:36:18    522s] (I)       Num PG vias on layer 3 : 0
[09/01 19:36:18    522s] (I)       Num PG vias on layer 4 : 0
[09/01 19:36:18    522s] [NR-eGR] Read 74663 PG shapes
[09/01 19:36:18    522s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:36:18    522s] [NR-eGR] #Instance Blockages : 7052
[09/01 19:36:18    522s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:36:18    522s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:36:18    522s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:36:18    522s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:36:18    522s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:36:18    522s] (I)       readDataFromPlaceDB
[09/01 19:36:18    522s] (I)       Read net information..
[09/01 19:36:18    522s] [NR-eGR] Read numTotalNets=44766  numIgnoredNets=264
[09/01 19:36:18    522s] (I)       Read testcase time = 0.015 seconds
[09/01 19:36:18    522s] 
[09/01 19:36:18    522s] (I)       early_global_route_priority property id does not exist.
[09/01 19:36:18    522s] (I)       Start initializing grid graph
[09/01 19:36:18    522s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:36:18    522s] (I)       End initializing grid graph
[09/01 19:36:18    522s] (I)       Model blockages into capacity
[09/01 19:36:18    522s] (I)       Read Num Blocks=103645  Num Prerouted Wires=16865  Num CS=0
[09/01 19:36:18    522s] (I)       Started Modeling ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Layer 1 (H) : #blockages 66284 : #preroutes 12225
[09/01 19:36:18    522s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:36:18    522s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:36:18    522s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       -- layer congestion ratio --
[09/01 19:36:18    522s] (I)       Layer 1 : 0.100000
[09/01 19:36:18    522s] (I)       Layer 2 : 0.700000
[09/01 19:36:18    522s] (I)       Layer 3 : 0.700000
[09/01 19:36:18    522s] (I)       Layer 4 : 0.700000
[09/01 19:36:18    522s] (I)       ----------------------------
[09/01 19:36:18    522s] (I)       Number of ignored nets = 264
[09/01 19:36:18    522s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:36:18    522s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:36:18    522s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:36:18    522s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:36:18    522s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:36:18    522s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:36:18    522s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:36:18    522s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:36:18    522s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:36:18    522s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:36:18    522s] (I)       Before initializing Early Global Route syMemory usage = 1746.3 MB
[09/01 19:36:18    522s] (I)       Ndr track 0 does not exist
[09/01 19:36:18    522s] (I)       Ndr track 0 does not exist
[09/01 19:36:18    522s] (I)       Ndr track 0 does not exist
[09/01 19:36:18    522s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:36:18    522s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:36:18    522s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:36:18    522s] (I)       Site width          :   480  (dbu)
[09/01 19:36:18    522s] (I)       Row height          :  3780  (dbu)
[09/01 19:36:18    522s] (I)       GCell width         :  3780  (dbu)
[09/01 19:36:18    522s] (I)       GCell height        :  3780  (dbu)
[09/01 19:36:18    522s] (I)       Grid                :   487   487     4
[09/01 19:36:18    522s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:36:18    522s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:36:18    522s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:36:18    522s] (I)       Default wire width  :   160   200   200   200
[09/01 19:36:18    522s] (I)       Default wire space  :   180   210   210   210
[09/01 19:36:18    522s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:36:18    522s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:36:18    522s] (I)       First track coord   :     0   240   480   240
[09/01 19:36:18    522s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:36:18    522s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:36:18    522s] (I)       Num of masks        :     1     1     1     1
[09/01 19:36:18    522s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:36:18    522s] (I)       --------------------------------------------------------
[09/01 19:36:18    522s] 
[09/01 19:36:18    522s] [NR-eGR] ============ Routing rule table ============
[09/01 19:36:18    522s] [NR-eGR] Rule id: 0  Nets: 44477 
[09/01 19:36:18    522s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:36:18    522s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:36:18    522s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:36:18    522s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:36:18    522s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:36:18    522s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:36:18    522s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:36:18    522s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:36:18    522s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:36:18    522s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:36:18    522s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:36:18    522s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:36:18    522s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:36:18    522s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:36:18    522s] [NR-eGR] ========================================
[09/01 19:36:18    522s] [NR-eGR] 
[09/01 19:36:18    522s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:36:18    522s] (I)       blocked tracks on layer2 : = 875260 / 2133547 (41.02%)
[09/01 19:36:18    522s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:36:18    522s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:36:18    522s] (I)       After initializing Early Global Route syMemory usage = 1746.3 MB
[09/01 19:36:18    522s] (I)       Finished Loading and Dumping File ( CPU: 0.38 sec, Real: 0.39 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Reset routing kernel
[09/01 19:36:18    522s] (I)       Started Global Routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       ============= Initialization =============
[09/01 19:36:18    522s] (I)       totalPins=140470  totalGlobalPin=133203 (94.83%)
[09/01 19:36:18    522s] (I)       Started Net group 1 ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Build MST ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Generate topology with single threads
[09/01 19:36:18    522s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:36:18    522s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:36:18    522s] (I)       
[09/01 19:36:18    522s] (I)       ============  Phase 1a Route ============
[09/01 19:36:18    522s] (I)       Started Phase 1a ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Pattern routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:36:18    522s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:36:18    522s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       
[09/01 19:36:18    522s] (I)       ============  Phase 1b Route ============
[09/01 19:36:18    522s] (I)       Started Phase 1b ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Monotonic routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:36:18    522s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:36:18    522s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       
[09/01 19:36:18    522s] (I)       ============  Phase 1c Route ============
[09/01 19:36:18    522s] (I)       Started Phase 1c ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Two level routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Level2 Grid: 98 x 98
[09/01 19:36:18    522s] (I)       Started Two Level Routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:36:18    522s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       
[09/01 19:36:18    522s] (I)       ============  Phase 1d Route ============
[09/01 19:36:18    522s] (I)       Started Phase 1d ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Detoured routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:36:18    522s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       
[09/01 19:36:18    522s] (I)       ============  Phase 1e Route ============
[09/01 19:36:18    522s] (I)       Started Phase 1e ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Route legalization ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:36:18    522s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:36:18    522s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Layer assignment ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Running layer assignment with 1 threads
[09/01 19:36:18    522s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Net group 2 ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Started Build MST ( Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       Generate topology with single threads
[09/01 19:36:18    522s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:18    522s] (I)       total 2D Cap : 3730827 = (2634065 H, 1096762 V)
[09/01 19:36:19    522s] [NR-eGR] Layer group 2: route 44477 net(s) in layer range [2, 4]
[09/01 19:36:19    522s] (I)       
[09/01 19:36:19    522s] (I)       ============  Phase 1a Route ============
[09/01 19:36:19    522s] (I)       Started Phase 1a ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Started Pattern routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Finished Pattern routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 232
[09/01 19:36:19    522s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Usage: 517150 = (268343 H, 248807 V) = (10.19% H, 22.69% V) = (1.014e+06um H, 9.405e+05um V)
[09/01 19:36:19    522s] (I)       Finished Phase 1a ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       
[09/01 19:36:19    522s] (I)       ============  Phase 1b Route ============
[09/01 19:36:19    522s] (I)       Started Phase 1b ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Started Monotonic routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Finished Monotonic routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Usage: 518241 = (268965 H, 249276 V) = (10.21% H, 22.73% V) = (1.017e+06um H, 9.423e+05um V)
[09/01 19:36:19    522s] (I)       Overflow of layer group 2: 0.79% H + 4.59% V. EstWL: 1.958951e+06um
[09/01 19:36:19    522s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       
[09/01 19:36:19    522s] (I)       ============  Phase 1c Route ============
[09/01 19:36:19    522s] (I)       Started Phase 1c ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Started Two level routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Level2 Grid: 98 x 98
[09/01 19:36:19    522s] (I)       Started Two Level Routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Usage: 524192 = (274197 H, 249995 V) = (10.41% H, 22.79% V) = (1.036e+06um H, 9.450e+05um V)
[09/01 19:36:19    522s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       
[09/01 19:36:19    522s] (I)       ============  Phase 1d Route ============
[09/01 19:36:19    522s] (I)       Started Phase 1d ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Started Detoured routing ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Usage: 524192 = (274197 H, 249995 V) = (10.41% H, 22.79% V) = (1.036e+06um H, 9.450e+05um V)
[09/01 19:36:19    522s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       
[09/01 19:36:19    522s] (I)       ============  Phase 1e Route ============
[09/01 19:36:19    522s] (I)       Started Phase 1e ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Started Route legalization ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Usage: 524192 = (274197 H, 249995 V) = (10.41% H, 22.79% V) = (1.036e+06um H, 9.450e+05um V)
[09/01 19:36:19    522s] [NR-eGR] Early Global Route overflow of layer group 2: 0.19% H + 3.94% V. EstWL: 1.981446e+06um
[09/01 19:36:19    522s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Started Layer assignment ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Current Layer assignment [Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    522s] (I)       Running layer assignment with 1 threads
[09/01 19:36:19    523s] (I)       Finished Layer assignment ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    523s] (I)       Finished Net group 2 ( CPU: 0.85 sec, Real: 0.86 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    523s] (I)       
[09/01 19:36:19    523s] (I)       ============  Phase 1l Route ============
[09/01 19:36:19    523s] (I)       Started Phase 1l ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    523s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    523s] (I)       
[09/01 19:36:19    523s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:36:19    523s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:36:19    523s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:36:19    523s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[09/01 19:36:19    523s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:36:19    523s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:36:19    523s] [NR-eGR]  Metal2  (2)       330( 0.21%)        29( 0.02%)         0( 0.00%)   ( 0.22%) 
[09/01 19:36:19    523s] [NR-eGR]  Metal3  (3)      5521( 3.43%)       133( 0.08%)         4( 0.00%)   ( 3.51%) 
[09/01 19:36:19    523s] [NR-eGR]  Metal4  (4)       138( 0.09%)         1( 0.00%)         0( 0.00%)   ( 0.09%) 
[09/01 19:36:19    523s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:36:19    523s] [NR-eGR] Total             5989( 1.24%)       163( 0.03%)         4( 0.00%)   ( 1.27%) 
[09/01 19:36:19    523s] [NR-eGR] 
[09/01 19:36:19    523s] (I)       Finished Global Routing ( CPU: 0.91 sec, Real: 0.91 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    523s] (I)       total 2D Cap : 3750803 = (2652415 H, 1098388 V)
[09/01 19:36:19    523s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.09% H + 3.52% V
[09/01 19:36:19    523s] [NR-eGR] Overflow after Early Global Route 0.14% H + 4.31% V
[09/01 19:36:19    523s] Early Global Route congestion estimation runtime: 1.32 seconds, mem = 1746.3M
[09/01 19:36:19    523s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.322, REAL:1.332, MEM:1746.3M
[09/01 19:36:19    523s] OPERPROF: Starting HotSpotCal at level 1, MEM:1746.3M
[09/01 19:36:19    523s] [hotspot] +------------+---------------+---------------+
[09/01 19:36:19    523s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:36:19    523s] [hotspot] +------------+---------------+---------------+
[09/01 19:36:19    523s] [hotspot] | normalized |         84.85 |        160.98 |
[09/01 19:36:19    523s] [hotspot] +------------+---------------+---------------+
[09/01 19:36:19    523s] Local HotSpot Analysis: normalized max congestion hotspot area = 84.85, normalized total congestion hotspot area = 160.98 (area is in unit of 4 std-cell row bins)
[09/01 19:36:19    523s] [hotspot] max/total 84.85/160.98, big hotspot (>10) total 94.69
[09/01 19:36:19    523s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:36:19    523s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:36:19    523s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:36:19    523s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:36:19    523s] [hotspot] |  1  |   544.56   484.08   665.52   726.00 |       80.66   |
[09/01 19:36:19    523s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:36:19    523s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        7.21   |
[09/01 19:36:19    523s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:36:19    523s] [hotspot] |  3  |   877.20  1028.40   937.68  1088.88 |        4.72   |
[09/01 19:36:19    523s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:36:19    523s] [hotspot] |  4  |   574.80   423.60   635.28   484.08 |        4.20   |
[09/01 19:36:19    523s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:36:19    523s] [hotspot] |  5  |   998.16  1330.80  1058.64  1391.28 |        4.20   |
[09/01 19:36:19    523s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:36:19    523s] Top 5 hotspots total area: 100.98
[09/01 19:36:19    523s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.014, MEM:1746.3M
[09/01 19:36:19    523s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 82.66
[09/01 19:36:19    523s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1746.3M
[09/01 19:36:19    523s] Starting Early Global Route wiring: mem = 1746.3M
[09/01 19:36:19    523s] (I)       ============= track Assignment ============
[09/01 19:36:19    523s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    523s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    523s] (I)       Started Track Assignment ( Curr Mem: 1746.27 MB )
[09/01 19:36:19    523s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[09/01 19:36:19    523s] (I)       Running track assignment with 1 threads
[09/01 19:36:19    523s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:19    523s] (I)       Run Multi-thread track assignment
[09/01 19:36:20    523s] (I)       Finished Track Assignment ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:20    523s] [NR-eGR] Started Export DB wires ( Curr Mem: 1746.27 MB )
[09/01 19:36:20    523s] [NR-eGR] Started Export all nets ( Curr Mem: 1746.27 MB )
[09/01 19:36:20    524s] [NR-eGR] Finished Export all nets ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:20    524s] [NR-eGR] Started Set wire vias ( Curr Mem: 1746.27 MB )
[09/01 19:36:20    524s] [NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:20    524s] [NR-eGR] Finished Export DB wires ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1746.27 MB )
[09/01 19:36:20    524s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:36:20    524s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 140022
[09/01 19:36:20    524s] [NR-eGR] Metal2  (2H) length: 6.684083e+05um, number of vias: 216334
[09/01 19:36:20    524s] [NR-eGR] Metal3  (3V) length: 1.010250e+06um, number of vias: 20596
[09/01 19:36:20    524s] [NR-eGR] Metal4  (4H) length: 4.670140e+05um, number of vias: 0
[09/01 19:36:20    524s] [NR-eGR] Total length: 2.145672e+06um, number of vias: 376952
[09/01 19:36:20    524s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:36:20    524s] [NR-eGR] Total eGR-routed clock nets wire length: 2.138400e+02um 
[09/01 19:36:20    524s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:36:21    524s] Early Global Route wiring runtime: 1.35 seconds, mem = 1723.2M
[09/01 19:36:21    524s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.350, REAL:1.360, MEM:1723.2M
[09/01 19:36:21    524s] Tdgp not successfully inited but do clear! skip clearing
[09/01 19:36:21    524s] End of congRepair (cpu=0:01:48, real=0:01:49)
[09/01 19:36:21    524s] All LLGs are deleted
[09/01 19:36:21    524s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1723.2M
[09/01 19:36:21    524s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.022, REAL:0.022, MEM:1723.2M
[09/01 19:36:21    524s] Start to check current routing status for nets...
[09/01 19:36:21    524s] All nets are already routed correctly.
[09/01 19:36:21    524s] End to check current routing status for nets (mem=1723.2M)
[09/01 19:36:21    524s] Extraction called for design 'croc_chip' of instances=52278 and nets=50952 using extraction engine 'preRoute' .
[09/01 19:36:21    524s] PreRoute RC Extraction called for design croc_chip.
[09/01 19:36:21    524s] RC Extraction called in multi-corner(1) mode.
[09/01 19:36:21    524s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/01 19:36:21    524s] Type 'man IMPEXT-6197' for more detail.
[09/01 19:36:21    524s] RCMode: PreRoute
[09/01 19:36:21    524s]       RC Corner Indexes            0   
[09/01 19:36:21    524s] Capacitance Scaling Factor   : 1.00000 
[09/01 19:36:21    524s] Resistance Scaling Factor    : 1.00000 
[09/01 19:36:21    524s] Clock Cap. Scaling Factor    : 1.00000 
[09/01 19:36:21    524s] Clock Res. Scaling Factor    : 1.00000 
[09/01 19:36:21    524s] Shrink Factor                : 1.00000
[09/01 19:36:21    524s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/01 19:36:21    524s] LayerId::1 widthSet size::1
[09/01 19:36:21    524s] LayerId::2 widthSet size::3
[09/01 19:36:21    524s] LayerId::3 widthSet size::3
[09/01 19:36:21    524s] LayerId::4 widthSet size::3
[09/01 19:36:21    524s] LayerId::5 widthSet size::3
[09/01 19:36:21    524s] LayerId::6 widthSet size::1
[09/01 19:36:21    524s] LayerId::7 widthSet size::1
[09/01 19:36:21    524s] Updating RC grid for preRoute extraction ...
[09/01 19:36:21    524s] Initializing multi-corner resistance tables ...
[09/01 19:36:21    524s] {RT default_rc_corner 0 4 4 0}
[09/01 19:36:21    524s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.307339 ; uaWl: 1.000000 ; uaWlH: 0.216957 ; aWlH: 0.000000 ; Pmax: 0.835400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:36:22    525s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1723.191M)
[09/01 19:36:22    525s] **optDesign ... cpu = 0:07:49, real = 0:07:54, mem = 1441.3M, totSessionCpu=0:08:45 **
[09/01 19:36:22    525s] #################################################################################
[09/01 19:36:22    525s] # Design Stage: PreRoute
[09/01 19:36:22    525s] # Design Name: croc_chip
[09/01 19:36:22    525s] # Design Mode: 130nm
[09/01 19:36:22    525s] # Analysis Mode: MMMC OCV 
[09/01 19:36:22    525s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:36:22    525s] # Signoff Settings: SI Off 
[09/01 19:36:22    525s] #################################################################################
[09/01 19:36:23    526s] Calculate early delays in OCV mode...
[09/01 19:36:23    527s] Calculate late delays in OCV mode...
[09/01 19:36:23    527s] Topological Sorting (REAL = 0:00:00.0, MEM = 1658.5M, InitMEM = 1651.7M)
[09/01 19:36:23    527s] Start delay calculation (fullDC) (1 T). (MEM=1658.49)
[09/01 19:36:24    527s] End AAE Lib Interpolated Model. (MEM=1683.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:36:32    536s] Total number of fetched objects 49627
[09/01 19:36:32    536s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:36:32    536s] End delay calculation. (MEM=1699.26 CPU=0:00:07.5 REAL=0:00:07.0)
[09/01 19:36:32    536s] End delay calculation (fullDC). (MEM=1699.26 CPU=0:00:09.1 REAL=0:00:09.0)
[09/01 19:36:33    536s] *** CDM Built up (cpu=0:00:10.8  real=0:00:11.0  mem= 1699.3M) ***
[09/01 19:36:35    538s] Deleting Lib Analyzer.
[09/01 19:36:35    538s] Begin: GigaOpt Optimization in WNS mode
[09/01 19:36:35    538s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[09/01 19:36:35    538s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:36:35    538s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:36:35    538s] *info: 48 skip_routing nets excluded.
[09/01 19:36:35    538s] Info: 48 io nets excluded
[09/01 19:36:35    538s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:36:35    538s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:36:35    538s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:58.4/0:11:13.4 (0.8), mem = 1699.3M
[09/01 19:36:35    538s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.6
[09/01 19:36:35    538s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:36:35    538s] ### Creating PhyDesignMc. totSessionCpu=0:08:58 mem=1699.3M
[09/01 19:36:35    538s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/01 19:36:35    538s] OPERPROF: Starting DPlace-Init at level 1, MEM:1699.3M
[09/01 19:36:35    538s] #spOpts: N=130 
[09/01 19:36:35    538s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1699.3M
[09/01 19:36:35    538s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1699.3M
[09/01 19:36:35    538s] Core basic site is CoreSite
[09/01 19:36:35    538s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:36:35    538s] Fast DP-INIT is on for default
[09/01 19:36:35    538s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:36:35    538s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.154, REAL:0.038, MEM:1731.3M
[09/01 19:36:35    538s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.176, REAL:0.061, MEM:1731.3M
[09/01 19:36:35    538s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1731.3MB).
[09/01 19:36:35    538s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.226, REAL:0.111, MEM:1731.3M
[09/01 19:36:35    538s] TotalInstCnt at PhyDesignMc Initialization: 44,108
[09/01 19:36:35    538s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:59 mem=1731.3M
[09/01 19:36:35    538s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:36:35    538s] 
[09/01 19:36:35    538s] Creating Lib Analyzer ...
[09/01 19:36:35    538s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:36:35    538s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:36:35    538s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:36:35    538s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:36:35    538s] 
[09/01 19:36:35    538s] {RT default_rc_corner 0 4 4 0}
[09/01 19:36:35    539s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:59 mem=1731.3M
[09/01 19:36:35    539s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:59 mem=1731.3M
[09/01 19:36:35    539s] Creating Lib Analyzer, finished. 
[09/01 19:36:35    539s] 
[09/01 19:36:35    539s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:36:35    539s] ### Creating LA Mngr. totSessionCpu=0:08:59 mem=1731.3M
[09/01 19:36:35    539s] ### Creating LA Mngr, finished. totSessionCpu=0:08:59 mem=1731.3M
[09/01 19:36:39    542s] *info: 4 don't touch nets excluded
[09/01 19:36:39    542s] *info: 48 io nets excluded
[09/01 19:36:39    542s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:36:39    542s] *info: 243 clock nets excluded
[09/01 19:36:39    542s] *info: 2 special nets excluded.
[09/01 19:36:39    542s] *info: 48 skip_routing nets excluded.
[09/01 19:36:39    542s] *info: 32 multi-driver nets excluded.
[09/01 19:36:39    542s] *info: 1357 no-driver nets excluded.
[09/01 19:36:39    542s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:36:39    543s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.2
[09/01 19:36:39    543s] PathGroup :  in2out  TargetSlack : 0.0384 
[09/01 19:36:39    543s] PathGroup :  in2reg  TargetSlack : 0.0384 
[09/01 19:36:39    543s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[09/01 19:36:39    543s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[09/01 19:36:39    543s] PathGroup :  reg2out  TargetSlack : 0.0384 
[09/01 19:36:39    543s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[09/01 19:36:40    543s] ** GigaOpt Optimizer WNS Slack -3.146 TNS Slack -61.587 Density 61.79
[09/01 19:36:40    543s] Optimizer WNS Pass 0
[09/01 19:36:40    543s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.146 TNS -57.422; mem2reg* WNS -0.025 TNS -0.040; reg2mem* WNS 0.725 TNS 0.000; reg2reg* WNS -0.075 TNS -4.140; HEPG WNS -0.075 TNS -4.165; all paths WNS -3.146 TNS -61.587
[09/01 19:36:40    543s] Active Path Group: mem2reg reg2mem reg2reg  
[09/01 19:36:40    543s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:36:40    543s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:36:40    543s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:36:40    543s] |  -0.075|   -3.146|  -4.165|  -61.587|    61.79%|   0:00:00.0| 1750.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:36:40    543s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:36:41    544s] |  -0.052|   -3.146|  -1.873|  -59.295|    61.79%|   0:00:01.0| 1750.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:36:41    544s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:36:43    546s] |  -0.033|   -3.146|  -0.866|  -58.288|    61.80%|   0:00:02.0| 1788.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_csrs_prog |
[09/01 19:36:43    546s] |        |         |        |         |          |            |        |            |         | buf_o_208__reg/D                                   |
[09/01 19:36:45    548s] |  -0.029|   -3.146|  -0.203|  -57.626|    61.82%|   0:00:02.0| 1788.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_csrs_prog |
[09/01 19:36:45    548s] |        |         |        |         |          |            |        |            |         | buf_o_235__reg/D                                   |
[09/01 19:36:45    548s] |  -0.005|   -3.146|  -0.016|  -57.439|    61.82%|   0:00:00.0| 1788.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_csrs_prog |
[09/01 19:36:45    548s] |        |         |        |         |          |            |        |            |         | buf_o_171__reg/D                                   |
[09/01 19:36:49    552s] |   0.015|   -3.146|   0.000|  -57.422|    61.83%|   0:00:04.0| 1864.8M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:36:49    552s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_23__reg/D                       |
[09/01 19:36:52    555s] |   0.028|   -3.146|   0.000|  -57.422|    61.86%|   0:00:03.0| 1903.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/01 19:36:52    555s] |        |         |        |         |          |            |        |            |         | 89__reg/D                                          |
[09/01 19:36:54    558s] |   0.044|   -3.146|   0.000|  -57.422|    61.86%|   0:00:02.0| 1903.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:36:54    558s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_22__reg/D                       |
[09/01 19:36:54    558s] |   0.044|   -3.146|   0.000|  -57.422|    61.86%|   0:00:00.0| 1903.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:36:54    558s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_22__reg/D                       |
[09/01 19:36:54    558s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:36:54    558s] 
[09/01 19:36:54    558s] *** Finish Core Optimize Step (cpu=0:00:14.4 real=0:00:14.0 mem=1903.0M) ***
[09/01 19:36:54    558s] Active Path Group: in2out in2reg reg2out default 
[09/01 19:36:54    558s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:36:54    558s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:36:54    558s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:36:55    558s] |  -3.146|   -3.146| -57.422|  -57.422|    61.86%|   0:00:00.0| 1903.0M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:36:56    560s] Starting generalSmallTnsOpt
[09/01 19:36:56    560s] Ending generalSmallTnsOpt End
[09/01 19:36:56    560s] |  -3.132|   -3.132| -57.408|  -57.408|    61.87%|   0:00:01.0| 1903.0M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:36:56    560s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:36:56    560s] 
[09/01 19:36:56    560s] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1903.0M) ***
[09/01 19:36:57    560s] 
[09/01 19:36:57    560s] *** Finished Optimize Step Cumulative (cpu=0:00:16.5 real=0:00:17.0 mem=1903.0M) ***
[09/01 19:36:57    560s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.132 TNS -57.408; mem2reg* WNS 0.044 TNS 0.000; reg2mem* WNS 0.712 TNS 0.000; reg2reg* WNS 0.044 TNS 0.000; HEPG WNS 0.044 TNS 0.000; all paths WNS -3.132 TNS -57.408
[09/01 19:36:57    560s] ** GigaOpt Optimizer WNS Slack -3.132 TNS Slack -57.408 Density 61.87
[09/01 19:36:57    560s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.2
[09/01 19:36:57    560s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.067, REAL:0.068, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.119, REAL:0.120, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.119, REAL:0.120, MEM:1903.0M
[09/01 19:36:57    560s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.10
[09/01 19:36:57    560s] OPERPROF: Starting RefinePlace at level 1, MEM:1903.0M
[09/01 19:36:57    560s] *** Starting refinePlace (0:09:21 mem=1903.0M) ***
[09/01 19:36:57    560s] Total net bbox length = 1.810e+06 (8.951e+05 9.147e+05) (ext = 3.891e+04)
[09/01 19:36:57    560s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:36:57    560s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:1903.0M
[09/01 19:36:57    560s] default core: bins with density > 0.750 = 30.18 % ( 290 / 961 )
[09/01 19:36:57    560s] Density distribution unevenness ratio = 14.880%
[09/01 19:36:57    560s] RPlace IncrNP Skipped
[09/01 19:36:57    560s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1903.0MB) @(0:09:21 - 0:09:21).
[09/01 19:36:57    560s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.028, REAL:0.028, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1903.0M
[09/01 19:36:57    560s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1903.0M
[09/01 19:36:57    560s] Starting refinePlace ...
[09/01 19:36:57    560s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:36:57    560s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:36:58    561s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1903.0MB) @(0:09:21 - 0:09:22).
[09/01 19:36:58    561s] Move report: preRPlace moves 525 insts, mean move: 1.65 um, max move: 12.96 um
[09/01 19:36:58    561s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mhpmcounter_1902__reg): (1050.72, 1432.86) --> (1037.76, 1432.86)
[09/01 19:36:58    561s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:36:58    561s] Move report: Detail placement moves 525 insts, mean move: 1.65 um, max move: 12.96 um
[09/01 19:36:58    561s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mhpmcounter_1902__reg): (1050.72, 1432.86) --> (1037.76, 1432.86)
[09/01 19:36:58    561s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1903.0MB
[09/01 19:36:58    561s] Statistics of distance of Instance movement in refine placement:
[09/01 19:36:58    561s]   maximum (X+Y) =        12.96 um
[09/01 19:36:58    561s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mhpmcounter_1902__reg) with max move: (1050.72, 1432.86) -> (1037.76, 1432.86)
[09/01 19:36:58    561s]   mean    (X+Y) =         1.65 um
[09/01 19:36:58    561s] Summary Report:
[09/01 19:36:58    561s] Instances move: 525 (out of 43943 movable)
[09/01 19:36:58    561s] Instances flipped: 0
[09/01 19:36:58    561s] Mean displacement: 1.65 um
[09/01 19:36:58    561s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mhpmcounter_1902__reg) (1050.72, 1432.86) -> (1037.76, 1432.86)
[09/01 19:36:58    561s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:36:58    561s] Total instances moved : 525
[09/01 19:36:58    561s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.875, REAL:0.882, MEM:1903.0M
[09/01 19:36:58    561s] Total net bbox length = 1.810e+06 (8.955e+05 9.148e+05) (ext = 3.891e+04)
[09/01 19:36:58    561s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1903.0MB
[09/01 19:36:58    561s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1903.0MB) @(0:09:21 - 0:09:22).
[09/01 19:36:58    561s] *** Finished refinePlace (0:09:22 mem=1903.0M) ***
[09/01 19:36:58    561s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.10
[09/01 19:36:58    561s] OPERPROF: Finished RefinePlace at level 1, CPU:1.060, REAL:1.068, MEM:1903.0M
[09/01 19:36:58    562s] *** maximum move = 12.96 um ***
[09/01 19:36:58    562s] *** Finished re-routing un-routed nets (1903.0M) ***
[09/01 19:36:58    562s] OPERPROF: Starting DPlace-Init at level 1, MEM:1903.0M
[09/01 19:36:58    562s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1903.0M
[09/01 19:36:59    562s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.036, MEM:1903.0M
[09/01 19:36:59    562s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.094, MEM:1903.0M
[09/01 19:36:59    562s] 
[09/01 19:36:59    562s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=1903.0M) ***
[09/01 19:36:59    562s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.2
[09/01 19:36:59    562s] ** GigaOpt Optimizer WNS Slack -3.132 TNS Slack -57.408 Density 61.87
[09/01 19:36:59    562s] Optimizer WNS Pass 1
[09/01 19:36:59    562s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -3.132 TNS -57.408; mem2reg* WNS 0.044 TNS 0.000; reg2mem* WNS 0.712 TNS 0.000; reg2reg* WNS 0.044 TNS 0.000; HEPG WNS 0.044 TNS 0.000; all paths WNS -3.132 TNS -57.408
[09/01 19:36:59    562s] Active Path Group: in2out in2reg reg2out default 
[09/01 19:36:59    562s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:36:59    562s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:36:59    562s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:36:59    562s] |  -3.132|   -3.132| -57.408|  -57.408|    61.87%|   0:00:00.0| 1903.0M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:37:01    564s] Starting generalSmallTnsOpt
[09/01 19:37:01    564s] Ending generalSmallTnsOpt End
[09/01 19:37:01    564s] |  -3.132|   -3.132| -57.408|  -57.408|    61.87%|   0:00:02.0| 1903.0M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:37:01    564s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:37:01    564s] 
[09/01 19:37:01    564s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1903.0M) ***
[09/01 19:37:01    564s] 
[09/01 19:37:01    564s] *** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:02.0 mem=1903.0M) ***
[09/01 19:37:01    564s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -3.132 TNS -57.408; mem2reg* WNS 0.044 TNS 0.000; reg2mem* WNS 0.712 TNS 0.000; reg2reg* WNS 0.044 TNS 0.000; HEPG WNS 0.044 TNS 0.000; all paths WNS -3.132 TNS -57.408
[09/01 19:37:01    564s] ** GigaOpt Optimizer WNS Slack -3.132 TNS Slack -57.408 Density 61.87
[09/01 19:37:01    564s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.3
[09/01 19:37:01    564s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.052, REAL:0.052, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.097, REAL:0.098, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.097, REAL:0.098, MEM:1903.0M
[09/01 19:37:01    564s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.11
[09/01 19:37:01    564s] OPERPROF: Starting RefinePlace at level 1, MEM:1903.0M
[09/01 19:37:01    564s] *** Starting refinePlace (0:09:25 mem=1903.0M) ***
[09/01 19:37:01    564s] Total net bbox length = 1.810e+06 (8.955e+05 9.148e+05) (ext = 3.891e+04)
[09/01 19:37:01    564s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:37:01    564s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.019, REAL:0.019, MEM:1903.0M
[09/01 19:37:01    564s] default core: bins with density > 0.750 = 30.18 % ( 290 / 961 )
[09/01 19:37:01    564s] Density distribution unevenness ratio = 14.881%
[09/01 19:37:01    564s] RPlace IncrNP Skipped
[09/01 19:37:01    564s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1903.0MB) @(0:09:25 - 0:09:25).
[09/01 19:37:01    564s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.024, REAL:0.024, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1903.0M
[09/01 19:37:01    564s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1903.0M
[09/01 19:37:01    564s] Starting refinePlace ...
[09/01 19:37:01    564s]   Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:37:01    564s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1903.0MB) @(0:09:25 - 0:09:25).
[09/01 19:37:01    564s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:37:01    565s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:37:01    565s] 
[09/01 19:37:01    565s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:37:02    566s] Move report: legalization moves 4 insts, mean move: 4.16 um, max move: 8.10 um
[09/01 19:37:02    566s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_RC_83_0): (1446.72, 1342.14) --> (1442.40, 1345.92)
[09/01 19:37:02    566s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=1903.0MB) @(0:09:25 - 0:09:26).
[09/01 19:37:03    566s] Move report: Detail placement moves 4 insts, mean move: 4.16 um, max move: 8.10 um
[09/01 19:37:03    566s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_RC_83_0): (1446.72, 1342.14) --> (1442.40, 1345.92)
[09/01 19:37:03    566s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1903.0MB
[09/01 19:37:03    566s] Statistics of distance of Instance movement in refine placement:
[09/01 19:37:03    566s]   maximum (X+Y) =         8.10 um
[09/01 19:37:03    566s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_RC_83_0) with max move: (1446.72, 1342.14) -> (1442.4, 1345.92)
[09/01 19:37:03    566s]   mean    (X+Y) =         4.16 um
[09/01 19:37:03    566s] Total instances flipped for legalization: 28
[09/01 19:37:03    566s] Summary Report:
[09/01 19:37:03    566s] Instances move: 4 (out of 43943 movable)
[09/01 19:37:03    566s] Instances flipped: 28
[09/01 19:37:03    566s] Mean displacement: 4.16 um
[09/01 19:37:03    566s] Max displacement: 8.10 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_RC_83_0) (1446.72, 1342.14) -> (1442.4, 1345.92)
[09/01 19:37:03    566s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[09/01 19:37:03    566s] Total instances moved : 4
[09/01 19:37:03    566s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.269, REAL:1.280, MEM:1903.0M
[09/01 19:37:03    566s] Total net bbox length = 1.810e+06 (8.955e+05 9.148e+05) (ext = 3.891e+04)
[09/01 19:37:03    566s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1903.0MB
[09/01 19:37:03    566s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=1903.0MB) @(0:09:25 - 0:09:26).
[09/01 19:37:03    566s] *** Finished refinePlace (0:09:26 mem=1903.0M) ***
[09/01 19:37:03    566s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.11
[09/01 19:37:03    566s] OPERPROF: Finished RefinePlace at level 1, CPU:1.415, REAL:1.427, MEM:1903.0M
[09/01 19:37:03    566s] *** maximum move = 8.10 um ***
[09/01 19:37:03    566s] *** Finished re-routing un-routed nets (1903.0M) ***
[09/01 19:37:03    566s] OPERPROF: Starting DPlace-Init at level 1, MEM:1903.0M
[09/01 19:37:03    566s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1903.0M
[09/01 19:37:03    566s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1903.0M
[09/01 19:37:03    566s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.091, MEM:1903.0M
[09/01 19:37:03    566s] 
[09/01 19:37:03    566s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=1903.0M) ***
[09/01 19:37:03    566s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.3
[09/01 19:37:03    567s] ** GigaOpt Optimizer WNS Slack -3.132 TNS Slack -57.408 Density 61.87
[09/01 19:37:03    567s] 
[09/01 19:37:03    567s] *** Finish post-CTS Setup Fixing (cpu=0:00:23.8 real=0:00:24.0 mem=1903.0M) ***
[09/01 19:37:03    567s] 
[09/01 19:37:03    567s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.2
[09/01 19:37:04    567s] TotalInstCnt at PhyDesignMc Destruction: 44,159
[09/01 19:37:04    567s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.6
[09/01 19:37:04    567s] *** SetupOpt [finish] : cpu/real = 0:00:28.8/0:00:28.9 (1.0), totSession cpu/real = 0:09:27.2/0:11:42.3 (0.8), mem = 1883.9M
[09/01 19:37:04    567s] 
[09/01 19:37:04    567s] =============================================================================================
[09/01 19:37:04    567s]  Step TAT Report for WnsOpt #1
[09/01 19:37:04    567s] =============================================================================================
[09/01 19:37:04    567s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:37:04    567s] ---------------------------------------------------------------------------------------------
[09/01 19:37:04    567s] [ RefinePlace            ]      2   0:00:04.6  (  15.9 % )     0:00:04.6 /  0:00:04.6    1.0
[09/01 19:37:04    567s] [ SlackTraversorInit     ]      3   0:00:00.8  (   2.6 % )     0:00:00.8 /  0:00:00.8    1.0
[09/01 19:37:04    567s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:37:04    567s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:37:04    567s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.4    1.4
[09/01 19:37:04    567s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:37:04    567s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:37:04    567s] [ TransformInit          ]      1   0:00:04.0  (  14.0 % )     0:00:04.0 /  0:00:04.0    1.0
[09/01 19:37:04    567s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:37:04    567s] [ OptSingleIteration     ]     20   0:00:00.0  (   0.1 % )     0:00:17.8 /  0:00:17.7    1.0
[09/01 19:37:04    567s] [ OptGetWeight           ]     20   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.1
[09/01 19:37:04    567s] [ OptEval                ]     20   0:00:14.5  (  50.0 % )     0:00:14.5 /  0:00:14.3    1.0
[09/01 19:37:04    567s] [ OptCommit              ]     20   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:37:04    567s] [ IncrTimingUpdate       ]     24   0:00:02.2  (   7.7 % )     0:00:02.2 /  0:00:02.2    1.0
[09/01 19:37:04    567s] [ PostCommitDelayCalc    ]     22   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:37:04    567s] [ SetupOptGetWorkingSet  ]     58   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.5
[09/01 19:37:04    567s] [ SetupOptGetActiveNode  ]     58   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:37:04    567s] [ SetupOptSlackGraph     ]     20   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.5
[09/01 19:37:04    567s] [ MISC                   ]          0:00:00.9  (   3.3 % )     0:00:00.9 /  0:00:01.0    1.0
[09/01 19:37:04    567s] ---------------------------------------------------------------------------------------------
[09/01 19:37:04    567s]  WnsOpt #1 TOTAL                    0:00:28.9  ( 100.0 % )     0:00:28.9 /  0:00:28.8    1.0
[09/01 19:37:04    567s] ---------------------------------------------------------------------------------------------
[09/01 19:37:04    567s] 
[09/01 19:37:04    567s] End: GigaOpt Optimization in WNS mode
[09/01 19:37:04    567s] Deleting Lib Analyzer.
[09/01 19:37:04    567s] Begin: GigaOpt Optimization in TNS mode
[09/01 19:37:04    567s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:37:04    567s] ### Creating PhyDesignMc. totSessionCpu=0:09:27 mem=1679.9M
[09/01 19:37:04    567s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/01 19:37:04    567s] OPERPROF: Starting DPlace-Init at level 1, MEM:1679.9M
[09/01 19:37:04    567s] #spOpts: N=130 mergeVia=F 
[09/01 19:37:04    567s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1679.9M
[09/01 19:37:04    567s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:37:04    567s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.034, MEM:1679.9M
[09/01 19:37:04    567s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1679.9MB).
[09/01 19:37:04    567s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.079, MEM:1679.9M
[09/01 19:37:04    567s] TotalInstCnt at PhyDesignMc Initialization: 44,159
[09/01 19:37:04    567s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:27 mem=1679.9M
[09/01 19:37:04    567s] TotalInstCnt at PhyDesignMc Destruction: 44,159
[09/01 19:37:04    567s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[09/01 19:37:04    567s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:37:04    567s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:37:04    567s] *info: 48 skip_routing nets excluded.
[09/01 19:37:04    567s] Info: 48 io nets excluded
[09/01 19:37:04    567s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:37:04    567s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:37:04    567s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:27.6/0:11:42.8 (0.8), mem = 1679.9M
[09/01 19:37:04    567s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.7
[09/01 19:37:04    567s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:37:04    567s] ### Creating PhyDesignMc. totSessionCpu=0:09:28 mem=1679.9M
[09/01 19:37:04    567s] OPERPROF: Starting DPlace-Init at level 1, MEM:1679.9M
[09/01 19:37:04    567s] #spOpts: N=130 mergeVia=F 
[09/01 19:37:04    567s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1679.9M
[09/01 19:37:04    567s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:37:04    567s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.032, MEM:1679.9M
[09/01 19:37:04    567s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1679.9MB).
[09/01 19:37:04    567s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.077, MEM:1679.9M
[09/01 19:37:04    567s] TotalInstCnt at PhyDesignMc Initialization: 44,159
[09/01 19:37:04    567s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:28 mem=1679.9M
[09/01 19:37:04    567s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:37:04    568s] 
[09/01 19:37:04    568s] Creating Lib Analyzer ...
[09/01 19:37:04    568s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:37:04    568s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:37:04    568s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:37:04    568s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:37:04    568s] 
[09/01 19:37:04    568s] {RT default_rc_corner 0 4 4 0}
[09/01 19:37:05    568s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:28 mem=1681.9M
[09/01 19:37:05    568s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:28 mem=1681.9M
[09/01 19:37:05    568s] Creating Lib Analyzer, finished. 
[09/01 19:37:05    568s] 
[09/01 19:37:05    568s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:37:05    568s] ### Creating LA Mngr. totSessionCpu=0:09:28 mem=1681.9M
[09/01 19:37:05    568s] ### Creating LA Mngr, finished. totSessionCpu=0:09:28 mem=1681.9M
[09/01 19:37:06    569s] *info: 4 don't touch nets excluded
[09/01 19:37:06    569s] *info: 48 io nets excluded
[09/01 19:37:06    569s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:37:06    569s] *info: 243 clock nets excluded
[09/01 19:37:06    569s] *info: 2 special nets excluded.
[09/01 19:37:06    569s] *info: 48 skip_routing nets excluded.
[09/01 19:37:06    569s] *info: 32 multi-driver nets excluded.
[09/01 19:37:06    569s] *info: 1357 no-driver nets excluded.
[09/01 19:37:06    569s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:37:07    570s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.3
[09/01 19:37:07    570s] PathGroup :  in2out  TargetSlack : 0.0384 
[09/01 19:37:07    570s] PathGroup :  in2reg  TargetSlack : 0.0384 
[09/01 19:37:07    570s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[09/01 19:37:07    570s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[09/01 19:37:07    570s] PathGroup :  reg2out  TargetSlack : 0.0384 
[09/01 19:37:07    570s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[09/01 19:37:07    570s] ** GigaOpt Optimizer WNS Slack -3.132 TNS Slack -57.408 Density 61.87
[09/01 19:37:07    570s] Optimizer TNS Opt
[09/01 19:37:07    570s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.132 TNS -57.408; mem2reg* WNS 0.044 TNS 0.000; reg2mem* WNS 0.712 TNS 0.000; reg2reg* WNS 0.044 TNS 0.000; HEPG WNS 0.044 TNS 0.000; all paths WNS -3.132 TNS -57.408
[09/01 19:37:07    570s] 
[09/01 19:37:07    570s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1701.0M) ***
[09/01 19:37:07    570s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.132 TNS -57.408; mem2reg* WNS 0.044 TNS 0.000; reg2mem* WNS 0.712 TNS 0.000; reg2reg* WNS 0.044 TNS 0.000; HEPG WNS 0.044 TNS 0.000; all paths WNS -3.132 TNS -57.408
[09/01 19:37:07    570s] 
[09/01 19:37:07    570s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1701.0M) ***
[09/01 19:37:07    570s] 
[09/01 19:37:07    570s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.3
[09/01 19:37:07    571s] TotalInstCnt at PhyDesignMc Destruction: 44,159
[09/01 19:37:07    571s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.7
[09/01 19:37:07    571s] *** SetupOpt [finish] : cpu/real = 0:00:03.4/0:00:03.5 (1.0), totSession cpu/real = 0:09:31.0/0:11:46.2 (0.8), mem = 1681.9M
[09/01 19:37:07    571s] 
[09/01 19:37:07    571s] =============================================================================================
[09/01 19:37:07    571s]  Step TAT Report for TnsOpt #2
[09/01 19:37:07    571s] =============================================================================================
[09/01 19:37:07    571s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:37:07    571s] ---------------------------------------------------------------------------------------------
[09/01 19:37:07    571s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:37:07    571s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:37:07    571s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:37:07    571s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:37:07    571s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:37:07    571s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:37:07    571s] [ TransformInit          ]      1   0:00:02.3  (  66.2 % )     0:00:02.3 /  0:00:02.3    1.0
[09/01 19:37:07    571s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:37:07    571s] [ MISC                   ]          0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:37:07    571s] ---------------------------------------------------------------------------------------------
[09/01 19:37:07    571s]  TnsOpt #2 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.4    1.0
[09/01 19:37:07    571s] ---------------------------------------------------------------------------------------------
[09/01 19:37:07    571s] 
[09/01 19:37:07    571s] End: GigaOpt Optimization in TNS mode
[09/01 19:37:08    571s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/01 19:37:08    571s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:37:08    571s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:37:08    571s] *info: 48 skip_routing nets excluded.
[09/01 19:37:08    571s] Info: 48 io nets excluded
[09/01 19:37:08    571s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:37:08    571s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:37:08    571s] ### Creating LA Mngr. totSessionCpu=0:09:31 mem=1679.9M
[09/01 19:37:08    571s] ### Creating LA Mngr, finished. totSessionCpu=0:09:31 mem=1679.9M
[09/01 19:37:08    571s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:37:08    571s] ### Creating PhyDesignMc. totSessionCpu=0:09:31 mem=1699.0M
[09/01 19:37:08    571s] OPERPROF: Starting DPlace-Init at level 1, MEM:1699.0M
[09/01 19:37:08    571s] #spOpts: N=130 mergeVia=F 
[09/01 19:37:08    571s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1699.0M
[09/01 19:37:08    571s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:37:08    571s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.052, MEM:1699.0M
[09/01 19:37:08    571s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1699.0MB).
[09/01 19:37:08    571s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.099, MEM:1699.0M
[09/01 19:37:08    571s] TotalInstCnt at PhyDesignMc Initialization: 44,159
[09/01 19:37:08    571s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:32 mem=1699.0M
[09/01 19:37:08    571s] Begin: Area Reclaim Optimization
[09/01 19:37:08    571s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:31.7/0:11:46.9 (0.8), mem = 1699.0M
[09/01 19:37:08    571s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.8
[09/01 19:37:08    571s] 
[09/01 19:37:08    571s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/01 19:37:08    571s] ### Creating LA Mngr. totSessionCpu=0:09:32 mem=1699.0M
[09/01 19:37:08    571s] ### Creating LA Mngr, finished. totSessionCpu=0:09:32 mem=1699.0M
[09/01 19:37:08    571s] Usable buffer cells for single buffer setup transform:
[09/01 19:37:08    571s] sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 
[09/01 19:37:08    571s] Number of usable buffer cells above: 4
[09/01 19:37:09    572s] Reclaim Optimization WNS Slack -3.132  TNS Slack -57.408 Density 61.87
[09/01 19:37:09    572s] +----------+---------+--------+--------+------------+--------+
[09/01 19:37:09    572s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/01 19:37:09    572s] +----------+---------+--------+--------+------------+--------+
[09/01 19:37:09    572s] |    61.87%|        -|  -3.132| -57.408|   0:00:00.0| 1699.0M|
[09/01 19:37:12    575s] |    61.87%|        1|  -3.132| -57.409|   0:00:03.0| 1737.1M|
[09/01 19:37:12    575s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[09/01 19:37:13    576s] |    61.87%|        0|  -3.132| -57.409|   0:00:01.0| 1737.1M|
[09/01 19:37:27    590s] |    61.63%|      290|  -3.132| -57.336|   0:00:14.0| 1737.1M|
[09/01 19:37:42    605s] |    61.16%|     1243|  -3.132| -57.336|   0:00:15.0| 1737.1M|
[09/01 19:37:43    606s] |    61.14%|       49|  -3.132| -57.336|   0:00:01.0| 1737.1M|
[09/01 19:37:43    606s] |    61.14%|        0|  -3.132| -57.336|   0:00:00.0| 1737.1M|
[09/01 19:37:43    606s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[09/01 19:37:44    606s] |    61.14%|        0|  -3.132| -57.336|   0:00:01.0| 1737.1M|
[09/01 19:37:44    606s] +----------+---------+--------+--------+------------+--------+
[09/01 19:37:44    606s] Reclaim Optimization End WNS Slack -3.132  TNS Slack -57.336 Density 61.14
[09/01 19:37:44    606s] 
[09/01 19:37:44    606s] ** Summary: Restruct = 1 Buffer Deletion = 227 Declone = 75 Resize = 1189 **
[09/01 19:37:44    606s] --------------------------------------------------------------
[09/01 19:37:44    606s] |                                   | Total     | Sequential |
[09/01 19:37:44    606s] --------------------------------------------------------------
[09/01 19:37:44    606s] | Num insts resized                 |    1157  |       0    |
[09/01 19:37:44    606s] | Num insts undone                  |     103  |       0    |
[09/01 19:37:44    606s] | Num insts Downsized               |    1157  |       0    |
[09/01 19:37:44    606s] | Num insts Samesized               |       0  |       0    |
[09/01 19:37:44    606s] | Num insts Upsized                 |       0  |       0    |
[09/01 19:37:44    606s] | Num multiple commits+uncommits    |      32  |       -    |
[09/01 19:37:44    606s] --------------------------------------------------------------
[09/01 19:37:44    606s] End: Core Area Reclaim Optimization (cpu = 0:00:35.1) (real = 0:00:36.0) **
[09/01 19:37:44    607s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1737.1M
[09/01 19:37:44    607s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1737.1M
[09/01 19:37:44    607s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1737.1M
[09/01 19:37:44    607s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.063, REAL:0.063, MEM:1737.1M
[09/01 19:37:44    607s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.111, REAL:0.112, MEM:1737.1M
[09/01 19:37:44    607s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.111, REAL:0.112, MEM:1737.1M
[09/01 19:37:44    607s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.12
[09/01 19:37:44    607s] OPERPROF: Starting RefinePlace at level 1, MEM:1737.1M
[09/01 19:37:44    607s] *** Starting refinePlace (0:10:07 mem=1737.1M) ***
[09/01 19:37:44    607s] Total net bbox length = 1.807e+06 (8.920e+05 9.146e+05) (ext = 3.890e+04)
[09/01 19:37:44    607s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:37:44    607s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1737.1M
[09/01 19:37:44    607s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1737.1M
[09/01 19:37:44    607s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1737.1M
[09/01 19:37:44    607s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1737.1M
[09/01 19:37:44    607s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1737.1M
[09/01 19:37:44    607s] Starting refinePlace ...
[09/01 19:37:44    607s] 
[09/01 19:37:44    607s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:37:45    608s] Move report: legalization moves 2 insts, mean move: 2.13 um, max move: 3.78 um
[09/01 19:37:45    608s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_setupFE_RC_16552_0): (1353.60, 1463.10) --> (1353.60, 1459.32)
[09/01 19:37:45    608s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=1740.2MB) @(0:10:07 - 0:10:09).
[09/01 19:37:45    608s] Move report: Detail placement moves 2 insts, mean move: 2.13 um, max move: 3.78 um
[09/01 19:37:45    608s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_setupFE_RC_16552_0): (1353.60, 1463.10) --> (1353.60, 1459.32)
[09/01 19:37:45    608s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1740.2MB
[09/01 19:37:45    608s] Statistics of distance of Instance movement in refine placement:
[09/01 19:37:45    608s]   maximum (X+Y) =         3.78 um
[09/01 19:37:45    608s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_setupFE_RC_16552_0) with max move: (1353.6, 1463.1) -> (1353.6, 1459.32)
[09/01 19:37:45    608s]   mean    (X+Y) =         2.13 um
[09/01 19:37:45    608s] Summary Report:
[09/01 19:37:45    608s] Instances move: 2 (out of 43639 movable)
[09/01 19:37:45    608s] Instances flipped: 0
[09/01 19:37:45    608s] Mean displacement: 2.13 um
[09/01 19:37:45    608s] Max displacement: 3.78 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_setupFE_RC_16552_0) (1353.6, 1463.1) -> (1353.6, 1459.32)
[09/01 19:37:45    608s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_1
[09/01 19:37:45    608s] Total instances moved : 2
[09/01 19:37:45    608s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.311, REAL:1.323, MEM:1740.2M
[09/01 19:37:45    608s] Total net bbox length = 1.807e+06 (8.920e+05 9.146e+05) (ext = 3.890e+04)
[09/01 19:37:45    608s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1740.2MB
[09/01 19:37:45    608s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=1740.2MB) @(0:10:07 - 0:10:09).
[09/01 19:37:45    608s] *** Finished refinePlace (0:10:09 mem=1740.2M) ***
[09/01 19:37:45    608s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.12
[09/01 19:37:45    608s] OPERPROF: Finished RefinePlace at level 1, CPU:1.438, REAL:1.452, MEM:1740.2M
[09/01 19:37:46    609s] *** maximum move = 3.78 um ***
[09/01 19:37:46    609s] *** Finished re-routing un-routed nets (1740.2M) ***
[09/01 19:37:46    609s] OPERPROF: Starting DPlace-Init at level 1, MEM:1740.2M
[09/01 19:37:46    609s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1740.2M
[09/01 19:37:46    609s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:1740.2M
[09/01 19:37:46    609s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.106, REAL:0.107, MEM:1740.2M
[09/01 19:37:46    609s] 
[09/01 19:37:46    609s] *** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=1740.2M) ***
[09/01 19:37:46    609s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.8
[09/01 19:37:46    609s] *** AreaOpt [finish] : cpu/real = 0:00:37.7/0:00:38.1 (1.0), totSession cpu/real = 0:10:09.5/0:12:25.1 (0.8), mem = 1740.2M
[09/01 19:37:46    609s] 
[09/01 19:37:46    609s] =============================================================================================
[09/01 19:37:46    609s]  Step TAT Report for AreaOpt #1
[09/01 19:37:46    609s] =============================================================================================
[09/01 19:37:46    609s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:37:46    609s] ---------------------------------------------------------------------------------------------
[09/01 19:37:46    609s] [ RefinePlace            ]      1   0:00:02.6  (   6.8 % )     0:00:02.6 /  0:00:02.6    1.0
[09/01 19:37:46    609s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:37:46    609s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:37:46    609s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/01 19:37:46    609s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:37:46    609s] [ OptSingleIteration     ]      7   0:00:00.5  (   1.3 % )     0:00:33.6 /  0:00:33.3    1.0
[09/01 19:37:46    609s] [ OptGetWeight           ]    634   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[09/01 19:37:46    609s] [ OptEval                ]    634   0:00:18.6  (  48.7 % )     0:00:18.6 /  0:00:18.3    1.0
[09/01 19:37:46    609s] [ OptCommit              ]    634   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.5    1.3
[09/01 19:37:46    609s] [ IncrTimingUpdate       ]    256   0:00:10.7  (  28.2 % )     0:00:10.7 /  0:00:10.7    1.0
[09/01 19:37:46    609s] [ PostCommitDelayCalc    ]    675   0:00:03.4  (   9.0 % )     0:00:03.4 /  0:00:03.3    1.0
[09/01 19:37:46    609s] [ MISC                   ]          0:00:01.5  (   3.9 % )     0:00:01.5 /  0:00:01.5    1.0
[09/01 19:37:46    609s] ---------------------------------------------------------------------------------------------
[09/01 19:37:46    609s]  AreaOpt #1 TOTAL                   0:00:38.1  ( 100.0 % )     0:00:38.1 /  0:00:37.7    1.0
[09/01 19:37:46    609s] ---------------------------------------------------------------------------------------------
[09/01 19:37:46    609s] 
[09/01 19:37:46    609s] TotalInstCnt at PhyDesignMc Destruction: 43,855
[09/01 19:37:46    609s] End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:38, mem=1679.11M, totSessionCpu=0:10:10).
[09/01 19:37:47    609s] All LLGs are deleted
[09/01 19:37:47    609s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1679.1M
[09/01 19:37:47    609s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.005, REAL:0.005, MEM:1679.1M
[09/01 19:37:47    609s] ### Creating LA Mngr. totSessionCpu=0:10:10 mem=1679.1M
[09/01 19:37:47    609s] ### Creating LA Mngr, finished. totSessionCpu=0:10:10 mem=1679.1M
[09/01 19:37:47    609s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1679.11 MB )
[09/01 19:37:47    609s] (I)       Started Loading and Dumping File ( Curr Mem: 1679.11 MB )
[09/01 19:37:47    609s] (I)       Reading DB...
[09/01 19:37:47    609s] (I)       Read data from FE... (mem=1679.1M)
[09/01 19:37:47    609s] (I)       Read nodes and places... (mem=1679.1M)
[09/01 19:37:47    610s] (I)       Done Read nodes and places (cpu=0.061s, mem=1694.0M)
[09/01 19:37:47    610s] (I)       Read nets... (mem=1694.0M)
[09/01 19:37:47    610s] (I)       Done Read nets (cpu=0.169s, mem=1711.0M)
[09/01 19:37:47    610s] (I)       Done Read data from FE (cpu=0.230s, mem=1711.0M)
[09/01 19:37:47    610s] (I)       before initializing RouteDB syMemory usage = 1711.0 MB
[09/01 19:37:47    610s] (I)       == Non-default Options ==
[09/01 19:37:47    610s] (I)       Maximum routing layer                              : 4
[09/01 19:37:47    610s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:37:47    610s] (I)       Use row-based GCell size
[09/01 19:37:47    610s] (I)       GCell unit size  : 3780
[09/01 19:37:47    610s] (I)       GCell multiplier : 1
[09/01 19:37:47    610s] (I)       build grid graph
[09/01 19:37:47    610s] (I)       build grid graph start
[09/01 19:37:47    610s] [NR-eGR] Track table information for default rule: 
[09/01 19:37:47    610s] [NR-eGR] Metal1 has no routable track
[09/01 19:37:47    610s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:37:47    610s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:37:47    610s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:37:47    610s] (I)       build grid graph end
[09/01 19:37:47    610s] (I)       ===========================================================================
[09/01 19:37:47    610s] (I)       == Report All Rule Vias ==
[09/01 19:37:47    610s] (I)       ===========================================================================
[09/01 19:37:47    610s] (I)        Via Rule : (Default)
[09/01 19:37:47    610s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:37:47    610s] (I)       ---------------------------------------------------------------------------
[09/01 19:37:47    610s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:37:47    610s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:37:47    610s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:37:47    610s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:37:47    610s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:37:47    610s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:37:47    610s] (I)       ===========================================================================
[09/01 19:37:47    610s] (I)        Via Rule : ndr_1w2s
[09/01 19:37:47    610s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:37:47    610s] (I)       ---------------------------------------------------------------------------
[09/01 19:37:47    610s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:37:47    610s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:37:47    610s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:37:47    610s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:37:47    610s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:37:47    610s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:37:47    610s] (I)       ===========================================================================
[09/01 19:37:47    610s] (I)        Via Rule : ndr_3w3s
[09/01 19:37:47    610s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:37:47    610s] (I)       ---------------------------------------------------------------------------
[09/01 19:37:47    610s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:37:47    610s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:37:47    610s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:37:47    610s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:37:47    610s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:37:47    610s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:37:47    610s] (I)       ===========================================================================
[09/01 19:37:47    610s] (I)        Via Rule : ndr_2w2s
[09/01 19:37:47    610s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:37:47    610s] (I)       ---------------------------------------------------------------------------
[09/01 19:37:47    610s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:37:47    610s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:37:47    610s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:37:47    610s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:37:47    610s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:37:47    610s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:37:47    610s] (I)       ===========================================================================
[09/01 19:37:47    610s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1710.98 MB )
[09/01 19:37:47    610s] (I)       Num PG vias on layer 2 : 0
[09/01 19:37:47    610s] (I)       Num PG vias on layer 3 : 0
[09/01 19:37:47    610s] (I)       Num PG vias on layer 4 : 0
[09/01 19:37:47    610s] [NR-eGR] Read 74663 PG shapes
[09/01 19:37:47    610s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1710.98 MB )
[09/01 19:37:47    610s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:37:47    610s] [NR-eGR] #Instance Blockages : 7048
[09/01 19:37:47    610s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:37:47    610s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:37:47    610s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:37:47    610s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:37:47    610s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:37:47    610s] (I)       readDataFromPlaceDB
[09/01 19:37:47    610s] (I)       Read net information..
[09/01 19:37:47    610s] [NR-eGR] Read numTotalNets=44513  numIgnoredNets=264
[09/01 19:37:47    610s] (I)       Read testcase time = 0.017 seconds
[09/01 19:37:47    610s] 
[09/01 19:37:47    610s] (I)       early_global_route_priority property id does not exist.
[09/01 19:37:47    610s] (I)       Start initializing grid graph
[09/01 19:37:47    610s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:37:47    610s] (I)       End initializing grid graph
[09/01 19:37:47    610s] (I)       Model blockages into capacity
[09/01 19:37:47    610s] (I)       Read Num Blocks=103641  Num Prerouted Wires=16865  Num CS=0
[09/01 19:37:47    610s] (I)       Started Modeling ( Curr Mem: 1720.78 MB )
[09/01 19:37:47    610s] (I)       Layer 1 (H) : #blockages 66280 : #preroutes 12225
[09/01 19:37:47    610s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:37:47    610s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:37:47    610s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1720.78 MB )
[09/01 19:37:47    610s] (I)       -- layer congestion ratio --
[09/01 19:37:47    610s] (I)       Layer 1 : 0.100000
[09/01 19:37:47    610s] (I)       Layer 2 : 0.700000
[09/01 19:37:47    610s] (I)       Layer 3 : 0.700000
[09/01 19:37:47    610s] (I)       Layer 4 : 0.700000
[09/01 19:37:47    610s] (I)       ----------------------------
[09/01 19:37:47    610s] (I)       Number of ignored nets = 264
[09/01 19:37:47    610s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:37:47    610s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:37:47    610s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:37:47    610s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:37:47    610s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:37:47    610s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:37:47    610s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:37:47    610s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:37:47    610s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:37:47    610s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:37:47    610s] (I)       Before initializing Early Global Route syMemory usage = 1720.8 MB
[09/01 19:37:47    610s] (I)       Ndr track 0 does not exist
[09/01 19:37:47    610s] (I)       Ndr track 0 does not exist
[09/01 19:37:47    610s] (I)       Ndr track 0 does not exist
[09/01 19:37:47    610s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:37:47    610s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:37:47    610s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:37:47    610s] (I)       Site width          :   480  (dbu)
[09/01 19:37:47    610s] (I)       Row height          :  3780  (dbu)
[09/01 19:37:47    610s] (I)       GCell width         :  3780  (dbu)
[09/01 19:37:47    610s] (I)       GCell height        :  3780  (dbu)
[09/01 19:37:47    610s] (I)       Grid                :   487   487     4
[09/01 19:37:47    610s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:37:47    610s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:37:47    610s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:37:47    610s] (I)       Default wire width  :   160   200   200   200
[09/01 19:37:47    610s] (I)       Default wire space  :   180   210   210   210
[09/01 19:37:47    610s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:37:47    610s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:37:47    610s] (I)       First track coord   :     0   240   480   240
[09/01 19:37:47    610s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:37:47    610s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:37:47    610s] (I)       Num of masks        :     1     1     1     1
[09/01 19:37:47    610s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:37:47    610s] (I)       --------------------------------------------------------
[09/01 19:37:47    610s] 
[09/01 19:37:47    610s] [NR-eGR] ============ Routing rule table ============
[09/01 19:37:47    610s] [NR-eGR] Rule id: 0  Nets: 44224 
[09/01 19:37:47    610s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:37:47    610s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:37:47    610s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:37:47    610s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:37:47    610s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:37:47    610s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:37:47    610s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:37:47    610s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:37:47    610s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:37:47    610s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:37:47    610s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:37:47    610s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:37:47    610s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:37:47    610s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:37:47    610s] [NR-eGR] ========================================
[09/01 19:37:47    610s] [NR-eGR] 
[09/01 19:37:47    610s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:37:47    610s] (I)       blocked tracks on layer2 : = 875220 / 2133547 (41.02%)
[09/01 19:37:47    610s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:37:47    610s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:37:47    610s] (I)       After initializing Early Global Route syMemory usage = 1730.3 MB
[09/01 19:37:47    610s] (I)       Finished Loading and Dumping File ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Reset routing kernel
[09/01 19:37:47    610s] (I)       Started Global Routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       ============= Initialization =============
[09/01 19:37:47    610s] (I)       totalPins=139972  totalGlobalPin=132861 (94.92%)
[09/01 19:37:47    610s] (I)       Started Net group 1 ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Build MST ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Generate topology with single threads
[09/01 19:37:47    610s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:37:47    610s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:37:47    610s] (I)       
[09/01 19:37:47    610s] (I)       ============  Phase 1a Route ============
[09/01 19:37:47    610s] (I)       Started Phase 1a ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Pattern routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:37:47    610s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:37:47    610s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       
[09/01 19:37:47    610s] (I)       ============  Phase 1b Route ============
[09/01 19:37:47    610s] (I)       Started Phase 1b ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Monotonic routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:37:47    610s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:37:47    610s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       
[09/01 19:37:47    610s] (I)       ============  Phase 1c Route ============
[09/01 19:37:47    610s] (I)       Started Phase 1c ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Two level routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Level2 Grid: 98 x 98
[09/01 19:37:47    610s] (I)       Started Two Level Routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:37:47    610s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       
[09/01 19:37:47    610s] (I)       ============  Phase 1d Route ============
[09/01 19:37:47    610s] (I)       Started Phase 1d ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Detoured routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:37:47    610s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       
[09/01 19:37:47    610s] (I)       ============  Phase 1e Route ============
[09/01 19:37:47    610s] (I)       Started Phase 1e ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Route legalization ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:37:47    610s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:37:47    610s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Layer assignment ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Running layer assignment with 1 threads
[09/01 19:37:47    610s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Net group 2 ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Build MST ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Generate topology with single threads
[09/01 19:37:47    610s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       total 2D Cap : 3730860 = (2634098 H, 1096762 V)
[09/01 19:37:47    610s] [NR-eGR] Layer group 2: route 44224 net(s) in layer range [2, 4]
[09/01 19:37:47    610s] (I)       
[09/01 19:37:47    610s] (I)       ============  Phase 1a Route ============
[09/01 19:37:47    610s] (I)       Started Phase 1a ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Pattern routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Finished Pattern routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 234
[09/01 19:37:47    610s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:47    610s] (I)       Usage: 517721 = (268502 H, 249219 V) = (10.19% H, 22.72% V) = (1.015e+06um H, 9.420e+05um V)
[09/01 19:37:48    610s] (I)       Finished Phase 1a ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       
[09/01 19:37:48    610s] (I)       ============  Phase 1b Route ============
[09/01 19:37:48    610s] (I)       Started Phase 1b ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Started Monotonic routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Finished Monotonic routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Usage: 518819 = (269159 H, 249660 V) = (10.22% H, 22.76% V) = (1.017e+06um H, 9.437e+05um V)
[09/01 19:37:48    610s] (I)       Overflow of layer group 2: 0.79% H + 4.63% V. EstWL: 1.961136e+06um
[09/01 19:37:48    610s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       
[09/01 19:37:48    610s] (I)       ============  Phase 1c Route ============
[09/01 19:37:48    610s] (I)       Started Phase 1c ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Started Two level routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Level2 Grid: 98 x 98
[09/01 19:37:48    610s] (I)       Started Two Level Routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Usage: 524574 = (274239 H, 250335 V) = (10.41% H, 22.82% V) = (1.037e+06um H, 9.463e+05um V)
[09/01 19:37:48    610s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       
[09/01 19:37:48    610s] (I)       ============  Phase 1d Route ============
[09/01 19:37:48    610s] (I)       Started Phase 1d ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Started Detoured routing ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Usage: 524574 = (274239 H, 250335 V) = (10.41% H, 22.82% V) = (1.037e+06um H, 9.463e+05um V)
[09/01 19:37:48    610s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       
[09/01 19:37:48    610s] (I)       ============  Phase 1e Route ============
[09/01 19:37:48    610s] (I)       Started Phase 1e ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Started Route legalization ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    610s] (I)       Usage: 524574 = (274239 H, 250335 V) = (10.41% H, 22.82% V) = (1.037e+06um H, 9.463e+05um V)
[09/01 19:37:48    611s] [NR-eGR] Early Global Route overflow of layer group 2: 0.22% H + 4.08% V. EstWL: 1.982890e+06um
[09/01 19:37:48    611s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       Started Layer assignment ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       Current Layer assignment [Initialization] ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       Running layer assignment with 1 threads
[09/01 19:37:48    611s] (I)       Finished Layer assignment ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       Finished Net group 2 ( CPU: 0.84 sec, Real: 0.84 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       
[09/01 19:37:48    611s] (I)       ============  Phase 1l Route ============
[09/01 19:37:48    611s] (I)       Started Phase 1l ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       
[09/01 19:37:48    611s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:37:48    611s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:37:48    611s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:37:48    611s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[09/01 19:37:48    611s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:37:48    611s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:37:48    611s] [NR-eGR]  Metal2  (2)       410( 0.25%)        39( 0.02%)         0( 0.00%)   ( 0.28%) 
[09/01 19:37:48    611s] [NR-eGR]  Metal3  (3)      5663( 3.52%)       112( 0.07%)         5( 0.00%)   ( 3.59%) 
[09/01 19:37:48    611s] [NR-eGR]  Metal4  (4)       134( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[09/01 19:37:48    611s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:37:48    611s] [NR-eGR] Total             6207( 1.28%)       151( 0.03%)         5( 0.00%)   ( 1.32%) 
[09/01 19:37:48    611s] [NR-eGR] 
[09/01 19:37:48    611s] (I)       Finished Global Routing ( CPU: 0.89 sec, Real: 0.90 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       total 2D Cap : 3750837 = (2652449 H, 1098388 V)
[09/01 19:37:48    611s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.60% V
[09/01 19:37:48    611s] [NR-eGR] Overflow after Early Global Route 0.16% H + 4.42% V
[09/01 19:37:48    611s] (I)       ============= track Assignment ============
[09/01 19:37:48    611s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       Started Track Assignment ( Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[09/01 19:37:48    611s] (I)       Running track assignment with 1 threads
[09/01 19:37:48    611s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:48    611s] (I)       Run Multi-thread track assignment
[09/01 19:37:49    612s] (I)       Finished Track Assignment ( CPU: 0.57 sec, Real: 0.58 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:49    612s] [NR-eGR] Started Export DB wires ( Curr Mem: 1730.28 MB )
[09/01 19:37:49    612s] [NR-eGR] Started Export all nets ( Curr Mem: 1730.28 MB )
[09/01 19:37:49    612s] [NR-eGR] Finished Export all nets ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:49    612s] [NR-eGR] Started Set wire vias ( Curr Mem: 1730.28 MB )
[09/01 19:37:49    612s] [NR-eGR] Finished Set wire vias ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:49    612s] [NR-eGR] Finished Export DB wires ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 1730.28 MB )
[09/01 19:37:49    612s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:37:49    612s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 139528
[09/01 19:37:49    612s] [NR-eGR] Metal2  (2H) length: 6.718554e+05um, number of vias: 215985
[09/01 19:37:49    612s] [NR-eGR] Metal3  (3V) length: 1.011545e+06um, number of vias: 20481
[09/01 19:37:49    612s] [NR-eGR] Metal4  (4H) length: 4.641384e+05um, number of vias: 0
[09/01 19:37:49    612s] [NR-eGR] Total length: 2.147539e+06um, number of vias: 375994
[09/01 19:37:49    612s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:37:49    612s] [NR-eGR] Total eGR-routed clock nets wire length: 2.084400e+02um 
[09/01 19:37:49    612s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:37:50    612s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.86 sec, Real: 2.88 sec, Curr Mem: 1707.20 MB )
[09/01 19:37:50    612s] Extraction called for design 'croc_chip' of instances=52025 and nets=50699 using extraction engine 'preRoute' .
[09/01 19:37:50    612s] PreRoute RC Extraction called for design croc_chip.
[09/01 19:37:50    612s] RC Extraction called in multi-corner(1) mode.
[09/01 19:37:50    612s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/01 19:37:50    612s] Type 'man IMPEXT-6197' for more detail.
[09/01 19:37:50    612s] RCMode: PreRoute
[09/01 19:37:50    612s]       RC Corner Indexes            0   
[09/01 19:37:50    612s] Capacitance Scaling Factor   : 1.00000 
[09/01 19:37:50    612s] Resistance Scaling Factor    : 1.00000 
[09/01 19:37:50    612s] Clock Cap. Scaling Factor    : 1.00000 
[09/01 19:37:50    612s] Clock Res. Scaling Factor    : 1.00000 
[09/01 19:37:50    612s] Shrink Factor                : 1.00000
[09/01 19:37:50    612s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/01 19:37:50    612s] LayerId::1 widthSet size::1
[09/01 19:37:50    612s] LayerId::2 widthSet size::3
[09/01 19:37:50    612s] LayerId::3 widthSet size::3
[09/01 19:37:50    612s] LayerId::4 widthSet size::3
[09/01 19:37:50    612s] LayerId::5 widthSet size::3
[09/01 19:37:50    612s] LayerId::6 widthSet size::1
[09/01 19:37:50    612s] LayerId::7 widthSet size::1
[09/01 19:37:50    612s] Updating RC grid for preRoute extraction ...
[09/01 19:37:50    612s] Initializing multi-corner resistance tables ...
[09/01 19:37:50    612s] {RT default_rc_corner 0 4 4 0}
[09/01 19:37:50    612s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.303239 ; uaWl: 1.000000 ; uaWlH: 0.215368 ; aWlH: 0.000000 ; Pmax: 0.835100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:37:50    613s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1707.199M)
[09/01 19:37:52    614s] Compute RC Scale Done ...
[09/01 19:37:52    614s] OPERPROF: Starting HotSpotCal at level 1, MEM:1707.2M
[09/01 19:37:52    614s] [hotspot] +------------+---------------+---------------+
[09/01 19:37:52    614s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:37:52    614s] [hotspot] +------------+---------------+---------------+
[09/01 19:37:52    614s] [hotspot] | normalized |         94.36 |        180.20 |
[09/01 19:37:52    614s] [hotspot] +------------+---------------+---------------+
[09/01 19:37:52    614s] Local HotSpot Analysis: normalized max congestion hotspot area = 94.36, normalized total congestion hotspot area = 180.20 (area is in unit of 4 std-cell row bins)
[09/01 19:37:52    614s] [hotspot] max/total 94.36/180.20, big hotspot (>10) total 100.92
[09/01 19:37:52    614s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:37:52    614s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:37:52    614s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:37:52    614s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:37:52    614s] [hotspot] |  1  |   544.56   453.84   665.52   726.00 |       90.62   |
[09/01 19:37:52    614s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:37:52    614s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        7.87   |
[09/01 19:37:52    614s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:37:52    614s] [hotspot] |  3  |   877.20  1028.40   937.68  1088.88 |        4.52   |
[09/01 19:37:52    614s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:37:52    614s] [hotspot] |  4  |  1361.04   937.68  1421.52   998.16 |        4.46   |
[09/01 19:37:52    614s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:37:52    614s] [hotspot] |  5  |   998.16  1330.80  1058.64  1391.28 |        4.20   |
[09/01 19:37:52    614s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:37:52    614s] Top 5 hotspots total area: 111.67
[09/01 19:37:52    614s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.019, REAL:0.019, MEM:1707.2M
[09/01 19:37:52    614s] #################################################################################
[09/01 19:37:52    614s] # Design Stage: PreRoute
[09/01 19:37:52    614s] # Design Name: croc_chip
[09/01 19:37:52    614s] # Design Mode: 130nm
[09/01 19:37:52    614s] # Analysis Mode: MMMC OCV 
[09/01 19:37:52    614s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:37:52    614s] # Signoff Settings: SI Off 
[09/01 19:37:52    614s] #################################################################################
[09/01 19:37:53    616s] Calculate early delays in OCV mode...
[09/01 19:37:53    616s] Calculate late delays in OCV mode...
[09/01 19:37:53    616s] Topological Sorting (REAL = 0:00:00.0, MEM = 1705.2M, InitMEM = 1705.2M)
[09/01 19:37:53    616s] Start delay calculation (fullDC) (1 T). (MEM=1705.2)
[09/01 19:37:54    616s] End AAE Lib Interpolated Model. (MEM=1730.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:38:02    625s] Total number of fetched objects 49374
[09/01 19:38:02    625s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:38:02    625s] End delay calculation. (MEM=1717.36 CPU=0:00:07.3 REAL=0:00:07.0)
[09/01 19:38:02    625s] End delay calculation (fullDC). (MEM=1717.36 CPU=0:00:08.8 REAL=0:00:09.0)
[09/01 19:38:02    625s] *** CDM Built up (cpu=0:00:10.3  real=0:00:10.0  mem= 1717.4M) ***
[09/01 19:38:04    627s] Begin: GigaOpt postEco DRV Optimization
[09/01 19:38:04    627s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[09/01 19:38:04    627s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:38:04    627s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:38:04    627s] *info: 48 skip_routing nets excluded.
[09/01 19:38:04    627s] Info: 48 io nets excluded
[09/01 19:38:04    627s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:38:04    627s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:38:04    627s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:27.6/0:12:43.3 (0.8), mem = 1717.4M
[09/01 19:38:04    627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.9
[09/01 19:38:04    627s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:38:04    627s] ### Creating PhyDesignMc. totSessionCpu=0:10:28 mem=1717.4M
[09/01 19:38:04    627s] OPERPROF: Starting DPlace-Init at level 1, MEM:1717.4M
[09/01 19:38:04    627s] #spOpts: N=130 mergeVia=F 
[09/01 19:38:05    627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1717.4M
[09/01 19:38:05    627s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1717.4M
[09/01 19:38:05    627s] Core basic site is CoreSite
[09/01 19:38:05    627s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:38:05    627s] Fast DP-INIT is on for default
[09/01 19:38:05    627s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:38:05    627s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.161, REAL:0.043, MEM:1749.4M
[09/01 19:38:05    627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.186, REAL:0.068, MEM:1749.4M
[09/01 19:38:05    627s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1749.4MB).
[09/01 19:38:05    627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.133, MEM:1749.4M
[09/01 19:38:05    628s] TotalInstCnt at PhyDesignMc Initialization: 43,855
[09/01 19:38:05    628s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:28 mem=1749.4M
[09/01 19:38:05    628s] 
[09/01 19:38:05    628s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/01 19:38:05    628s] ### Creating LA Mngr. totSessionCpu=0:10:28 mem=1749.4M
[09/01 19:38:05    628s] ### Creating LA Mngr, finished. totSessionCpu=0:10:28 mem=1749.4M
[09/01 19:38:09    632s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:38:09    632s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/01 19:38:09    632s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:38:09    632s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/01 19:38:09    632s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:38:09    632s] Info: violation cost 8.685001 (cap = 0.000000, tran = 8.435000, len = 0.000000, fanout load = 0.250000, fanout count = 0.000000, glitch 0.000000)
[09/01 19:38:09    632s] |    84|   199|    -5.06|    39|    71|   -15.02|     3|     3|     0|     0|    -3.16|   -61.61|       0|       0|       0|  61.14|          |         |
[09/01 19:38:10    633s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/01 19:38:10    633s] |    47|   110|    -5.06|    39|    71|   -15.02|     1|     1|     0|     0|    -3.16|  -407.81|      32|       2|       7|  61.17| 0:00:01.0|  1768.4M|
[09/01 19:38:10    633s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/01 19:38:10    633s] |    47|   110|    -5.06|    39|    71|   -15.02|     1|     1|     0|     0|    -3.16|  -407.81|       0|       0|       0|  61.17| 0:00:00.0|  1768.4M|
[09/01 19:38:10    633s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/01 19:38:10    633s] 
[09/01 19:38:10    633s] ###############################################################################
[09/01 19:38:10    633s] #
[09/01 19:38:10    633s] #  Large fanout net report:  
[09/01 19:38:10    633s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/01 19:38:10    633s] #     - current density: 61.17
[09/01 19:38:10    633s] #
[09/01 19:38:10    633s] #  List of high fanout nets:
[09/01 19:38:10    633s] #
[09/01 19:38:10    633s] ###############################################################################
[09/01 19:38:10    633s] 
[09/01 19:38:10    633s] 
[09/01 19:38:10    633s] =======================================================================
[09/01 19:38:10    633s]                 Reasons for remaining drv violations
[09/01 19:38:10    633s] =======================================================================
[09/01 19:38:10    633s] *info: Total 47 net(s) have violations which can't be fixed by DRV optimization.
[09/01 19:38:10    633s] 
[09/01 19:38:10    633s] MultiBuffering failure reasons
[09/01 19:38:10    633s] ------------------------------------------------
[09/01 19:38:10    633s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/01 19:38:10    633s] *info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/01 19:38:10    633s] 
[09/01 19:38:10    633s] 
[09/01 19:38:10    633s] *** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1768.4M) ***
[09/01 19:38:10    633s] 
[09/01 19:38:10    633s] TotalInstCnt at PhyDesignMc Destruction: 43,889
[09/01 19:38:10    633s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.9
[09/01 19:38:10    633s] *** DrvOpt [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:10:33.3/0:12:48.9 (0.8), mem = 1749.4M
[09/01 19:38:10    633s] 
[09/01 19:38:10    633s] =============================================================================================
[09/01 19:38:10    633s]  Step TAT Report for DrvOpt #4
[09/01 19:38:10    633s] =============================================================================================
[09/01 19:38:10    633s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:38:10    633s] ---------------------------------------------------------------------------------------------
[09/01 19:38:10    633s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:38:10    633s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:38:10    633s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   6.1 % )     0:00:00.4 /  0:00:00.5    1.3
[09/01 19:38:10    633s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:38:10    633s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:38:10    633s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/01 19:38:10    633s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:38:10    633s] [ OptEval                ]      3   0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:38:10    633s] [ OptCommit              ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[09/01 19:38:10    633s] [ IncrTimingUpdate       ]      2   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:38:10    633s] [ PostCommitDelayCalc    ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.9
[09/01 19:38:10    633s] [ DrvFindVioNets         ]      3   0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:38:10    633s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.8
[09/01 19:38:10    633s] [ MISC                   ]          0:00:03.9  (  67.3 % )     0:00:03.9 /  0:00:03.9    1.0
[09/01 19:38:10    633s] ---------------------------------------------------------------------------------------------
[09/01 19:38:10    633s]  DrvOpt #4 TOTAL                    0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:05.9    1.0
[09/01 19:38:10    633s] ---------------------------------------------------------------------------------------------
[09/01 19:38:10    633s] 
[09/01 19:38:10    633s] End: GigaOpt postEco DRV Optimization
[09/01 19:38:11    633s] GigaOpt: WNS changes after postEco optimization: -0.112 -> -0.387 (bump = 0.275)
[09/01 19:38:11    633s] Begin: GigaOpt nonLegal postEco optimization
[09/01 19:38:11    633s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[09/01 19:38:11    633s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:38:11    633s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:38:11    633s] *info: 48 skip_routing nets excluded.
[09/01 19:38:11    633s] Info: 48 io nets excluded
[09/01 19:38:11    633s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:38:11    633s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:38:11    633s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:34.0/0:12:49.6 (0.8), mem = 1749.4M
[09/01 19:38:11    633s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.10
[09/01 19:38:11    633s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:38:11    633s] ### Creating PhyDesignMc. totSessionCpu=0:10:34 mem=1749.4M
[09/01 19:38:11    633s] OPERPROF: Starting DPlace-Init at level 1, MEM:1749.4M
[09/01 19:38:11    633s] #spOpts: N=130 mergeVia=F 
[09/01 19:38:11    634s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1749.4M
[09/01 19:38:11    634s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:38:11    634s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.056, MEM:1749.4M
[09/01 19:38:11    634s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1749.4MB).
[09/01 19:38:11    634s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.109, REAL:0.110, MEM:1749.4M
[09/01 19:38:11    634s] TotalInstCnt at PhyDesignMc Initialization: 43,889
[09/01 19:38:11    634s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:34 mem=1749.4M
[09/01 19:38:11    634s] 
[09/01 19:38:11    634s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:38:11    634s] ### Creating LA Mngr. totSessionCpu=0:10:34 mem=1749.4M
[09/01 19:38:11    634s] ### Creating LA Mngr, finished. totSessionCpu=0:10:34 mem=1749.4M
[09/01 19:38:13    636s] *info: 4 don't touch nets excluded
[09/01 19:38:13    636s] *info: 48 io nets excluded
[09/01 19:38:13    636s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:38:13    636s] *info: 243 clock nets excluded
[09/01 19:38:13    636s] *info: 2 special nets excluded.
[09/01 19:38:13    636s] *info: 48 skip_routing nets excluded.
[09/01 19:38:13    636s] *info: 32 multi-driver nets excluded.
[09/01 19:38:13    636s] *info: 1357 no-driver nets excluded.
[09/01 19:38:13    636s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:38:14    637s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.4
[09/01 19:38:14    637s] PathGroup :  in2out  TargetSlack : 0 
[09/01 19:38:14    637s] PathGroup :  in2reg  TargetSlack : 0 
[09/01 19:38:14    637s] PathGroup :  mem2reg  TargetSlack : 0 
[09/01 19:38:14    637s] PathGroup :  reg2mem  TargetSlack : 0 
[09/01 19:38:14    637s] PathGroup :  reg2out  TargetSlack : 0 
[09/01 19:38:14    637s] PathGroup :  reg2reg  TargetSlack : 0 
[09/01 19:38:14    637s] ** GigaOpt Optimizer WNS Slack -3.155 TNS Slack -407.805 Density 61.17
[09/01 19:38:14    637s] Optimizer WNS Pass 0
[09/01 19:38:14    637s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.155 TNS -57.407; mem2reg* WNS -0.237 TNS -2.398; reg2mem* WNS 0.456 TNS 0.000; reg2reg* WNS -0.618 TNS -350.399; HEPG WNS -0.618 TNS -350.399; all paths WNS -3.155 TNS -407.805
[09/01 19:38:14    637s] Active Path Group: mem2reg reg2mem reg2reg  
[09/01 19:38:14    637s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:38:14    637s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:38:14    637s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:38:14    637s] |  -0.618|   -3.155|-350.399| -407.805|    61.17%|   0:00:00.0| 1768.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:38:14    637s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[09/01 19:38:15    638s] |  -0.474|   -3.155| -97.758| -155.165|    61.17%|   0:00:01.0| 1768.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:38:15    638s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[09/01 19:38:15    638s] |  -0.356|   -3.155|  -8.121|  -65.528|    61.17%|   0:00:00.0| 1768.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:38:15    638s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[09/01 19:38:15    638s] |  -0.255|   -3.155|  -7.503|  -64.910|    61.17%|   0:00:00.0| 1768.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:38:15    638s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[09/01 19:38:16    638s] |  -0.192|   -3.155|  -7.736|  -65.143|    61.18%|   0:00:01.0| 1768.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:38:16    638s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:38:16    639s] |  -0.158|   -3.155|  -5.134|  -62.541|    61.18%|   0:00:00.0| 1768.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:38:16    639s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_22__reg/D                       |
[09/01 19:38:17    639s] |  -0.126|   -3.155|  -4.130|  -61.537|    61.18%|   0:00:01.0| 1768.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:38:17    639s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_24__reg/D                       |
[09/01 19:38:17    639s] |  -0.100|   -3.155|  -3.287|  -60.694|    61.18%|   0:00:00.0| 1768.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:38:17    639s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[09/01 19:38:17    640s] |  -0.066|   -3.155|  -1.074|  -58.481|    61.18%|   0:00:00.0| 1806.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:38:17    640s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1902__reg/D                          |
[09/01 19:38:20    642s] |  -0.035|   -3.155|  -0.324|  -57.731|    61.19%|   0:00:03.0| 1825.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:38:20    642s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:38:21    644s] |  -0.014|   -3.155|  -0.030|  -57.436|    61.19%|   0:00:01.0| 1825.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:38:21    644s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1916__reg/D                          |
[09/01 19:38:22    644s] |  -0.004|   -3.155|  -0.006|  -57.413|    61.19%|   0:00:01.0| 1825.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:38:22    644s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1904__reg/D                          |
[09/01 19:38:22    645s] |   0.000|   -3.155|   0.000|  -57.407|    61.20%|   0:00:00.0| 1825.7M|          NA|       NA| NA                                                 |
[09/01 19:38:22    645s] |   0.000|   -3.155|   0.000|  -57.407|    61.20%|   0:00:00.0| 1825.7M|func_view_wc|       NA| NA                                                 |
[09/01 19:38:22    645s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:38:22    645s] 
[09/01 19:38:22    645s] *** Finish Core Optimize Step (cpu=0:00:07.6 real=0:00:08.0 mem=1825.7M) ***
[09/01 19:38:22    645s] Active Path Group: in2out in2reg reg2out default 
[09/01 19:38:22    645s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:38:22    645s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:38:22    645s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:38:22    645s] |  -3.155|   -3.155| -57.407|  -57.407|    61.20%|   0:00:00.0| 1825.7M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:38:24    646s] |  -3.122|   -3.122| -57.374|  -57.374|    61.20%|   0:00:02.0| 1825.7M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:38:24    646s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:38:24    646s] 
[09/01 19:38:24    646s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1825.7M) ***
[09/01 19:38:24    646s] 
[09/01 19:38:24    646s] *** Finished Optimize Step Cumulative (cpu=0:00:09.4 real=0:00:10.0 mem=1825.7M) ***
[09/01 19:38:24    646s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.122 TNS -57.374; mem2reg* WNS 0.042 TNS 0.000; reg2mem* WNS 0.795 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -3.122 TNS -57.374
[09/01 19:38:24    646s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.374 Density 61.20
[09/01 19:38:24    646s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.4
[09/01 19:38:24    647s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1825.7M
[09/01 19:38:24    647s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1825.7M
[09/01 19:38:24    647s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1825.7M
[09/01 19:38:24    647s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.052, REAL:0.053, MEM:1825.7M
[09/01 19:38:24    647s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.093, REAL:0.094, MEM:1825.7M
[09/01 19:38:24    647s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.093, REAL:0.094, MEM:1825.7M
[09/01 19:38:24    647s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.13
[09/01 19:38:24    647s] OPERPROF: Starting RefinePlace at level 1, MEM:1825.7M
[09/01 19:38:24    647s] *** Starting refinePlace (0:10:47 mem=1825.7M) ***
[09/01 19:38:24    647s] Total net bbox length = 1.813e+06 (8.981e+05 9.147e+05) (ext = 3.891e+04)
[09/01 19:38:24    647s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:38:24    647s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1825.7M
[09/01 19:38:24    647s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1825.7M
[09/01 19:38:24    647s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1825.7M
[09/01 19:38:24    647s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1825.7M
[09/01 19:38:24    647s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1825.7M
[09/01 19:38:24    647s] Starting refinePlace ...
[09/01 19:38:24    647s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:38:24    647s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:38:25    647s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1825.7MB) @(0:10:47 - 0:10:48).
[09/01 19:38:25    647s] Move report: preRPlace moves 209 insts, mean move: 1.33 um, max move: 6.18 um
[09/01 19:38:25    647s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_RC_137_0): (1315.68, 1451.76) --> (1313.28, 1455.54)
[09/01 19:38:25    647s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nor2b_2
[09/01 19:38:25    648s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:38:25    648s] 
[09/01 19:38:25    648s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:38:26    649s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:38:26    649s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=1825.7MB) @(0:10:48 - 0:10:49).
[09/01 19:38:26    649s] Move report: Detail placement moves 209 insts, mean move: 1.33 um, max move: 6.18 um
[09/01 19:38:26    649s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_RC_137_0): (1315.68, 1451.76) --> (1313.28, 1455.54)
[09/01 19:38:26    649s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1825.7MB
[09/01 19:38:26    649s] Statistics of distance of Instance movement in refine placement:
[09/01 19:38:26    649s]   maximum (X+Y) =         6.18 um
[09/01 19:38:26    649s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_RC_137_0) with max move: (1315.68, 1451.76) -> (1313.28, 1455.54)
[09/01 19:38:26    649s]   mean    (X+Y) =         1.33 um
[09/01 19:38:26    649s] Summary Report:
[09/01 19:38:26    649s] Instances move: 209 (out of 43681 movable)
[09/01 19:38:26    649s] Instances flipped: 0
[09/01 19:38:26    649s] Mean displacement: 1.33 um
[09/01 19:38:26    649s] Max displacement: 6.18 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_RC_137_0) (1315.68, 1451.76) -> (1313.28, 1455.54)
[09/01 19:38:26    649s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nor2b_2
[09/01 19:38:26    649s] Total instances moved : 209
[09/01 19:38:26    649s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.086, REAL:2.101, MEM:1825.7M
[09/01 19:38:26    649s] Total net bbox length = 1.813e+06 (8.982e+05 9.148e+05) (ext = 3.891e+04)
[09/01 19:38:26    649s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1825.7MB
[09/01 19:38:26    649s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=1825.7MB) @(0:10:47 - 0:10:49).
[09/01 19:38:26    649s] *** Finished refinePlace (0:10:49 mem=1825.7M) ***
[09/01 19:38:26    649s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.13
[09/01 19:38:26    649s] OPERPROF: Finished RefinePlace at level 1, CPU:2.190, REAL:2.206, MEM:1825.7M
[09/01 19:38:27    649s] *** maximum move = 6.18 um ***
[09/01 19:38:27    649s] *** Finished re-routing un-routed nets (1825.7M) ***
[09/01 19:38:27    649s] OPERPROF: Starting DPlace-Init at level 1, MEM:1825.7M
[09/01 19:38:27    649s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1825.7M
[09/01 19:38:27    649s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1825.7M
[09/01 19:38:27    649s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.093, MEM:1825.7M
[09/01 19:38:27    650s] 
[09/01 19:38:27    650s] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=1825.7M) ***
[09/01 19:38:27    650s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.4
[09/01 19:38:27    650s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.374 Density 61.20
[09/01 19:38:27    650s] 
[09/01 19:38:27    650s] *** Finish post-CTS Setup Fixing (cpu=0:00:13.3 real=0:00:13.0 mem=1825.7M) ***
[09/01 19:38:27    650s] 
[09/01 19:38:27    650s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.4
[09/01 19:38:27    650s] TotalInstCnt at PhyDesignMc Destruction: 43,897
[09/01 19:38:27    650s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.10
[09/01 19:38:27    650s] *** SetupOpt [finish] : cpu/real = 0:00:16.4/0:00:16.6 (1.0), totSession cpu/real = 0:10:50.4/0:13:06.1 (0.8), mem = 1806.6M
[09/01 19:38:27    650s] 
[09/01 19:38:27    650s] =============================================================================================
[09/01 19:38:27    650s]  Step TAT Report for WnsOpt #2
[09/01 19:38:27    650s] =============================================================================================
[09/01 19:38:27    650s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:38:27    650s] ---------------------------------------------------------------------------------------------
[09/01 19:38:27    650s] [ RefinePlace            ]      1   0:00:03.2  (  19.5 % )     0:00:03.2 /  0:00:03.2    1.0
[09/01 19:38:27    650s] [ SlackTraversorInit     ]      2   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:38:27    650s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:38:27    650s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:38:27    650s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.1
[09/01 19:38:27    650s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:38:27    650s] [ TransformInit          ]      1   0:00:02.6  (  15.5 % )     0:00:02.6 /  0:00:02.5    1.0
[09/01 19:38:27    650s] [ OptSingleIteration     ]     19   0:00:00.0  (   0.2 % )     0:00:09.1 /  0:00:09.0    1.0
[09/01 19:38:27    650s] [ OptGetWeight           ]     19   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:38:27    650s] [ OptEval                ]     19   0:00:05.8  (  34.9 % )     0:00:05.8 /  0:00:05.7    1.0
[09/01 19:38:27    650s] [ OptCommit              ]     19   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    0.8
[09/01 19:38:27    650s] [ IncrTimingUpdate       ]     21   0:00:02.5  (  14.8 % )     0:00:02.5 /  0:00:02.4    1.0
[09/01 19:38:27    650s] [ PostCommitDelayCalc    ]     20   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[09/01 19:38:27    650s] [ SetupOptGetWorkingSet  ]     57   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.9
[09/01 19:38:27    650s] [ SetupOptGetActiveNode  ]     57   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:38:27    650s] [ SetupOptSlackGraph     ]     19   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[09/01 19:38:27    650s] [ MISC                   ]          0:00:00.7  (   4.2 % )     0:00:00.7 /  0:00:00.7    1.0
[09/01 19:38:27    650s] ---------------------------------------------------------------------------------------------
[09/01 19:38:27    650s]  WnsOpt #2 TOTAL                    0:00:16.6  ( 100.0 % )     0:00:16.6 /  0:00:16.4    1.0
[09/01 19:38:27    650s] ---------------------------------------------------------------------------------------------
[09/01 19:38:27    650s] 
[09/01 19:38:27    650s] End: GigaOpt nonLegal postEco optimization
[09/01 19:38:28    650s] Design TNS changes after trial route: -57.336 -> -57.374
[09/01 19:38:28    650s] Begin: GigaOpt TNS non-legal recovery
[09/01 19:38:28    650s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -skipLowEffortCategoryOptimization
[09/01 19:38:28    650s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:38:28    650s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:38:28    650s] *info: 48 skip_routing nets excluded.
[09/01 19:38:28    650s] Info: 48 io nets excluded
[09/01 19:38:28    650s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:38:28    650s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:38:28    650s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:50.8/0:13:06.5 (0.8), mem = 1806.6M
[09/01 19:38:28    650s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.11
[09/01 19:38:28    650s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:38:28    650s] ### Creating PhyDesignMc. totSessionCpu=0:10:51 mem=1806.6M
[09/01 19:38:28    650s] OPERPROF: Starting DPlace-Init at level 1, MEM:1806.6M
[09/01 19:38:28    650s] #spOpts: N=130 mergeVia=F 
[09/01 19:38:28    650s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1806.6M
[09/01 19:38:28    650s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:38:28    650s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1806.6M
[09/01 19:38:28    650s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1806.6MB).
[09/01 19:38:28    650s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:1806.6M
[09/01 19:38:28    651s] TotalInstCnt at PhyDesignMc Initialization: 43,897
[09/01 19:38:28    651s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:51 mem=1806.6M
[09/01 19:38:28    651s] 
[09/01 19:38:28    651s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:38:28    651s] ### Creating LA Mngr. totSessionCpu=0:10:51 mem=1806.6M
[09/01 19:38:28    651s] ### Creating LA Mngr, finished. totSessionCpu=0:10:51 mem=1806.6M
[09/01 19:38:30    652s] *info: 4 don't touch nets excluded
[09/01 19:38:30    652s] *info: 48 io nets excluded
[09/01 19:38:30    652s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:38:30    652s] *info: 243 clock nets excluded
[09/01 19:38:30    652s] *info: 2 special nets excluded.
[09/01 19:38:30    652s] *info: 48 skip_routing nets excluded.
[09/01 19:38:30    652s] *info: 32 multi-driver nets excluded.
[09/01 19:38:30    652s] *info: 1357 no-driver nets excluded.
[09/01 19:38:30    652s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:38:30    653s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.5
[09/01 19:38:30    653s] PathGroup :  in2out  TargetSlack : 0 
[09/01 19:38:30    653s] PathGroup :  in2reg  TargetSlack : 0 
[09/01 19:38:30    653s] PathGroup :  mem2reg  TargetSlack : 0 
[09/01 19:38:30    653s] PathGroup :  reg2mem  TargetSlack : 0 
[09/01 19:38:30    653s] PathGroup :  reg2out  TargetSlack : 0 
[09/01 19:38:30    653s] PathGroup :  reg2reg  TargetSlack : 0 
[09/01 19:38:31    653s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.374 Density 61.20
[09/01 19:38:31    653s] Optimizer TNS Opt
[09/01 19:38:31    653s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.122 TNS -57.374; mem2reg* WNS 0.042 TNS 0.000; reg2mem* WNS 0.795 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -3.122 TNS -57.374
[09/01 19:38:31    653s] 
[09/01 19:38:31    653s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1825.7M) ***
[09/01 19:38:31    653s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.122 TNS -57.374; mem2reg* WNS 0.042 TNS 0.000; reg2mem* WNS 0.795 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -3.122 TNS -57.374
[09/01 19:38:31    653s] 
[09/01 19:38:31    653s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1825.7M) ***
[09/01 19:38:31    653s] 
[09/01 19:38:31    653s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.5
[09/01 19:38:31    653s] TotalInstCnt at PhyDesignMc Destruction: 43,897
[09/01 19:38:31    653s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.11
[09/01 19:38:31    653s] *** SetupOpt [finish] : cpu/real = 0:00:03.1/0:00:03.2 (1.0), totSession cpu/real = 0:10:53.9/0:13:09.7 (0.8), mem = 1806.6M
[09/01 19:38:31    653s] 
[09/01 19:38:31    653s] =============================================================================================
[09/01 19:38:31    653s]  Step TAT Report for TnsOpt #3
[09/01 19:38:31    653s] =============================================================================================
[09/01 19:38:31    653s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:38:31    653s] ---------------------------------------------------------------------------------------------
[09/01 19:38:31    653s] [ SlackTraversorInit     ]      1   0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:38:31    653s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:38:31    653s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   9.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:38:31    653s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:38:31    653s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:38:31    653s] [ TransformInit          ]      1   0:00:02.2  (  70.8 % )     0:00:02.2 /  0:00:02.2    1.0
[09/01 19:38:31    653s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:38:31    653s] [ MISC                   ]          0:00:00.3  (   8.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:38:31    653s] ---------------------------------------------------------------------------------------------
[09/01 19:38:31    653s]  TnsOpt #3 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.1    1.0
[09/01 19:38:31    653s] ---------------------------------------------------------------------------------------------
[09/01 19:38:31    653s] 
[09/01 19:38:31    653s] End: GigaOpt TNS non-legal recovery
[09/01 19:38:31    653s] No multi-vt cells found. Aborting this optimization step
[09/01 19:38:31    653s] #optDebug: fT-D <X 1 0 0 0>
[09/01 19:38:31    654s] 
[09/01 19:38:31    654s] Active setup views:
[09/01 19:38:31    654s]  func_view_wc
[09/01 19:38:31    654s]   Dominating endpoints: 0
[09/01 19:38:31    654s]   Dominating TNS: -0.000
[09/01 19:38:31    654s] 
[09/01 19:38:31    654s] Extraction called for design 'croc_chip' of instances=52067 and nets=50741 using extraction engine 'preRoute' .
[09/01 19:38:31    654s] PreRoute RC Extraction called for design croc_chip.
[09/01 19:38:31    654s] RC Extraction called in multi-corner(1) mode.
[09/01 19:38:31    654s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/01 19:38:31    654s] Type 'man IMPEXT-6197' for more detail.
[09/01 19:38:31    654s] RCMode: PreRoute
[09/01 19:38:31    654s]       RC Corner Indexes            0   
[09/01 19:38:31    654s] Capacitance Scaling Factor   : 1.00000 
[09/01 19:38:31    654s] Resistance Scaling Factor    : 1.00000 
[09/01 19:38:31    654s] Clock Cap. Scaling Factor    : 1.00000 
[09/01 19:38:31    654s] Clock Res. Scaling Factor    : 1.00000 
[09/01 19:38:31    654s] Shrink Factor                : 1.00000
[09/01 19:38:31    654s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/01 19:38:31    654s] RC Grid backup saved.
[09/01 19:38:32    654s] LayerId::1 widthSet size::1
[09/01 19:38:32    654s] LayerId::2 widthSet size::3
[09/01 19:38:32    654s] LayerId::3 widthSet size::3
[09/01 19:38:32    654s] LayerId::4 widthSet size::3
[09/01 19:38:32    654s] LayerId::5 widthSet size::3
[09/01 19:38:32    654s] LayerId::6 widthSet size::1
[09/01 19:38:32    654s] LayerId::7 widthSet size::1
[09/01 19:38:32    654s] Skipped RC grid update for preRoute extraction.
[09/01 19:38:32    654s] Initializing multi-corner resistance tables ...
[09/01 19:38:32    654s] {RT default_rc_corner 0 4 4 0}
[09/01 19:38:32    654s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.303239 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:38:32    655s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1783.512M)
[09/01 19:38:32    655s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Loading and Dumping File ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Reading DB...
[09/01 19:38:32    655s] (I)       Read data from FE... (mem=1783.5M)
[09/01 19:38:32    655s] (I)       Read nodes and places... (mem=1783.5M)
[09/01 19:38:32    655s] (I)       Done Read nodes and places (cpu=0.050s, mem=1783.5M)
[09/01 19:38:32    655s] (I)       Read nets... (mem=1783.5M)
[09/01 19:38:32    655s] (I)       Done Read nets (cpu=0.125s, mem=1783.5M)
[09/01 19:38:32    655s] (I)       Done Read data from FE (cpu=0.176s, mem=1783.5M)
[09/01 19:38:32    655s] (I)       before initializing RouteDB syMemory usage = 1783.5 MB
[09/01 19:38:32    655s] (I)       == Non-default Options ==
[09/01 19:38:32    655s] (I)       Build term to term wires                           : false
[09/01 19:38:32    655s] (I)       Maximum routing layer                              : 4
[09/01 19:38:32    655s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:38:32    655s] (I)       Use row-based GCell size
[09/01 19:38:32    655s] (I)       GCell unit size  : 3780
[09/01 19:38:32    655s] (I)       GCell multiplier : 1
[09/01 19:38:32    655s] (I)       build grid graph
[09/01 19:38:32    655s] (I)       build grid graph start
[09/01 19:38:32    655s] [NR-eGR] Track table information for default rule: 
[09/01 19:38:32    655s] [NR-eGR] Metal1 has no routable track
[09/01 19:38:32    655s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:38:32    655s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:38:32    655s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:38:32    655s] (I)       build grid graph end
[09/01 19:38:32    655s] (I)       ===========================================================================
[09/01 19:38:32    655s] (I)       == Report All Rule Vias ==
[09/01 19:38:32    655s] (I)       ===========================================================================
[09/01 19:38:32    655s] (I)        Via Rule : (Default)
[09/01 19:38:32    655s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:38:32    655s] (I)       ---------------------------------------------------------------------------
[09/01 19:38:32    655s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:38:32    655s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:38:32    655s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:38:32    655s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:38:32    655s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:38:32    655s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:38:32    655s] (I)       ===========================================================================
[09/01 19:38:32    655s] (I)        Via Rule : ndr_1w2s
[09/01 19:38:32    655s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:38:32    655s] (I)       ---------------------------------------------------------------------------
[09/01 19:38:32    655s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:38:32    655s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:38:32    655s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:38:32    655s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:38:32    655s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:38:32    655s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:38:32    655s] (I)       ===========================================================================
[09/01 19:38:32    655s] (I)        Via Rule : ndr_3w3s
[09/01 19:38:32    655s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:38:32    655s] (I)       ---------------------------------------------------------------------------
[09/01 19:38:32    655s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:38:32    655s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:38:32    655s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:38:32    655s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:38:32    655s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:38:32    655s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:38:32    655s] (I)       ===========================================================================
[09/01 19:38:32    655s] (I)        Via Rule : ndr_2w2s
[09/01 19:38:32    655s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:38:32    655s] (I)       ---------------------------------------------------------------------------
[09/01 19:38:32    655s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:38:32    655s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:38:32    655s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:38:32    655s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:38:32    655s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:38:32    655s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:38:32    655s] (I)       ===========================================================================
[09/01 19:38:32    655s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Num PG vias on layer 2 : 0
[09/01 19:38:32    655s] (I)       Num PG vias on layer 3 : 0
[09/01 19:38:32    655s] (I)       Num PG vias on layer 4 : 0
[09/01 19:38:32    655s] [NR-eGR] Read 74663 PG shapes
[09/01 19:38:32    655s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:38:32    655s] [NR-eGR] #Instance Blockages : 7050
[09/01 19:38:32    655s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:38:32    655s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:38:32    655s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:38:32    655s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:38:32    655s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:38:32    655s] (I)       readDataFromPlaceDB
[09/01 19:38:32    655s] (I)       Read net information..
[09/01 19:38:32    655s] [NR-eGR] Read numTotalNets=44555  numIgnoredNets=264
[09/01 19:38:32    655s] (I)       Read testcase time = 0.013 seconds
[09/01 19:38:32    655s] 
[09/01 19:38:32    655s] (I)       early_global_route_priority property id does not exist.
[09/01 19:38:32    655s] (I)       Start initializing grid graph
[09/01 19:38:32    655s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:38:32    655s] (I)       End initializing grid graph
[09/01 19:38:32    655s] (I)       Model blockages into capacity
[09/01 19:38:32    655s] (I)       Read Num Blocks=103643  Num Prerouted Wires=16865  Num CS=0
[09/01 19:38:32    655s] (I)       Started Modeling ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Layer 1 (H) : #blockages 66282 : #preroutes 12225
[09/01 19:38:32    655s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:38:32    655s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:38:32    655s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       -- layer congestion ratio --
[09/01 19:38:32    655s] (I)       Layer 1 : 0.100000
[09/01 19:38:32    655s] (I)       Layer 2 : 0.700000
[09/01 19:38:32    655s] (I)       Layer 3 : 0.700000
[09/01 19:38:32    655s] (I)       Layer 4 : 0.700000
[09/01 19:38:32    655s] (I)       ----------------------------
[09/01 19:38:32    655s] (I)       Number of ignored nets = 264
[09/01 19:38:32    655s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:38:32    655s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:38:32    655s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:38:32    655s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:38:32    655s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:38:32    655s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:38:32    655s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:38:32    655s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:38:32    655s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:38:32    655s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:38:32    655s] (I)       Before initializing Early Global Route syMemory usage = 1783.5 MB
[09/01 19:38:32    655s] (I)       Ndr track 0 does not exist
[09/01 19:38:32    655s] (I)       Ndr track 0 does not exist
[09/01 19:38:32    655s] (I)       Ndr track 0 does not exist
[09/01 19:38:32    655s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:38:32    655s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:38:32    655s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:38:32    655s] (I)       Site width          :   480  (dbu)
[09/01 19:38:32    655s] (I)       Row height          :  3780  (dbu)
[09/01 19:38:32    655s] (I)       GCell width         :  3780  (dbu)
[09/01 19:38:32    655s] (I)       GCell height        :  3780  (dbu)
[09/01 19:38:32    655s] (I)       Grid                :   487   487     4
[09/01 19:38:32    655s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:38:32    655s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:38:32    655s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:38:32    655s] (I)       Default wire width  :   160   200   200   200
[09/01 19:38:32    655s] (I)       Default wire space  :   180   210   210   210
[09/01 19:38:32    655s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:38:32    655s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:38:32    655s] (I)       First track coord   :     0   240   480   240
[09/01 19:38:32    655s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:38:32    655s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:38:32    655s] (I)       Num of masks        :     1     1     1     1
[09/01 19:38:32    655s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:38:32    655s] (I)       --------------------------------------------------------
[09/01 19:38:32    655s] 
[09/01 19:38:32    655s] [NR-eGR] ============ Routing rule table ============
[09/01 19:38:32    655s] [NR-eGR] Rule id: 0  Nets: 44266 
[09/01 19:38:32    655s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:38:32    655s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:38:32    655s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:38:32    655s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:38:32    655s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:38:32    655s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:38:32    655s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:38:32    655s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:38:32    655s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:38:32    655s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:38:32    655s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:38:32    655s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:38:32    655s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:38:32    655s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:38:32    655s] [NR-eGR] ========================================
[09/01 19:38:32    655s] [NR-eGR] 
[09/01 19:38:32    655s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:38:32    655s] (I)       blocked tracks on layer2 : = 875223 / 2133547 (41.02%)
[09/01 19:38:32    655s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:38:32    655s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:38:32    655s] (I)       After initializing Early Global Route syMemory usage = 1783.5 MB
[09/01 19:38:32    655s] (I)       Finished Loading and Dumping File ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Reset routing kernel
[09/01 19:38:32    655s] (I)       Started Global Routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       ============= Initialization =============
[09/01 19:38:32    655s] (I)       totalPins=140063  totalGlobalPin=132941 (94.92%)
[09/01 19:38:32    655s] (I)       Started Net group 1 ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Build MST ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Generate topology with single threads
[09/01 19:38:32    655s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:38:32    655s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:38:32    655s] (I)       
[09/01 19:38:32    655s] (I)       ============  Phase 1a Route ============
[09/01 19:38:32    655s] (I)       Started Phase 1a ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Pattern routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:38:32    655s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:38:32    655s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       
[09/01 19:38:32    655s] (I)       ============  Phase 1b Route ============
[09/01 19:38:32    655s] (I)       Started Phase 1b ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Monotonic routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:38:32    655s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:38:32    655s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       
[09/01 19:38:32    655s] (I)       ============  Phase 1c Route ============
[09/01 19:38:32    655s] (I)       Started Phase 1c ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Two level routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Level2 Grid: 98 x 98
[09/01 19:38:32    655s] (I)       Started Two Level Routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:38:32    655s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       
[09/01 19:38:32    655s] (I)       ============  Phase 1d Route ============
[09/01 19:38:32    655s] (I)       Started Phase 1d ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Detoured routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:38:32    655s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       
[09/01 19:38:32    655s] (I)       ============  Phase 1e Route ============
[09/01 19:38:32    655s] (I)       Started Phase 1e ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Route legalization ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:38:32    655s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:38:32    655s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Layer assignment ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Running layer assignment with 1 threads
[09/01 19:38:32    655s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Net group 2 ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Build MST ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Generate topology with single threads
[09/01 19:38:32    655s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       total 2D Cap : 3730858 = (2634096 H, 1096762 V)
[09/01 19:38:32    655s] [NR-eGR] Layer group 2: route 44266 net(s) in layer range [2, 4]
[09/01 19:38:32    655s] (I)       
[09/01 19:38:32    655s] (I)       ============  Phase 1a Route ============
[09/01 19:38:32    655s] (I)       Started Phase 1a ( Curr Mem: 1783.51 MB )
[09/01 19:38:32    655s] (I)       Started Pattern routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Finished Pattern routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 227
[09/01 19:38:33    655s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Usage: 518202 = (268944 H, 249258 V) = (10.21% H, 22.73% V) = (1.017e+06um H, 9.422e+05um V)
[09/01 19:38:33    655s] (I)       Finished Phase 1a ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       
[09/01 19:38:33    655s] (I)       ============  Phase 1b Route ============
[09/01 19:38:33    655s] (I)       Started Phase 1b ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Started Monotonic routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Usage: 519294 = (269594 H, 249700 V) = (10.23% H, 22.77% V) = (1.019e+06um H, 9.439e+05um V)
[09/01 19:38:33    655s] (I)       Overflow of layer group 2: 0.77% H + 4.56% V. EstWL: 1.962931e+06um
[09/01 19:38:33    655s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       
[09/01 19:38:33    655s] (I)       ============  Phase 1c Route ============
[09/01 19:38:33    655s] (I)       Started Phase 1c ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Started Two level routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Level2 Grid: 98 x 98
[09/01 19:38:33    655s] (I)       Started Two Level Routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Usage: 525010 = (274749 H, 250261 V) = (10.43% H, 22.82% V) = (1.039e+06um H, 9.460e+05um V)
[09/01 19:38:33    655s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       
[09/01 19:38:33    655s] (I)       ============  Phase 1d Route ============
[09/01 19:38:33    655s] (I)       Started Phase 1d ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Started Detoured routing ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Usage: 525010 = (274749 H, 250261 V) = (10.43% H, 22.82% V) = (1.039e+06um H, 9.460e+05um V)
[09/01 19:38:33    655s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       
[09/01 19:38:33    655s] (I)       ============  Phase 1e Route ============
[09/01 19:38:33    655s] (I)       Started Phase 1e ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Started Route legalization ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Usage: 525010 = (274749 H, 250261 V) = (10.43% H, 22.82% V) = (1.039e+06um H, 9.460e+05um V)
[09/01 19:38:33    655s] [NR-eGR] Early Global Route overflow of layer group 2: 0.20% H + 3.93% V. EstWL: 1.984538e+06um
[09/01 19:38:33    655s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    655s] (I)       Started Layer assignment ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    656s] (I)       Current Layer assignment [Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    656s] (I)       Running layer assignment with 1 threads
[09/01 19:38:33    656s] (I)       Finished Layer assignment ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    656s] (I)       Finished Net group 2 ( CPU: 0.79 sec, Real: 0.79 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    656s] (I)       
[09/01 19:38:33    656s] (I)       ============  Phase 1l Route ============
[09/01 19:38:33    656s] (I)       Started Phase 1l ( Curr Mem: 1783.51 MB )
[09/01 19:38:33    656s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    656s] (I)       
[09/01 19:38:33    656s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:38:33    656s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:38:33    656s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:38:33    656s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[09/01 19:38:33    656s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:38:33    656s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:38:33    656s] [NR-eGR]  Metal2  (2)       368( 0.23%)        33( 0.02%)         1( 0.00%)   ( 0.25%) 
[09/01 19:38:33    656s] [NR-eGR]  Metal3  (3)      5540( 3.44%)       122( 0.08%)         0( 0.00%)   ( 3.52%) 
[09/01 19:38:33    656s] [NR-eGR]  Metal4  (4)       103( 0.06%)         1( 0.00%)         0( 0.00%)   ( 0.06%) 
[09/01 19:38:33    656s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:38:33    656s] [NR-eGR] Total             6011( 1.24%)       156( 0.03%)         1( 0.00%)   ( 1.28%) 
[09/01 19:38:33    656s] [NR-eGR] 
[09/01 19:38:33    656s] (I)       Finished Global Routing ( CPU: 0.84 sec, Real: 0.85 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    656s] (I)       total 2D Cap : 3750834 = (2652446 H, 1098388 V)
[09/01 19:38:33    656s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.52% V
[09/01 19:38:33    656s] [NR-eGR] Overflow after Early Global Route 0.15% H + 4.28% V
[09/01 19:38:33    656s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.21 sec, Real: 1.22 sec, Curr Mem: 1783.51 MB )
[09/01 19:38:33    656s] OPERPROF: Starting HotSpotCal at level 1, MEM:1783.5M
[09/01 19:38:33    656s] [hotspot] +------------+---------------+---------------+
[09/01 19:38:33    656s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:38:33    656s] [hotspot] +------------+---------------+---------------+
[09/01 19:38:33    656s] [hotspot] | normalized |         80.20 |        164.46 |
[09/01 19:38:33    656s] [hotspot] +------------+---------------+---------------+
[09/01 19:38:33    656s] Local HotSpot Analysis: normalized max congestion hotspot area = 80.20, normalized total congestion hotspot area = 164.46 (area is in unit of 4 std-cell row bins)
[09/01 19:38:33    656s] [hotspot] max/total 80.20/164.46, big hotspot (>10) total 86.75
[09/01 19:38:33    656s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:38:33    656s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:38:33    656s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:38:33    656s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:38:33    656s] [hotspot] |  1  |   544.56   484.08   665.52   726.00 |       78.82   |
[09/01 19:38:33    656s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:38:33    656s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        6.56   |
[09/01 19:38:33    656s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:38:33    656s] [hotspot] |  3  |   877.20  1028.40   937.68  1088.88 |        4.79   |
[09/01 19:38:33    656s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:38:33    656s] [hotspot] |  4  |  1361.04   937.68  1421.52   998.16 |        4.46   |
[09/01 19:38:33    656s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:38:33    656s] [hotspot] |  5  |   998.16  1330.80  1058.64  1391.28 |        4.20   |
[09/01 19:38:33    656s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:38:33    656s] Top 5 hotspots total area: 98.82
[09/01 19:38:33    656s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.014, MEM:1783.5M
[09/01 19:38:33    656s] Starting delay calculation for Setup views
[09/01 19:38:33    656s] #################################################################################
[09/01 19:38:33    656s] # Design Stage: PreRoute
[09/01 19:38:33    656s] # Design Name: croc_chip
[09/01 19:38:33    656s] # Design Mode: 130nm
[09/01 19:38:33    656s] # Analysis Mode: MMMC OCV 
[09/01 19:38:33    656s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:38:33    656s] # Signoff Settings: SI Off 
[09/01 19:38:33    656s] #################################################################################
[09/01 19:38:35    657s] Calculate early delays in OCV mode...
[09/01 19:38:35    657s] Calculate late delays in OCV mode...
[09/01 19:38:35    657s] Topological Sorting (REAL = 0:00:00.0, MEM = 1781.5M, InitMEM = 1781.5M)
[09/01 19:38:35    657s] Start delay calculation (fullDC) (1 T). (MEM=1781.51)
[09/01 19:38:35    658s] End AAE Lib Interpolated Model. (MEM=1806.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:38:43    666s] Total number of fetched objects 49416
[09/01 19:38:43    666s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:38:43    666s] End delay calculation. (MEM=1774.59 CPU=0:00:07.1 REAL=0:00:07.0)
[09/01 19:38:43    666s] End delay calculation (fullDC). (MEM=1774.59 CPU=0:00:08.5 REAL=0:00:08.0)
[09/01 19:38:43    666s] *** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1774.6M) ***
[09/01 19:38:45    668s] *** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=0:11:08 mem=1774.6M)
[09/01 19:38:46    668s] Reported timing to dir ./timingReports
[09/01 19:38:46    668s] **optDesign ... cpu = 0:10:12, real = 0:10:18, mem = 1528.3M, totSessionCpu=0:11:08 **
[09/01 19:38:46    668s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1652.6M
[09/01 19:38:46    668s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.048, REAL:0.048, MEM:1652.6M
[09/01 19:38:49    671s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.122  |  0.003  |  1.815  | -3.122  |   N/A   |  6.812  |  0.042  |  0.796  |
|           TNS (ns):| -57.374 |  0.000  |  0.000  | -57.374 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    168 (168)     |
|   max_tran     |      0 (0)       |   0.000    |     43 (156)     |
|   max_fanout   |      1 (1)       |     -1     |    180 (180)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.197%
Routing Overflow: 0.15% H and 4.28% V
------------------------------------------------------------
**optDesign ... cpu = 0:10:15, real = 0:10:21, mem = 1525.1M, totSessionCpu=0:11:11 **
[09/01 19:38:49    671s] *** Finished optDesign ***
[09/01 19:38:49    671s] Info: pop threads available for lower-level modules during optimization.
[09/01 19:38:49    671s] Deleting Lib Analyzer.
[09/01 19:38:49    671s] Info: Destroy the CCOpt slew target map.
[09/01 19:38:49    671s] clean pInstBBox. size 0
[09/01 19:38:49    671s] All LLGs are deleted
[09/01 19:38:49    671s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1667.9M
[09/01 19:38:49    671s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1667.9M
[09/01 19:38:49    671s] 
[09/01 19:38:49    671s] =============================================================================================
[09/01 19:38:49    671s]  Final TAT Report for optDesign
[09/01 19:38:49    671s] =============================================================================================
[09/01 19:38:49    671s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:38:49    671s] ---------------------------------------------------------------------------------------------
[09/01 19:38:49    671s] [ WnsOpt                 ]      2   0:00:37.6  (   6.1 % )     0:00:45.5 /  0:00:45.2    1.0
[09/01 19:38:49    671s] [ TnsOpt                 ]      3   0:00:28.3  (   4.6 % )     0:00:32.2 /  0:00:31.9    1.0
[09/01 19:38:49    671s] [ GlobalOpt              ]      1   0:00:44.3  (   7.2 % )     0:00:44.3 /  0:00:43.9    1.0
[09/01 19:38:49    671s] [ DrvOpt                 ]      4   0:00:17.5  (   2.8 % )     0:00:23.8 /  0:00:23.9    1.0
[09/01 19:38:49    671s] [ AreaOpt                ]      1   0:00:35.5  (   5.7 % )     0:00:38.1 /  0:00:37.7    1.0
[09/01 19:38:49    671s] [ ViewPruning            ]      8   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:38:49    671s] [ IncrReplace            ]      3   0:05:40.0  (  54.9 % )     0:05:40.0 /  0:05:36.4    1.0
[09/01 19:38:49    671s] [ RefinePlace            ]      7   0:00:20.6  (   3.3 % )     0:00:20.6 /  0:00:20.4    1.0
[09/01 19:38:49    671s] [ TimingUpdate           ]      5   0:00:03.9  (   0.6 % )     0:00:24.5 /  0:00:24.3    1.0
[09/01 19:38:49    671s] [ FullDelayCalc          ]      2   0:00:20.6  (   3.3 % )     0:00:20.6 /  0:00:20.4    1.0
[09/01 19:38:49    671s] [ OptSummaryReport       ]      3   0:00:00.3  (   0.1 % )     0:00:17.4 /  0:00:16.9    1.0
[09/01 19:38:49    671s] [ TimingReport           ]      3   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[09/01 19:38:49    671s] [ DrvReport              ]      3   0:00:03.0  (   0.5 % )     0:00:03.0 /  0:00:02.6    0.8
[09/01 19:38:49    671s] [ GenerateReports        ]      1   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[09/01 19:38:49    671s] [ MISC                   ]          0:01:05.4  (  10.6 % )     0:01:05.4 /  0:01:05.3    1.0
[09/01 19:38:49    671s] ---------------------------------------------------------------------------------------------
[09/01 19:38:49    671s]  optDesign TOTAL                    0:10:19.2  ( 100.0 % )     0:10:19.2 /  0:10:13.8    1.0
[09/01 19:38:49    671s] ---------------------------------------------------------------------------------------------
[09/01 19:38:49    671s] 
[09/01 19:38:49    671s] Deleting Cell Server ...
[09/01 19:39:34    675s] <CMD> timeDesign -hold -postCTS -slackReports
[09/01 19:39:34    675s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:39:34    675s] All LLGs are deleted
[09/01 19:39:34    675s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1586.8M
[09/01 19:39:34    675s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1586.8M
[09/01 19:39:34    675s] Start to check current routing status for nets...
[09/01 19:39:35    676s] All nets are already routed correctly.
[09/01 19:39:35    676s] End to check current routing status for nets (mem=1586.8M)
[09/01 19:39:35    676s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1586.8M
[09/01 19:39:35    676s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1586.8M
[09/01 19:39:35    676s] Fast DP-INIT is on for default
[09/01 19:39:35    676s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.161, REAL:0.042, MEM:1603.5M
[09/01 19:39:35    676s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.187, REAL:0.069, MEM:1603.5M
[09/01 19:39:35    676s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1603.5M
[09/01 19:39:35    676s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1603.5M
[09/01 19:39:35    676s] Starting delay calculation for Hold views
[09/01 19:39:35    676s] #################################################################################
[09/01 19:39:35    676s] # Design Stage: PreRoute
[09/01 19:39:35    676s] # Design Name: croc_chip
[09/01 19:39:35    676s] # Design Mode: 130nm
[09/01 19:39:35    676s] # Analysis Mode: MMMC OCV 
[09/01 19:39:35    676s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:39:35    676s] # Signoff Settings: SI Off 
[09/01 19:39:35    676s] #################################################################################
[09/01 19:39:36    677s] Calculate late delays in OCV mode...
[09/01 19:39:36    677s] Calculate early delays in OCV mode...
[09/01 19:39:36    677s] Topological Sorting (REAL = 0:00:00.0, MEM = 1621.8M, InitMEM = 1615.1M)
[09/01 19:39:36    677s] Start delay calculation (fullDC) (1 T). (MEM=1621.79)
[09/01 19:39:36    677s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/01 19:39:37    678s] End AAE Lib Interpolated Model. (MEM=1646.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:39:38    679s] Type 'man IMPESI-3194' for more detail.
[09/01 19:39:38    679s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:39:38    679s] Type 'man IMPESI-3199' for more detail.
[09/01 19:39:38    679s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/01 19:39:38    679s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:39:38    679s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/01 19:39:38    679s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:39:45    686s] Total number of fetched objects 49416
[09/01 19:39:45    686s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:39:45    686s] End delay calculation. (MEM=1662.56 CPU=0:00:07.4 REAL=0:00:07.0)
[09/01 19:39:45    686s] End delay calculation (fullDC). (MEM=1662.56 CPU=0:00:08.8 REAL=0:00:09.0)
[09/01 19:39:45    686s] *** CDM Built up (cpu=0:00:10.2  real=0:00:10.0  mem= 1662.6M) ***
[09/01 19:39:47    688s] *** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:11:28 mem=1662.6M)
[09/01 19:39:47    688s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.633  | -0.633  |  0.071  |  2.605  |   N/A   |  0.000  |  2.326  | -0.556  |
|           TNS (ns):| -10.381 | -1.269  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -9.113  |
|    Violating Paths:|   27    |    5    |    0    |    0    |   N/A   |    0    |    0    |   22    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.197%
Routing Overflow: 0.15% H and 4.28% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/01 19:39:47    688s] Total CPU time: 13.32 sec
[09/01 19:39:47    688s] Total Real time: 13.0 sec
[09/01 19:39:47    688s] Total Memory Usage: 1572.988281 Mbytes
[09/01 19:39:47    688s] 
[09/01 19:39:47    688s] =============================================================================================
[09/01 19:39:47    688s]  Final TAT Report for timeDesign
[09/01 19:39:47    688s] =============================================================================================
[09/01 19:39:47    688s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:39:47    688s] ---------------------------------------------------------------------------------------------
[09/01 19:39:47    688s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:39:47    688s] [ TimingUpdate           ]      1   0:00:01.5  (  11.1 % )     0:00:11.8 /  0:00:11.7    1.0
[09/01 19:39:47    688s] [ FullDelayCalc          ]      1   0:00:10.3  (  77.6 % )     0:00:10.3 /  0:00:10.3    1.0
[09/01 19:39:47    688s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.1 % )     0:00:12.5 /  0:00:12.5    1.0
[09/01 19:39:47    688s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:39:47    688s] [ GenerateReports        ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:39:47    688s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:39:47    688s] [ MISC                   ]          0:00:00.8  (   5.9 % )     0:00:00.8 /  0:00:00.8    1.0
[09/01 19:39:47    688s] ---------------------------------------------------------------------------------------------
[09/01 19:39:47    688s]  timeDesign TOTAL                   0:00:13.3  ( 100.0 % )     0:00:13.3 /  0:00:13.3    1.0
[09/01 19:39:47    688s] ---------------------------------------------------------------------------------------------
[09/01 19:39:47    688s] 
[09/01 19:40:29    692s] <CMD> report_timing -early -path_group reg2reg -path_type full_clock 
[09/01 19:40:30    692s] #################################################################################
[09/01 19:40:30    692s] # Design Stage: PreRoute
[09/01 19:40:30    692s] # Design Name: croc_chip
[09/01 19:40:30    692s] # Design Mode: 130nm
[09/01 19:40:30    692s] # Analysis Mode: MMMC OCV 
[09/01 19:40:30    692s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:40:30    692s] # Signoff Settings: SI Off 
[09/01 19:40:30    692s] #################################################################################
[09/01 19:40:31    694s] Calculate late delays in OCV mode...
[09/01 19:40:31    694s] Calculate early delays in OCV mode...
[09/01 19:40:31    694s] Topological Sorting (REAL = 0:00:00.0, MEM = 1591.3M, InitMEM = 1584.5M)
[09/01 19:40:31    694s] Start delay calculation (fullDC) (1 T). (MEM=1591.25)
[09/01 19:40:31    694s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/01 19:40:31    694s] End AAE Lib Interpolated Model. (MEM=1616.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:40:32    695s] Type 'man IMPESI-3194' for more detail.
[09/01 19:40:32    695s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:40:32    695s] Type 'man IMPESI-3199' for more detail.
[09/01 19:40:40    702s] Total number of fetched objects 49416
[09/01 19:40:40    703s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:40:40    703s] End delay calculation. (MEM=1664.03 CPU=0:00:07.5 REAL=0:00:08.0)
[09/01 19:40:40    703s] End delay calculation (fullDC). (MEM=1664.03 CPU=0:00:08.9 REAL=0:00:09.0)
[09/01 19:40:40    703s] *** CDM Built up (cpu=0:00:10.4  real=0:00:10.0  mem= 1664.0M) ***
[09/01 19:42:09    712s] <CMD> ecoAddRepeater -term i_croc_soc/i_croc/i_gpio/_1082_/X -Cell sg13g2_buf_1
[09/01 19:42:09    712s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:42:09    712s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:42:09    712s] **WARN: (IMPOPT-3706):	RC data of net 'i_croc_soc/i_croc/i_gpio/hw2reg_139_' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[09/01 19:42:09    712s] Add inst i_croc_soc/i_croc/i_gpio/ictc_postCTS_holdFE_ECOC24230_hw2reg_139 (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_187__reg/D 
[09/01 19:42:12    712s] <CMD> report_timing -early -path_group reg2reg -path_type full_clock 
[09/01 19:42:13    712s] #################################################################################
[09/01 19:42:13    712s] # Design Stage: PreRoute
[09/01 19:42:13    712s] # Design Name: croc_chip
[09/01 19:42:13    712s] # Design Mode: 130nm
[09/01 19:42:13    712s] # Analysis Mode: MMMC OCV 
[09/01 19:42:13    712s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:42:13    712s] # Signoff Settings: SI Off 
[09/01 19:42:13    712s] #################################################################################
[09/01 19:42:14    714s] Calculate late delays in OCV mode...
[09/01 19:42:14    714s] Calculate early delays in OCV mode...
[09/01 19:42:14    714s] Topological Sorting (REAL = 0:00:00.0, MEM = 1670.2M, InitMEM = 1670.2M)
[09/01 19:42:14    714s] Start delay calculation (fullDC) (1 T). (MEM=1670.2)
[09/01 19:42:14    714s] End AAE Lib Interpolated Model. (MEM=1695.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:42:15    715s] Type 'man IMPESI-3194' for more detail.
[09/01 19:42:15    715s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:42:15    715s] Type 'man IMPESI-3199' for more detail.
[09/01 19:42:23    723s] Total number of fetched objects 49417
[09/01 19:42:23    723s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:42:23    723s] End delay calculation. (MEM=1714.36 CPU=0:00:07.5 REAL=0:00:08.0)
[09/01 19:42:23    723s] End delay calculation (fullDC). (MEM=1714.36 CPU=0:00:09.1 REAL=0:00:09.0)
[09/01 19:42:23    723s] *** CDM Built up (cpu=0:00:10.5  real=0:00:10.0  mem= 1714.4M) ***
[09/01 19:43:37    731s] <CMD> optDesign -postCTS -incr
[09/01 19:43:37    731s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1516.5M, totSessionCpu=0:12:11 **
[09/01 19:43:37    731s] **INFO: User settings:
[09/01 19:43:37    731s] setDesignMode -bottomRoutingLayer               Metal2
[09/01 19:43:37    731s] setDesignMode -congEffort                       high
[09/01 19:43:37    731s] setDesignMode -flowEffort                       standard
[09/01 19:43:37    731s] setDesignMode -process                          130
[09/01 19:43:37    731s] setDesignMode -topRoutingLayer                  Metal4
[09/01 19:43:37    731s] setExtractRCMode -coupling_c_th                 0.4
[09/01 19:43:37    731s] setExtractRCMode -defViaCap                     true
[09/01 19:43:37    731s] setExtractRCMode -engine                        preRoute
[09/01 19:43:37    731s] setExtractRCMode -layerIndependent              1
[09/01 19:43:37    731s] setExtractRCMode -relative_c_th                 1
[09/01 19:43:37    731s] setExtractRCMode -total_c_th                    0
[09/01 19:43:37    731s] setUsefulSkewMode -ecoRoute                     false
[09/01 19:43:37    731s] setDelayCalMode -enable_high_fanout             true
[09/01 19:43:37    731s] setDelayCalMode -eng_copyNetPropToNewNet        true
[09/01 19:43:37    731s] setDelayCalMode -engine                         aae
[09/01 19:43:37    731s] setDelayCalMode -ignoreNetLoad                  false
[09/01 19:43:38    731s] setOptMode -activeSetupViews                    { func_view_wc }
[09/01 19:43:38    731s] setOptMode -addInstancePrefix                   ictc_postCTS_hold
[09/01 19:43:38    731s] setOptMode -autoSetupViews                      { func_view_wc}
[09/01 19:43:38    731s] setOptMode -autoTDGRSetupViews                  { func_view_wc}
[09/01 19:43:38    731s] setOptMode -drcMargin                           0
[09/01 19:43:38    731s] setOptMode -expExtremeCongestionAwareBuffering  true
[09/01 19:43:38    731s] setOptMode -fixCap                              true
[09/01 19:43:38    731s] setOptMode -fixDrc                              true
[09/01 19:43:38    731s] setOptMode -fixFanoutLoad                       true
[09/01 19:43:38    731s] setOptMode -fixTran                             true
[09/01 19:43:38    731s] setOptMode -optimizeFF                          true
[09/01 19:43:38    731s] setOptMode -preserveAllSequential               false
[09/01 19:43:38    731s] setOptMode -setupTargetSlack                    0
[09/01 19:43:38    731s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/misc/place_opt_post_place.tcl
[09/01 19:43:38    731s] setAnalysisMode -analysisType                   onChipVariation
[09/01 19:43:38    731s] setAnalysisMode -checkType                      setup
[09/01 19:43:38    731s] setAnalysisMode -clkSrcPath                     true
[09/01 19:43:38    731s] setAnalysisMode -clockGatingCheck               true
[09/01 19:43:38    731s] setAnalysisMode -clockPropagation               sdcControl
[09/01 19:43:38    731s] setAnalysisMode -cppr                           both
[09/01 19:43:38    731s] setAnalysisMode -enableMultipleDriveNet         true
[09/01 19:43:38    731s] setAnalysisMode -log                            true
[09/01 19:43:38    731s] setAnalysisMode -sequentialConstProp            true
[09/01 19:43:38    731s] setAnalysisMode -skew                           true
[09/01 19:43:38    731s] setAnalysisMode -timeBorrowing                  true
[09/01 19:43:38    731s] setAnalysisMode -timingSelfLoopsNoSkew          false
[09/01 19:43:38    731s] setAnalysisMode -usefulSkew                     true
[09/01 19:43:38    731s] setAnalysisMode -useOutputPinCap                true
[09/01 19:43:38    731s] setAnalysisMode -warn                           true
[09/01 19:43:38    731s] 
[09/01 19:43:38    731s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/01 19:43:38    731s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:38    731s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:38    731s] Creating Cell Server ...(0, 0, 0, 0)
[09/01 19:43:38    731s] Summary for sequential cells identification: 
[09/01 19:43:38    731s]   Identified SBFF number: 3
[09/01 19:43:38    731s]   Identified MBFF number: 0
[09/01 19:43:38    731s]   Identified SB Latch number: 0
[09/01 19:43:38    731s]   Identified MB Latch number: 0
[09/01 19:43:38    731s]   Not identified SBFF number: 0
[09/01 19:43:38    731s]   Not identified MBFF number: 0
[09/01 19:43:38    731s]   Not identified SB Latch number: 0
[09/01 19:43:38    731s]   Not identified MB Latch number: 0
[09/01 19:43:38    731s]   Number of sequential cells which are not FFs: 7
[09/01 19:43:38    731s]  Visiting view : func_view_wc
[09/01 19:43:38    731s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/01 19:43:38    731s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/01 19:43:38    731s]  Visiting view : func_view_bc
[09/01 19:43:38    731s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/01 19:43:38    731s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/01 19:43:38    731s]  Setting StdDelay to 38.40
[09/01 19:43:38    731s] Creating Cell Server, finished. 
[09/01 19:43:38    731s] 
[09/01 19:43:38    731s] Need call spDPlaceInit before registerPrioInstLoc.
[09/01 19:43:38    731s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:38    731s] GigaOpt running with 1 threads.
[09/01 19:43:38    731s] Info: 1 threads available for lower-level modules during optimization.
[09/01 19:43:38    731s] OPERPROF: Starting DPlace-Init at level 1, MEM:1655.4M
[09/01 19:43:38    731s] #spOpts: N=130 mergeVia=F 
[09/01 19:43:38    731s] All LLGs are deleted
[09/01 19:43:38    731s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1655.4M
[09/01 19:43:38    731s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1655.4M
[09/01 19:43:38    731s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1655.4M
[09/01 19:43:38    731s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1655.4M
[09/01 19:43:38    731s] Core basic site is CoreSite
[09/01 19:43:38    731s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:43:38    731s] Fast DP-INIT is on for default
[09/01 19:43:38    731s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:43:38    731s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.193, REAL:0.051, MEM:1687.4M
[09/01 19:43:38    731s] OPERPROF:     Starting CMU at level 3, MEM:1687.4M
[09/01 19:43:38    731s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:1687.4M
[09/01 19:43:38    731s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.234, REAL:0.092, MEM:1687.4M
[09/01 19:43:38    731s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1687.4MB).
[09/01 19:43:38    731s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.317, REAL:0.176, MEM:1687.4M
[09/01 19:43:38    732s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:38    732s] 
[09/01 19:43:38    732s] Creating Lib Analyzer ...
[09/01 19:43:38    732s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:38    732s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:43:38    732s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:43:38    732s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:43:38    732s] 
[09/01 19:43:38    732s] {RT default_rc_corner 0 4 4 0}
[09/01 19:43:38    732s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:12 mem=1685.4M
[09/01 19:43:38    732s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:12 mem=1685.4M
[09/01 19:43:38    732s] Creating Lib Analyzer, finished. 
[09/01 19:43:41    734s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1486.5M, totSessionCpu=0:12:15 **
[09/01 19:43:41    734s] **INFO: DRVs not fixed with -incr option
[09/01 19:43:41    734s] *** optDesign -postCTS ***
[09/01 19:43:41    734s] DRC Margin: user margin 0.0; extra margin 0.2
[09/01 19:43:41    734s] Hold Target Slack: user slack 0
[09/01 19:43:41    734s] Setup Target Slack: user slack 0; extra slack 0.0
[09/01 19:43:41    734s] setUsefulSkewMode -ecoRoute false
[09/01 19:43:41    734s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1653.4M
[09/01 19:43:41    735s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.037, MEM:1653.4M
[09/01 19:43:41    735s] Multi-VT timing optimization disabled based on library information.
[09/01 19:43:41    735s] Deleting Cell Server ...
[09/01 19:43:41    735s] Deleting Lib Analyzer.
[09/01 19:43:41    735s] Creating Cell Server ...(0, 0, 0, 0)
[09/01 19:43:41    735s] Summary for sequential cells identification: 
[09/01 19:43:41    735s]   Identified SBFF number: 3
[09/01 19:43:41    735s]   Identified MBFF number: 0
[09/01 19:43:41    735s]   Identified SB Latch number: 0
[09/01 19:43:41    735s]   Identified MB Latch number: 0
[09/01 19:43:41    735s]   Not identified SBFF number: 0
[09/01 19:43:41    735s]   Not identified MBFF number: 0
[09/01 19:43:41    735s]   Not identified SB Latch number: 0
[09/01 19:43:41    735s]   Not identified MB Latch number: 0
[09/01 19:43:41    735s]   Number of sequential cells which are not FFs: 7
[09/01 19:43:41    735s]  Visiting view : func_view_wc
[09/01 19:43:41    735s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/01 19:43:41    735s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/01 19:43:41    735s]  Visiting view : func_view_bc
[09/01 19:43:41    735s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/01 19:43:41    735s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/01 19:43:41    735s]  Setting StdDelay to 38.40
[09/01 19:43:41    735s] Creating Cell Server, finished. 
[09/01 19:43:41    735s] 
[09/01 19:43:41    735s] Deleting Cell Server ...
[09/01 19:43:41    735s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:41    735s] All LLGs are deleted
[09/01 19:43:41    735s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1653.4M
[09/01 19:43:41    735s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1653.4M
[09/01 19:43:41    735s] Start to check current routing status for nets...
[09/01 19:43:41    735s] All nets are already routed correctly.
[09/01 19:43:41    735s] End to check current routing status for nets (mem=1653.4M)
[09/01 19:43:41    735s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1653.4M
[09/01 19:43:41    735s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1653.4M
[09/01 19:43:41    735s] Fast DP-INIT is on for default
[09/01 19:43:41    735s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.170, REAL:0.042, MEM:1653.4M
[09/01 19:43:41    735s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.195, REAL:0.067, MEM:1653.4M
[09/01 19:43:43    737s] Starting delay calculation for Setup views
[09/01 19:43:43    737s] #################################################################################
[09/01 19:43:43    737s] # Design Stage: PreRoute
[09/01 19:43:43    737s] # Design Name: croc_chip
[09/01 19:43:43    737s] # Design Mode: 130nm
[09/01 19:43:43    737s] # Analysis Mode: MMMC OCV 
[09/01 19:43:43    737s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:43:43    737s] # Signoff Settings: SI Off 
[09/01 19:43:43    737s] #################################################################################
[09/01 19:43:43    737s] Calculate early delays in OCV mode...
[09/01 19:43:43    737s] Calculate late delays in OCV mode...
[09/01 19:43:43    737s] Topological Sorting (REAL = 0:00:00.0, MEM = 1635.0M, InitMEM = 1628.3M)
[09/01 19:43:43    737s] Start delay calculation (fullDC) (1 T). (MEM=1635)
[09/01 19:43:44    737s] End AAE Lib Interpolated Model. (MEM=1660.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:43:45    739s] Type 'man IMPESI-3194' for more detail.
[09/01 19:43:45    739s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:43:45    739s] Type 'man IMPESI-3199' for more detail.
[09/01 19:43:52    746s] Total number of fetched objects 49417
[09/01 19:43:52    746s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:43:52    746s] End delay calculation. (MEM=1675.77 CPU=0:00:07.3 REAL=0:00:07.0)
[09/01 19:43:52    746s] End delay calculation (fullDC). (MEM=1675.77 CPU=0:00:08.6 REAL=0:00:09.0)
[09/01 19:43:52    746s] *** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 1675.8M) ***
[09/01 19:43:54    747s] *** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:11.0 totSessionCpu=0:12:28 mem=1675.8M)
[09/01 19:43:55    748s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.122  |
|           TNS (ns):| -57.374 |
|    Violating Paths:|   35    |
|          All Paths:|  10625  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    168 (168)     |
|   max_tran     |      0 (0)       |   0.000    |     43 (156)     |
|   max_fanout   |      1 (1)       |     -1     |    180 (180)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.198%
Routing Overflow: 0.15% H and 4.28% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1481.8M, totSessionCpu=0:12:29 **
[09/01 19:43:55    748s] The useful skew maximum allowed delay is: 0.3
[09/01 19:43:55    748s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/01 19:43:55    748s] Begin: GigaOpt Optimization in WNS mode
[09/01 19:43:55    748s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -usefulSkew
[09/01 19:43:55    748s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:43:55    748s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:43:55    748s] *info: 48 skip_routing nets excluded.
[09/01 19:43:55    748s] Info: 48 io nets excluded
[09/01 19:43:55    748s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:43:55    748s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:43:55    748s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:28.9/0:18:33.5 (0.7), mem = 1632.0M
[09/01 19:43:55    748s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.12
[09/01 19:43:55    748s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:43:55    748s] ### Creating PhyDesignMc. totSessionCpu=0:12:29 mem=1642.0M
[09/01 19:43:55    748s] OPERPROF: Starting DPlace-Init at level 1, MEM:1642.0M
[09/01 19:43:55    748s] #spOpts: N=130 mergeVia=F 
[09/01 19:43:55    748s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1642.0M
[09/01 19:43:55    748s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:43:55    749s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.034, MEM:1642.0M
[09/01 19:43:55    749s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1642.0MB).
[09/01 19:43:55    749s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.089, MEM:1642.0M
[09/01 19:43:55    749s] TotalInstCnt at PhyDesignMc Initialization: 43,898
[09/01 19:43:55    749s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:29 mem=1642.0M
[09/01 19:43:55    749s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:55    749s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:55    749s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:55    749s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:55    749s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:55    749s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:55    749s] ### Creating LA Mngr. totSessionCpu=0:12:29 mem=1710.8M
[09/01 19:43:55    749s] {RT default_rc_corner 0 4 4 0}
[09/01 19:43:55    749s] ### Creating LA Mngr, finished. totSessionCpu=0:12:30 mem=1726.8M
[09/01 19:43:56    749s] 
[09/01 19:43:56    749s] Creating Lib Analyzer ...
[09/01 19:43:56    749s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:43:56    749s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:43:56    749s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:43:56    749s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:43:56    749s] 
[09/01 19:43:56    749s] {RT default_rc_corner 0 4 4 0}
[09/01 19:43:56    749s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:30 mem=1726.8M
[09/01 19:43:56    749s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:30 mem=1726.8M
[09/01 19:43:56    749s] Creating Lib Analyzer, finished. 
[09/01 19:43:56    749s] 
[09/01 19:43:56    749s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:43:56    749s] ### Creating LA Mngr. totSessionCpu=0:12:30 mem=1726.8M
[09/01 19:43:56    749s] ### Creating LA Mngr, finished. totSessionCpu=0:12:30 mem=1726.8M
[09/01 19:43:59    753s] *info: 4 don't touch nets excluded
[09/01 19:43:59    753s] *info: 48 io nets excluded
[09/01 19:43:59    753s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:43:59    753s] *info: 243 clock nets excluded
[09/01 19:43:59    753s] *info: 2 special nets excluded.
[09/01 19:43:59    753s] *info: 48 skip_routing nets excluded.
[09/01 19:43:59    753s] *info: 32 multi-driver nets excluded.
[09/01 19:43:59    753s] *info: 1357 no-driver nets excluded.
[09/01 19:43:59    753s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:44:00    753s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.6
[09/01 19:44:02    756s] PathGroup :  in2out  TargetSlack : 0.0384 
[09/01 19:44:02    756s] PathGroup :  in2reg  TargetSlack : 0.0384 
[09/01 19:44:02    756s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[09/01 19:44:02    756s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[09/01 19:44:02    756s] PathGroup :  reg2out  TargetSlack : 0.0384 
[09/01 19:44:02    756s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[09/01 19:44:03    757s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.374 Density 61.20
[09/01 19:44:03    757s] Optimizer WNS Pass 0
[09/01 19:44:03    757s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.122 TNS -57.374; mem2reg* WNS 0.042 TNS 0.000; reg2mem* WNS 0.796 TNS 0.000; reg2reg* WNS 0.003 TNS 0.000; HEPG WNS 0.003 TNS 0.000; all paths WNS -3.122 TNS -57.374
[09/01 19:44:03    757s] Active Path Group: mem2reg reg2mem reg2reg  
[09/01 19:44:03    757s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:44:03    757s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:44:03    757s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:44:03    757s] |   0.003|   -3.122|   0.000|  -57.374|    61.20%|   0:00:00.0| 1745.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:44:03    757s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1904__reg/D                          |
[09/01 19:44:10    764s] |   0.007|   -3.122|   0.000|  -57.374|    61.21%|   0:00:07.0| 1784.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_251__r |
[09/01 19:44:10    764s] |        |         |        |         |          |            |        |            |         | eg/D                                               |
[09/01 19:44:12    765s] |   0.019|   -3.122|   0.000|  -57.374|    61.22%|   0:00:02.0| 1784.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/01 19:44:12    765s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1904__reg/D                          |
[09/01 19:44:14    767s] |   0.030|   -3.122|   0.000|  -57.374|    61.23%|   0:00:02.0| 1784.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/01 19:44:14    767s] |        |         |        |         |          |            |        |            |         | 89__reg/D                                          |
[09/01 19:44:16    770s] |   0.033|   -3.122|   0.000|  -57.374|    61.25%|   0:00:02.0| 1784.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/01 19:44:16    770s] |        |         |        |         |          |            |        |            |         | 89__reg/D                                          |
[09/01 19:44:17    771s] |   0.047|   -3.122|   0.000|  -57.374|    61.25%|   0:00:01.0| 1784.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/01 19:44:17    771s] |        |         |        |         |          |            |        |            |         | 89__reg/D                                          |
[09/01 19:44:17    771s] |   0.047|   -3.122|   0.000|  -57.374|    61.25%|   0:00:00.0| 1784.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/01 19:44:17    771s] |        |         |        |         |          |            |        |            |         | 89__reg/D                                          |
[09/01 19:44:17    771s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:44:17    771s] 
[09/01 19:44:17    771s] *** Finish Core Optimize Step (cpu=0:00:13.9 real=0:00:14.0 mem=1784.0M) ***
[09/01 19:44:17    771s] 
[09/01 19:44:17    771s] *** Finished Optimize Step Cumulative (cpu=0:00:14.0 real=0:00:14.0 mem=1784.0M) ***
[09/01 19:44:17    771s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.122 TNS -57.374; mem2reg* WNS 0.054 TNS 0.000; reg2mem* WNS 0.744 TNS 0.000; reg2reg* WNS 0.047 TNS 0.000; HEPG WNS 0.047 TNS 0.000; all paths WNS -3.122 TNS -57.374
[09/01 19:44:17    771s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.374 Density 61.25
[09/01 19:44:17    771s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.5
[09/01 19:44:18    771s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.078, REAL:0.078, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.132, REAL:0.133, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.132, REAL:0.133, MEM:1784.0M
[09/01 19:44:18    771s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.14
[09/01 19:44:18    771s] OPERPROF: Starting RefinePlace at level 1, MEM:1784.0M
[09/01 19:44:18    771s] *** Starting refinePlace (0:12:52 mem=1784.0M) ***
[09/01 19:44:18    771s] Total net bbox length = 1.813e+06 (8.985e+05 9.150e+05) (ext = 3.891e+04)
[09/01 19:44:18    771s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:44:18    771s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.024, REAL:0.024, MEM:1784.0M
[09/01 19:44:18    771s] default core: bins with density > 0.750 = 28.30 % ( 272 / 961 )
[09/01 19:44:18    771s] Density distribution unevenness ratio = 14.952%
[09/01 19:44:18    771s] RPlace IncrNP Skipped
[09/01 19:44:18    771s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1784.0MB) @(0:12:52 - 0:12:52).
[09/01 19:44:18    771s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.031, REAL:0.031, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:1784.0M
[09/01 19:44:18    771s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1784.0M
[09/01 19:44:18    771s] Starting refinePlace ...
[09/01 19:44:18    771s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:44:18    771s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:44:19    772s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1784.0MB) @(0:12:52 - 0:12:53).
[09/01 19:44:19    772s] Move report: preRPlace moves 305 insts, mean move: 1.34 um, max move: 6.72 um
[09/01 19:44:19    772s] 	Max move on inst (i_croc_soc/i_croc/ictc_postCTS_setupFE_OCPC19728_FE_OFN4612_n): (692.16, 983.04) --> (685.44, 983.04)
[09/01 19:44:19    772s] 	Length: 13 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_8
[09/01 19:44:19    772s] Move report: Detail placement moves 305 insts, mean move: 1.34 um, max move: 6.72 um
[09/01 19:44:19    772s] 	Max move on inst (i_croc_soc/i_croc/ictc_postCTS_setupFE_OCPC19728_FE_OFN4612_n): (692.16, 983.04) --> (685.44, 983.04)
[09/01 19:44:19    772s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1784.0MB
[09/01 19:44:19    772s] Statistics of distance of Instance movement in refine placement:
[09/01 19:44:19    772s]   maximum (X+Y) =         6.72 um
[09/01 19:44:19    772s]   inst (i_croc_soc/i_croc/ictc_postCTS_setupFE_OCPC19728_FE_OFN4612_n) with max move: (692.16, 983.04) -> (685.44, 983.04)
[09/01 19:44:19    772s]   mean    (X+Y) =         1.34 um
[09/01 19:44:19    772s] Summary Report:
[09/01 19:44:19    772s] Instances move: 305 (out of 43710 movable)
[09/01 19:44:19    772s] Instances flipped: 0
[09/01 19:44:19    772s] Mean displacement: 1.34 um
[09/01 19:44:19    772s] Max displacement: 6.72 um (Instance: i_croc_soc/i_croc/ictc_postCTS_setupFE_OCPC19728_FE_OFN4612_n) (692.16, 983.04) -> (685.44, 983.04)
[09/01 19:44:19    772s] 	Length: 13 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_8
[09/01 19:44:19    772s] Total instances moved : 305
[09/01 19:44:19    772s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.925, REAL:0.933, MEM:1784.0M
[09/01 19:44:19    772s] Total net bbox length = 1.814e+06 (8.987e+05 9.150e+05) (ext = 3.891e+04)
[09/01 19:44:19    772s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1784.0MB
[09/01 19:44:19    772s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1784.0MB) @(0:12:52 - 0:12:53).
[09/01 19:44:19    772s] *** Finished refinePlace (0:12:53 mem=1784.0M) ***
[09/01 19:44:19    772s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.14
[09/01 19:44:19    772s] OPERPROF: Finished RefinePlace at level 1, CPU:1.089, REAL:1.098, MEM:1784.0M
[09/01 19:44:19    773s] *** maximum move = 6.72 um ***
[09/01 19:44:19    773s] *** Finished re-routing un-routed nets (1784.0M) ***
[09/01 19:44:19    773s] OPERPROF: Starting DPlace-Init at level 1, MEM:1784.0M
[09/01 19:44:19    773s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1784.0M
[09/01 19:44:19    773s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.037, MEM:1784.0M
[09/01 19:44:19    773s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.094, MEM:1784.0M
[09/01 19:44:20    773s] 
[09/01 19:44:20    773s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:03.0 mem=1784.0M) ***
[09/01 19:44:20    773s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.5
[09/01 19:44:20    773s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.374 Density 61.25
[09/01 19:44:20    773s] Optimizer WNS Pass 1
[09/01 19:44:20    773s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -3.122 TNS -57.374; mem2reg* WNS 0.054 TNS 0.000; reg2mem* WNS 0.744 TNS 0.000; reg2reg* WNS 0.047 TNS 0.000; HEPG WNS 0.047 TNS 0.000; all paths WNS -3.122 TNS -57.374
[09/01 19:44:20    774s] 
[09/01 19:44:20    774s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1784.0M) ***
[09/01 19:44:20    774s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -3.122 TNS -57.374; mem2reg* WNS 0.054 TNS 0.000; reg2mem* WNS 0.744 TNS 0.000; reg2reg* WNS 0.047 TNS 0.000; HEPG WNS 0.047 TNS 0.000; all paths WNS -3.122 TNS -57.374
[09/01 19:44:20    774s] 
[09/01 19:44:20    774s] *** Finish post-CTS Setup Fixing (cpu=0:00:20.2 real=0:00:20.0 mem=1784.0M) ***
[09/01 19:44:20    774s] 
[09/01 19:44:20    774s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.6
[09/01 19:44:20    774s] TotalInstCnt at PhyDesignMc Destruction: 43,926
[09/01 19:44:20    774s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.12
[09/01 19:44:20    774s] *** SetupOpt [finish] : cpu/real = 0:00:25.4/0:00:25.6 (1.0), totSession cpu/real = 0:12:54.3/0:18:59.1 (0.7), mem = 1764.9M
[09/01 19:44:20    774s] 
[09/01 19:44:20    774s] =============================================================================================
[09/01 19:44:20    774s]  Step TAT Report for WnsOpt #3
[09/01 19:44:20    774s] =============================================================================================
[09/01 19:44:20    774s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:44:20    774s] ---------------------------------------------------------------------------------------------
[09/01 19:44:20    774s] [ RefinePlace            ]      1   0:00:02.3  (   9.2 % )     0:00:02.3 /  0:00:02.3    1.0
[09/01 19:44:20    774s] [ SlackTraversorInit     ]      2   0:00:01.2  (   4.9 % )     0:00:01.2 /  0:00:01.3    1.0
[09/01 19:44:20    774s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:44:20    774s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:44:20    774s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:44:20    774s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:44:20    774s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[09/01 19:44:20    774s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:44:20    774s] [ TransformInit          ]      1   0:00:04.0  (  15.6 % )     0:00:04.0 /  0:00:04.0    1.0
[09/01 19:44:20    774s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:14.0 /  0:00:13.8    1.0
[09/01 19:44:20    774s] [ OptGetWeight           ]      5   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[09/01 19:44:20    774s] [ OptEval                ]      5   0:00:11.5  (  44.9 % )     0:00:11.5 /  0:00:11.4    1.0
[09/01 19:44:20    774s] [ OptCommit              ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[09/01 19:44:20    774s] [ IncrTimingUpdate       ]     12   0:00:01.9  (   7.4 % )     0:00:01.9 /  0:00:01.9    1.0
[09/01 19:44:20    774s] [ PostCommitDelayCalc    ]      6   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:44:20    774s] [ SetupOptGetWorkingSet  ]     15   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.4
[09/01 19:44:20    774s] [ SetupOptGetActiveNode  ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:44:20    774s] [ SetupOptSlackGraph     ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.6
[09/01 19:44:20    774s] [ MISC                   ]          0:00:03.0  (  11.6 % )     0:00:03.0 /  0:00:03.0    1.0
[09/01 19:44:20    774s] ---------------------------------------------------------------------------------------------
[09/01 19:44:20    774s]  WnsOpt #3 TOTAL                    0:00:25.6  ( 100.0 % )     0:00:25.6 /  0:00:25.4    1.0
[09/01 19:44:20    774s] ---------------------------------------------------------------------------------------------
[09/01 19:44:20    774s] 
[09/01 19:44:20    774s] End: GigaOpt Optimization in WNS mode
[09/01 19:44:20    774s] *** Timing NOT met, worst failing slack is -3.122
[09/01 19:44:20    774s] *** Check timing (0:00:00.0)
[09/01 19:44:20    774s] Deleting Lib Analyzer.
[09/01 19:44:20    774s] Begin: GigaOpt Optimization in TNS mode
[09/01 19:44:20    774s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:44:20    774s] ### Creating PhyDesignMc. totSessionCpu=0:12:54 mem=1691.9M
[09/01 19:44:20    774s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/01 19:44:20    774s] OPERPROF: Starting DPlace-Init at level 1, MEM:1691.9M
[09/01 19:44:20    774s] #spOpts: N=130 mergeVia=F 
[09/01 19:44:20    774s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1691.9M
[09/01 19:44:20    774s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:44:20    774s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.058, MEM:1691.9M
[09/01 19:44:20    774s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1691.9MB).
[09/01 19:44:20    774s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.114, MEM:1691.9M
[09/01 19:44:21    774s] TotalInstCnt at PhyDesignMc Initialization: 43,926
[09/01 19:44:21    774s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:55 mem=1691.9M
[09/01 19:44:21    774s] TotalInstCnt at PhyDesignMc Destruction: 43,926
[09/01 19:44:21    774s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[09/01 19:44:21    774s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:44:21    774s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:44:21    774s] *info: 48 skip_routing nets excluded.
[09/01 19:44:21    774s] Info: 48 io nets excluded
[09/01 19:44:21    774s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:44:21    774s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:44:21    774s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:54.8/0:18:59.7 (0.7), mem = 1691.9M
[09/01 19:44:21    774s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.13
[09/01 19:44:21    774s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:44:21    774s] ### Creating PhyDesignMc. totSessionCpu=0:12:55 mem=1691.9M
[09/01 19:44:21    774s] OPERPROF: Starting DPlace-Init at level 1, MEM:1691.9M
[09/01 19:44:21    774s] #spOpts: N=130 mergeVia=F 
[09/01 19:44:21    774s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1691.9M
[09/01 19:44:21    774s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:44:21    774s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.040, MEM:1691.9M
[09/01 19:44:21    774s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1691.9MB).
[09/01 19:44:21    774s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.096, MEM:1691.9M
[09/01 19:44:21    775s] TotalInstCnt at PhyDesignMc Initialization: 43,926
[09/01 19:44:21    775s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:55 mem=1691.9M
[09/01 19:44:21    775s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:44:21    775s] 
[09/01 19:44:21    775s] Creating Lib Analyzer ...
[09/01 19:44:21    775s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:44:21    775s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:44:21    775s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:44:21    775s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:44:21    775s] 
[09/01 19:44:21    775s] {RT default_rc_corner 0 4 4 0}
[09/01 19:44:22    775s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:56 mem=1694.0M
[09/01 19:44:22    775s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:56 mem=1694.0M
[09/01 19:44:22    775s] Creating Lib Analyzer, finished. 
[09/01 19:44:22    775s] 
[09/01 19:44:22    775s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:44:22    775s] ### Creating LA Mngr. totSessionCpu=0:12:56 mem=1694.0M
[09/01 19:44:22    775s] ### Creating LA Mngr, finished. totSessionCpu=0:12:56 mem=1694.0M
[09/01 19:44:23    777s] *info: 4 don't touch nets excluded
[09/01 19:44:23    777s] *info: 48 io nets excluded
[09/01 19:44:23    777s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:44:23    777s] *info: 243 clock nets excluded
[09/01 19:44:23    777s] *info: 2 special nets excluded.
[09/01 19:44:23    777s] *info: 48 skip_routing nets excluded.
[09/01 19:44:23    777s] *info: 32 multi-driver nets excluded.
[09/01 19:44:23    777s] *info: 1357 no-driver nets excluded.
[09/01 19:44:23    777s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:44:24    778s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.7
[09/01 19:44:24    778s] PathGroup :  in2out  TargetSlack : 0.0384 
[09/01 19:44:24    778s] PathGroup :  in2reg  TargetSlack : 0.0384 
[09/01 19:44:24    778s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[09/01 19:44:24    778s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[09/01 19:44:24    778s] PathGroup :  reg2out  TargetSlack : 0.0384 
[09/01 19:44:24    778s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[09/01 19:44:24    778s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.374 Density 61.25
[09/01 19:44:24    778s] Optimizer TNS Opt
[09/01 19:44:24    778s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.122 TNS -57.374; mem2reg* WNS 0.054 TNS 0.000; reg2mem* WNS 0.744 TNS 0.000; reg2reg* WNS 0.047 TNS 0.000; HEPG WNS 0.047 TNS 0.000; all paths WNS -3.122 TNS -57.374
[09/01 19:44:25    778s] 
[09/01 19:44:25    778s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1713.0M) ***
[09/01 19:44:25    778s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.122 TNS -57.374; mem2reg* WNS 0.054 TNS 0.000; reg2mem* WNS 0.744 TNS 0.000; reg2reg* WNS 0.047 TNS 0.000; HEPG WNS 0.047 TNS 0.000; all paths WNS -3.122 TNS -57.374
[09/01 19:44:25    778s] 
[09/01 19:44:25    778s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1713.0M) ***
[09/01 19:44:25    778s] 
[09/01 19:44:25    778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.7
[09/01 19:44:25    778s] TotalInstCnt at PhyDesignMc Destruction: 43,926
[09/01 19:44:25    778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.13
[09/01 19:44:25    778s] *** SetupOpt [finish] : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:12:58.6/0:19:03.4 (0.7), mem = 1694.0M
[09/01 19:44:25    778s] 
[09/01 19:44:25    778s] =============================================================================================
[09/01 19:44:25    778s]  Step TAT Report for TnsOpt #4
[09/01 19:44:25    778s] =============================================================================================
[09/01 19:44:25    778s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:44:25    778s] ---------------------------------------------------------------------------------------------
[09/01 19:44:25    778s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.3    1.0
[09/01 19:44:25    778s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   8.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:44:25    778s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:44:25    778s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   9.0 % )     0:00:00.3 /  0:00:00.4    1.1
[09/01 19:44:25    778s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.4 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:44:25    778s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:44:25    778s] [ TransformInit          ]      1   0:00:02.4  (  64.3 % )     0:00:02.4 /  0:00:02.4    1.0
[09/01 19:44:25    778s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:44:25    778s] [ MISC                   ]          0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.3    0.9
[09/01 19:44:25    778s] ---------------------------------------------------------------------------------------------
[09/01 19:44:25    778s]  TnsOpt #4 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.7    1.0
[09/01 19:44:25    778s] ---------------------------------------------------------------------------------------------
[09/01 19:44:25    778s] 
[09/01 19:44:25    778s] End: GigaOpt Optimization in TNS mode
[09/01 19:44:25    778s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/01 19:44:25    778s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:44:25    778s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:44:25    778s] *info: 48 skip_routing nets excluded.
[09/01 19:44:25    778s] Info: 48 io nets excluded
[09/01 19:44:25    778s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:44:25    778s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:44:25    778s] ### Creating LA Mngr. totSessionCpu=0:12:59 mem=1692.0M
[09/01 19:44:25    778s] ### Creating LA Mngr, finished. totSessionCpu=0:12:59 mem=1692.0M
[09/01 19:44:25    778s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:44:25    778s] ### Creating PhyDesignMc. totSessionCpu=0:12:59 mem=1711.0M
[09/01 19:44:25    778s] OPERPROF: Starting DPlace-Init at level 1, MEM:1711.0M
[09/01 19:44:25    778s] #spOpts: N=130 mergeVia=F 
[09/01 19:44:25    778s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1711.0M
[09/01 19:44:25    779s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:44:25    779s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.055, MEM:1711.0M
[09/01 19:44:25    779s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1711.0MB).
[09/01 19:44:25    779s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.109, MEM:1711.0M
[09/01 19:44:25    779s] TotalInstCnt at PhyDesignMc Initialization: 43,926
[09/01 19:44:25    779s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:59 mem=1711.0M
[09/01 19:44:25    779s] Begin: Area Reclaim Optimization
[09/01 19:44:25    779s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:59.3/0:19:04.1 (0.7), mem = 1711.0M
[09/01 19:44:25    779s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.14
[09/01 19:44:25    779s] 
[09/01 19:44:25    779s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/01 19:44:25    779s] ### Creating LA Mngr. totSessionCpu=0:12:59 mem=1711.0M
[09/01 19:44:25    779s] ### Creating LA Mngr, finished. totSessionCpu=0:12:59 mem=1711.0M
[09/01 19:44:26    779s] Usable buffer cells for single buffer setup transform:
[09/01 19:44:26    779s] sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 
[09/01 19:44:26    779s] Number of usable buffer cells above: 4
[09/01 19:44:26    780s] Reclaim Optimization WNS Slack -3.122  TNS Slack -57.374 Density 61.25
[09/01 19:44:26    780s] +----------+---------+--------+--------+------------+--------+
[09/01 19:44:26    780s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/01 19:44:26    780s] +----------+---------+--------+--------+------------+--------+
[09/01 19:44:26    780s] |    61.25%|        -|  -3.122| -57.374|   0:00:00.0| 1711.0M|
[09/01 19:44:29    783s] |    61.25%|        1|  -3.122| -57.374|   0:00:03.0| 1751.8M|
[09/01 19:44:29    783s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[09/01 19:44:29    783s] |    61.25%|        0|  -3.122| -57.374|   0:00:00.0| 1751.8M|
[09/01 19:44:42    796s] |    61.19%|       85|  -3.122| -57.371|   0:00:13.0| 1751.8M|
[09/01 19:44:50    803s] |    61.12%|      250|  -3.122| -57.371|   0:00:08.0| 1751.8M|
[09/01 19:44:50    803s] |    61.12%|        5|  -3.122| -57.371|   0:00:00.0| 1751.8M|
[09/01 19:44:50    804s] |    61.12%|        0|  -3.122| -57.371|   0:00:00.0| 1751.8M|
[09/01 19:44:50    804s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[09/01 19:44:51    804s] |    61.12%|        0|  -3.122| -57.371|   0:00:01.0| 1751.8M|
[09/01 19:44:51    804s] +----------+---------+--------+--------+------------+--------+
[09/01 19:44:51    804s] Reclaim Optimization End WNS Slack -3.122  TNS Slack -57.371 Density 61.12
[09/01 19:44:51    804s] 
[09/01 19:44:51    804s] ** Summary: Restruct = 1 Buffer Deletion = 67 Declone = 18 Resize = 168 **
[09/01 19:44:51    804s] --------------------------------------------------------------
[09/01 19:44:51    804s] |                                   | Total     | Sequential |
[09/01 19:44:51    804s] --------------------------------------------------------------
[09/01 19:44:51    804s] | Num insts resized                 |     166  |       0    |
[09/01 19:44:51    804s] | Num insts undone                  |      87  |       0    |
[09/01 19:44:51    804s] | Num insts Downsized               |     166  |       0    |
[09/01 19:44:51    804s] | Num insts Samesized               |       0  |       0    |
[09/01 19:44:51    804s] | Num insts Upsized                 |       0  |       0    |
[09/01 19:44:51    804s] | Num multiple commits+uncommits    |       2  |       -    |
[09/01 19:44:51    804s] --------------------------------------------------------------
[09/01 19:44:51    804s] End: Core Area Reclaim Optimization (cpu = 0:00:25.0) (real = 0:00:26.0) **
[09/01 19:44:51    804s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1751.8M
[09/01 19:44:51    804s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1751.8M
[09/01 19:44:51    804s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1751.8M
[09/01 19:44:51    804s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.057, REAL:0.058, MEM:1751.8M
[09/01 19:44:51    804s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.107, REAL:0.108, MEM:1751.8M
[09/01 19:44:51    804s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.108, REAL:0.108, MEM:1751.8M
[09/01 19:44:51    804s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.15
[09/01 19:44:51    804s] OPERPROF: Starting RefinePlace at level 1, MEM:1751.8M
[09/01 19:44:51    804s] *** Starting refinePlace (0:13:25 mem=1751.8M) ***
[09/01 19:44:51    804s] Total net bbox length = 1.809e+06 (8.948e+05 9.145e+05) (ext = 3.890e+04)
[09/01 19:44:51    804s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:44:51    804s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1751.8M
[09/01 19:44:51    804s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.003, MEM:1751.8M
[09/01 19:44:51    804s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1751.8M
[09/01 19:44:51    804s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1751.8M
[09/01 19:44:51    804s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1751.8M
[09/01 19:44:51    804s] Starting refinePlace ...
[09/01 19:44:51    804s] 
[09/01 19:44:51    804s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:44:52    805s] Move report: legalization moves 2 insts, mean move: 2.85 um, max move: 3.78 um
[09/01 19:44:52    805s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_setupFE_RC_18482_0): (1287.36, 899.88) --> (1287.36, 896.10)
[09/01 19:44:52    805s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=1754.9MB) @(0:13:25 - 0:13:26).
[09/01 19:44:52    805s] Move report: Detail placement moves 2 insts, mean move: 2.85 um, max move: 3.78 um
[09/01 19:44:52    805s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_setupFE_RC_18482_0): (1287.36, 899.88) --> (1287.36, 896.10)
[09/01 19:44:52    805s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1754.9MB
[09/01 19:44:52    805s] Statistics of distance of Instance movement in refine placement:
[09/01 19:44:52    805s]   maximum (X+Y) =         3.78 um
[09/01 19:44:52    805s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_setupFE_RC_18482_0) with max move: (1287.36, 899.88) -> (1287.36, 896.1)
[09/01 19:44:52    805s]   mean    (X+Y) =         2.85 um
[09/01 19:44:52    805s] Total instances flipped for legalization: 5
[09/01 19:44:52    805s] Summary Report:
[09/01 19:44:52    805s] Instances move: 2 (out of 43623 movable)
[09/01 19:44:52    805s] Instances flipped: 5
[09/01 19:44:52    805s] Mean displacement: 2.85 um
[09/01 19:44:52    805s] Max displacement: 3.78 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_setupFE_RC_18482_0) (1287.36, 899.88) -> (1287.36, 896.1)
[09/01 19:44:52    805s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_1
[09/01 19:44:52    805s] Total instances moved : 2
[09/01 19:44:52    805s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.305, REAL:1.291, MEM:1754.9M
[09/01 19:44:52    805s] Total net bbox length = 1.809e+06 (8.948e+05 9.145e+05) (ext = 3.890e+04)
[09/01 19:44:52    805s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1754.9MB
[09/01 19:44:52    805s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=1754.9MB) @(0:13:25 - 0:13:26).
[09/01 19:44:52    805s] *** Finished refinePlace (0:13:26 mem=1754.9M) ***
[09/01 19:44:52    805s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.15
[09/01 19:44:52    805s] OPERPROF: Finished RefinePlace at level 1, CPU:1.427, REAL:1.413, MEM:1754.9M
[09/01 19:44:53    806s] *** maximum move = 3.78 um ***
[09/01 19:44:53    806s] *** Finished re-routing un-routed nets (1754.9M) ***
[09/01 19:44:53    806s] OPERPROF: Starting DPlace-Init at level 1, MEM:1754.9M
[09/01 19:44:53    806s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1754.9M
[09/01 19:44:53    806s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:1754.9M
[09/01 19:44:53    806s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.098, MEM:1754.9M
[09/01 19:44:53    806s] 
[09/01 19:44:53    806s] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1754.9M) ***
[09/01 19:44:53    806s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.14
[09/01 19:44:53    806s] *** AreaOpt [finish] : cpu/real = 0:00:27.5/0:00:27.7 (1.0), totSession cpu/real = 0:13:26.7/0:19:31.8 (0.7), mem = 1754.9M
[09/01 19:44:53    806s] 
[09/01 19:44:53    806s] =============================================================================================
[09/01 19:44:53    806s]  Step TAT Report for AreaOpt #2
[09/01 19:44:53    806s] =============================================================================================
[09/01 19:44:53    806s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:44:53    806s] ---------------------------------------------------------------------------------------------
[09/01 19:44:53    806s] [ RefinePlace            ]      1   0:00:02.5  (   8.9 % )     0:00:02.5 /  0:00:02.5    1.0
[09/01 19:44:53    806s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:44:53    806s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:44:53    806s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/01 19:44:53    806s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:44:53    806s] [ OptSingleIteration     ]      7   0:00:00.4  (   1.4 % )     0:00:23.5 /  0:00:23.3    1.0
[09/01 19:44:53    806s] [ OptGetWeight           ]    606   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/01 19:44:53    806s] [ OptEval                ]    606   0:00:16.7  (  60.3 % )     0:00:16.7 /  0:00:16.6    1.0
[09/01 19:44:53    806s] [ OptCommit              ]    606   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:44:53    806s] [ IncrTimingUpdate       ]    153   0:00:05.4  (  19.6 % )     0:00:05.4 /  0:00:05.3    1.0
[09/01 19:44:53    806s] [ PostCommitDelayCalc    ]    636   0:00:00.8  (   2.9 % )     0:00:00.8 /  0:00:00.9    1.1
[09/01 19:44:53    806s] [ MISC                   ]          0:00:01.4  (   5.0 % )     0:00:01.4 /  0:00:01.3    1.0
[09/01 19:44:53    806s] ---------------------------------------------------------------------------------------------
[09/01 19:44:53    806s]  AreaOpt #2 TOTAL                   0:00:27.7  ( 100.0 % )     0:00:27.7 /  0:00:27.5    1.0
[09/01 19:44:53    806s] ---------------------------------------------------------------------------------------------
[09/01 19:44:53    806s] 
[09/01 19:44:53    806s] TotalInstCnt at PhyDesignMc Destruction: 43,839
[09/01 19:44:53    806s] End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:28, mem=1692.81M, totSessionCpu=0:13:27).
[09/01 19:44:53    807s] All LLGs are deleted
[09/01 19:44:53    807s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1692.8M
[09/01 19:44:53    807s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:1692.8M
[09/01 19:44:53    807s] ### Creating LA Mngr. totSessionCpu=0:13:27 mem=1692.8M
[09/01 19:44:53    807s] ### Creating LA Mngr, finished. totSessionCpu=0:13:27 mem=1692.8M
[09/01 19:44:53    807s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1692.81 MB )
[09/01 19:44:53    807s] (I)       Started Loading and Dumping File ( Curr Mem: 1692.81 MB )
[09/01 19:44:53    807s] (I)       Reading DB...
[09/01 19:44:53    807s] (I)       Read data from FE... (mem=1692.8M)
[09/01 19:44:53    807s] (I)       Read nodes and places... (mem=1692.8M)
[09/01 19:44:53    807s] (I)       Done Read nodes and places (cpu=0.063s, mem=1708.8M)
[09/01 19:44:53    807s] (I)       Read nets... (mem=1708.8M)
[09/01 19:44:54    807s] (I)       Done Read nets (cpu=0.161s, mem=1728.2M)
[09/01 19:44:54    807s] (I)       Done Read data from FE (cpu=0.223s, mem=1728.2M)
[09/01 19:44:54    807s] (I)       before initializing RouteDB syMemory usage = 1728.2 MB
[09/01 19:44:54    807s] (I)       == Non-default Options ==
[09/01 19:44:54    807s] (I)       Maximum routing layer                              : 4
[09/01 19:44:54    807s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:44:54    807s] (I)       Use row-based GCell size
[09/01 19:44:54    807s] (I)       GCell unit size  : 3780
[09/01 19:44:54    807s] (I)       GCell multiplier : 1
[09/01 19:44:54    807s] (I)       build grid graph
[09/01 19:44:54    807s] (I)       build grid graph start
[09/01 19:44:54    807s] [NR-eGR] Track table information for default rule: 
[09/01 19:44:54    807s] [NR-eGR] Metal1 has no routable track
[09/01 19:44:54    807s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:44:54    807s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:44:54    807s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:44:54    807s] (I)       build grid graph end
[09/01 19:44:54    807s] (I)       ===========================================================================
[09/01 19:44:54    807s] (I)       == Report All Rule Vias ==
[09/01 19:44:54    807s] (I)       ===========================================================================
[09/01 19:44:54    807s] (I)        Via Rule : (Default)
[09/01 19:44:54    807s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:44:54    807s] (I)       ---------------------------------------------------------------------------
[09/01 19:44:54    807s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:44:54    807s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:44:54    807s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:44:54    807s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:44:54    807s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:44:54    807s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:44:54    807s] (I)       ===========================================================================
[09/01 19:44:54    807s] (I)        Via Rule : ndr_1w2s
[09/01 19:44:54    807s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:44:54    807s] (I)       ---------------------------------------------------------------------------
[09/01 19:44:54    807s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:44:54    807s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:44:54    807s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:44:54    807s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:44:54    807s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:44:54    807s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:44:54    807s] (I)       ===========================================================================
[09/01 19:44:54    807s] (I)        Via Rule : ndr_3w3s
[09/01 19:44:54    807s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:44:54    807s] (I)       ---------------------------------------------------------------------------
[09/01 19:44:54    807s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:44:54    807s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:44:54    807s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:44:54    807s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:44:54    807s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:44:54    807s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:44:54    807s] (I)       ===========================================================================
[09/01 19:44:54    807s] (I)        Via Rule : ndr_2w2s
[09/01 19:44:54    807s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:44:54    807s] (I)       ---------------------------------------------------------------------------
[09/01 19:44:54    807s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:44:54    807s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:44:54    807s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:44:54    807s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:44:54    807s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:44:54    807s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:44:54    807s] (I)       ===========================================================================
[09/01 19:44:54    807s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1728.25 MB )
[09/01 19:44:54    807s] (I)       Num PG vias on layer 2 : 0
[09/01 19:44:54    807s] (I)       Num PG vias on layer 3 : 0
[09/01 19:44:54    807s] (I)       Num PG vias on layer 4 : 0
[09/01 19:44:54    807s] [NR-eGR] Read 74663 PG shapes
[09/01 19:44:54    807s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1728.25 MB )
[09/01 19:44:54    807s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:44:54    807s] [NR-eGR] #Instance Blockages : 7052
[09/01 19:44:54    807s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:44:54    807s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:44:54    807s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:44:54    807s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:44:54    807s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:44:54    807s] (I)       readDataFromPlaceDB
[09/01 19:44:54    807s] (I)       Read net information..
[09/01 19:44:54    807s] [NR-eGR] Read numTotalNets=44497  numIgnoredNets=264
[09/01 19:44:54    807s] (I)       Read testcase time = 0.019 seconds
[09/01 19:44:54    807s] 
[09/01 19:44:54    807s] (I)       early_global_route_priority property id does not exist.
[09/01 19:44:54    807s] (I)       Start initializing grid graph
[09/01 19:44:54    807s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:44:54    807s] (I)       End initializing grid graph
[09/01 19:44:54    807s] (I)       Model blockages into capacity
[09/01 19:44:54    807s] (I)       Read Num Blocks=103645  Num Prerouted Wires=16865  Num CS=0
[09/01 19:44:54    807s] (I)       Started Modeling ( Curr Mem: 1738.04 MB )
[09/01 19:44:54    807s] (I)       Layer 1 (H) : #blockages 66284 : #preroutes 12225
[09/01 19:44:54    807s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:44:54    807s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:44:54    807s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1738.04 MB )
[09/01 19:44:54    807s] (I)       -- layer congestion ratio --
[09/01 19:44:54    807s] (I)       Layer 1 : 0.100000
[09/01 19:44:54    807s] (I)       Layer 2 : 0.700000
[09/01 19:44:54    807s] (I)       Layer 3 : 0.700000
[09/01 19:44:54    807s] (I)       Layer 4 : 0.700000
[09/01 19:44:54    807s] (I)       ----------------------------
[09/01 19:44:54    807s] (I)       Number of ignored nets = 264
[09/01 19:44:54    807s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:44:54    807s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:44:54    807s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:44:54    807s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:44:54    807s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:44:54    807s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:44:54    807s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:44:54    807s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:44:54    807s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:44:54    807s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:44:54    807s] (I)       Before initializing Early Global Route syMemory usage = 1738.0 MB
[09/01 19:44:54    807s] (I)       Ndr track 0 does not exist
[09/01 19:44:54    807s] (I)       Ndr track 0 does not exist
[09/01 19:44:54    807s] (I)       Ndr track 0 does not exist
[09/01 19:44:54    807s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:44:54    807s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:44:54    807s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:44:54    807s] (I)       Site width          :   480  (dbu)
[09/01 19:44:54    807s] (I)       Row height          :  3780  (dbu)
[09/01 19:44:54    807s] (I)       GCell width         :  3780  (dbu)
[09/01 19:44:54    807s] (I)       GCell height        :  3780  (dbu)
[09/01 19:44:54    807s] (I)       Grid                :   487   487     4
[09/01 19:44:54    807s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:44:54    807s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:44:54    807s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:44:54    807s] (I)       Default wire width  :   160   200   200   200
[09/01 19:44:54    807s] (I)       Default wire space  :   180   210   210   210
[09/01 19:44:54    807s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:44:54    807s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:44:54    807s] (I)       First track coord   :     0   240   480   240
[09/01 19:44:54    807s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:44:54    807s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:44:54    807s] (I)       Num of masks        :     1     1     1     1
[09/01 19:44:54    807s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:44:54    807s] (I)       --------------------------------------------------------
[09/01 19:44:54    807s] 
[09/01 19:44:54    807s] [NR-eGR] ============ Routing rule table ============
[09/01 19:44:54    807s] [NR-eGR] Rule id: 0  Nets: 44208 
[09/01 19:44:54    807s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:44:54    807s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:44:54    807s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:44:54    807s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:44:54    807s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:44:54    807s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:44:54    807s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:44:54    807s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:44:54    807s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:44:54    807s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:44:54    807s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:44:54    807s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:44:54    807s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:44:54    807s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:44:54    807s] [NR-eGR] ========================================
[09/01 19:44:54    807s] [NR-eGR] 
[09/01 19:44:54    807s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:44:54    807s] (I)       blocked tracks on layer2 : = 875229 / 2133547 (41.02%)
[09/01 19:44:54    807s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:44:54    807s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:44:54    807s] (I)       After initializing Early Global Route syMemory usage = 1747.5 MB
[09/01 19:44:54    807s] (I)       Finished Loading and Dumping File ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Reset routing kernel
[09/01 19:44:54    807s] (I)       Started Global Routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       ============= Initialization =============
[09/01 19:44:54    807s] (I)       totalPins=139949  totalGlobalPin=132876 (94.95%)
[09/01 19:44:54    807s] (I)       Started Net group 1 ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Build MST ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Generate topology with single threads
[09/01 19:44:54    807s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:44:54    807s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:44:54    807s] (I)       
[09/01 19:44:54    807s] (I)       ============  Phase 1a Route ============
[09/01 19:44:54    807s] (I)       Started Phase 1a ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Pattern routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:44:54    807s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:44:54    807s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       
[09/01 19:44:54    807s] (I)       ============  Phase 1b Route ============
[09/01 19:44:54    807s] (I)       Started Phase 1b ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Monotonic routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:44:54    807s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:44:54    807s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       
[09/01 19:44:54    807s] (I)       ============  Phase 1c Route ============
[09/01 19:44:54    807s] (I)       Started Phase 1c ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Two level routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Level2 Grid: 98 x 98
[09/01 19:44:54    807s] (I)       Started Two Level Routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:44:54    807s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       
[09/01 19:44:54    807s] (I)       ============  Phase 1d Route ============
[09/01 19:44:54    807s] (I)       Started Phase 1d ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Detoured routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:44:54    807s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       
[09/01 19:44:54    807s] (I)       ============  Phase 1e Route ============
[09/01 19:44:54    807s] (I)       Started Phase 1e ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Route legalization ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:44:54    807s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:44:54    807s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Layer assignment ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Running layer assignment with 1 threads
[09/01 19:44:54    807s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Net group 2 ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Build MST ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Generate topology with single threads
[09/01 19:44:54    807s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       total 2D Cap : 3730855 = (2634093 H, 1096762 V)
[09/01 19:44:54    807s] [NR-eGR] Layer group 2: route 44208 net(s) in layer range [2, 4]
[09/01 19:44:54    807s] (I)       
[09/01 19:44:54    807s] (I)       ============  Phase 1a Route ============
[09/01 19:44:54    807s] (I)       Started Phase 1a ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Pattern routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Pattern routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 232
[09/01 19:44:54    807s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Usage: 518122 = (268900 H, 249222 V) = (10.21% H, 22.72% V) = (1.016e+06um H, 9.421e+05um V)
[09/01 19:44:54    807s] (I)       Finished Phase 1a ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       
[09/01 19:44:54    807s] (I)       ============  Phase 1b Route ============
[09/01 19:44:54    807s] (I)       Started Phase 1b ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Monotonic routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Finished Monotonic routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Usage: 519223 = (269569 H, 249654 V) = (10.23% H, 22.76% V) = (1.019e+06um H, 9.437e+05um V)
[09/01 19:44:54    807s] (I)       Overflow of layer group 2: 0.78% H + 4.54% V. EstWL: 1.962663e+06um
[09/01 19:44:54    807s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       
[09/01 19:44:54    807s] (I)       ============  Phase 1c Route ============
[09/01 19:44:54    807s] (I)       Started Phase 1c ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Started Two level routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    807s] (I)       Level2 Grid: 98 x 98
[09/01 19:44:54    807s] (I)       Started Two Level Routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Usage: 525163 = (274845 H, 250318 V) = (10.43% H, 22.82% V) = (1.039e+06um H, 9.462e+05um V)
[09/01 19:44:54    808s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       
[09/01 19:44:54    808s] (I)       ============  Phase 1d Route ============
[09/01 19:44:54    808s] (I)       Started Phase 1d ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Started Detoured routing ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Usage: 525163 = (274845 H, 250318 V) = (10.43% H, 22.82% V) = (1.039e+06um H, 9.462e+05um V)
[09/01 19:44:54    808s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       
[09/01 19:44:54    808s] (I)       ============  Phase 1e Route ============
[09/01 19:44:54    808s] (I)       Started Phase 1e ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Started Route legalization ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Usage: 525163 = (274845 H, 250318 V) = (10.43% H, 22.82% V) = (1.039e+06um H, 9.462e+05um V)
[09/01 19:44:54    808s] [NR-eGR] Early Global Route overflow of layer group 2: 0.22% H + 3.94% V. EstWL: 1.985116e+06um
[09/01 19:44:54    808s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:54    808s] (I)       Started Layer assignment ( Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       Current Layer assignment [Initialization] ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       Running layer assignment with 1 threads
[09/01 19:44:55    808s] (I)       Finished Layer assignment ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       Finished Net group 2 ( CPU: 0.84 sec, Real: 0.85 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       
[09/01 19:44:55    808s] (I)       ============  Phase 1l Route ============
[09/01 19:44:55    808s] (I)       Started Phase 1l ( Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       
[09/01 19:44:55    808s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:44:55    808s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:44:55    808s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:44:55    808s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[09/01 19:44:55    808s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:44:55    808s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:44:55    808s] [NR-eGR]  Metal2  (2)       382( 0.24%)        34( 0.02%)         3( 0.00%)   ( 0.26%) 
[09/01 19:44:55    808s] [NR-eGR]  Metal3  (3)      5507( 3.42%)       154( 0.10%)         0( 0.00%)   ( 3.51%) 
[09/01 19:44:55    808s] [NR-eGR]  Metal4  (4)        83( 0.05%)         1( 0.00%)         0( 0.00%)   ( 0.05%) 
[09/01 19:44:55    808s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:44:55    808s] [NR-eGR] Total             5972( 1.23%)       189( 0.04%)         3( 0.00%)   ( 1.27%) 
[09/01 19:44:55    808s] [NR-eGR] 
[09/01 19:44:55    808s] (I)       Finished Global Routing ( CPU: 0.90 sec, Real: 0.91 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       total 2D Cap : 3750832 = (2652444 H, 1098388 V)
[09/01 19:44:55    808s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.52% V
[09/01 19:44:55    808s] [NR-eGR] Overflow after Early Global Route 0.16% H + 4.29% V
[09/01 19:44:55    808s] (I)       ============= track Assignment ============
[09/01 19:44:55    808s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       Started Track Assignment ( Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[09/01 19:44:55    808s] (I)       Running track assignment with 1 threads
[09/01 19:44:55    808s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:55    808s] (I)       Run Multi-thread track assignment
[09/01 19:44:55    809s] (I)       Finished Track Assignment ( CPU: 0.52 sec, Real: 0.53 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:55    809s] [NR-eGR] Started Export DB wires ( Curr Mem: 1747.54 MB )
[09/01 19:44:55    809s] [NR-eGR] Started Export all nets ( Curr Mem: 1747.54 MB )
[09/01 19:44:56    809s] [NR-eGR] Finished Export all nets ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:56    809s] [NR-eGR] Started Set wire vias ( Curr Mem: 1747.54 MB )
[09/01 19:44:56    809s] [NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:56    809s] [NR-eGR] Finished Export DB wires ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1747.54 MB )
[09/01 19:44:56    809s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:44:56    809s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 139505
[09/01 19:44:56    809s] [NR-eGR] Metal2  (2H) length: 6.708797e+05um, number of vias: 215993
[09/01 19:44:56    809s] [NR-eGR] Metal3  (3V) length: 1.011700e+06um, number of vias: 20591
[09/01 19:44:56    809s] [NR-eGR] Metal4  (4H) length: 4.672575e+05um, number of vias: 0
[09/01 19:44:56    809s] [NR-eGR] Total length: 2.149838e+06um, number of vias: 376089
[09/01 19:44:56    809s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:44:56    809s] [NR-eGR] Total eGR-routed clock nets wire length: 2.158800e+02um 
[09/01 19:44:56    809s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:44:56    809s] Saved RC grid cleaned up.
[09/01 19:44:56    809s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.63 sec, Real: 2.64 sec, Curr Mem: 1724.46 MB )
[09/01 19:44:56    809s] Extraction called for design 'croc_chip' of instances=52009 and nets=50683 using extraction engine 'preRoute' .
[09/01 19:44:56    809s] PreRoute RC Extraction called for design croc_chip.
[09/01 19:44:56    809s] RC Extraction called in multi-corner(1) mode.
[09/01 19:44:56    809s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/01 19:44:56    809s] Type 'man IMPEXT-6197' for more detail.
[09/01 19:44:56    809s] RCMode: PreRoute
[09/01 19:44:56    809s]       RC Corner Indexes            0   
[09/01 19:44:56    809s] Capacitance Scaling Factor   : 1.00000 
[09/01 19:44:56    809s] Resistance Scaling Factor    : 1.00000 
[09/01 19:44:56    809s] Clock Cap. Scaling Factor    : 1.00000 
[09/01 19:44:56    809s] Clock Res. Scaling Factor    : 1.00000 
[09/01 19:44:56    809s] Shrink Factor                : 1.00000
[09/01 19:44:56    809s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/01 19:44:56    809s] LayerId::1 widthSet size::1
[09/01 19:44:56    809s] LayerId::2 widthSet size::3
[09/01 19:44:56    809s] LayerId::3 widthSet size::3
[09/01 19:44:56    809s] LayerId::4 widthSet size::3
[09/01 19:44:56    809s] LayerId::5 widthSet size::3
[09/01 19:44:56    809s] LayerId::6 widthSet size::1
[09/01 19:44:56    809s] LayerId::7 widthSet size::1
[09/01 19:44:56    809s] Updating RC grid for preRoute extraction ...
[09/01 19:44:56    809s] Initializing multi-corner resistance tables ...
[09/01 19:44:56    809s] {RT default_rc_corner 0 4 4 0}
[09/01 19:44:56    809s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304782 ; uaWl: 1.000000 ; uaWlH: 0.216636 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:44:57    810s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1724.461M)
[09/01 19:44:58    811s] Compute RC Scale Done ...
[09/01 19:44:58    811s] OPERPROF: Starting HotSpotCal at level 1, MEM:1724.5M
[09/01 19:44:58    811s] [hotspot] +------------+---------------+---------------+
[09/01 19:44:58    811s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:44:58    811s] [hotspot] +------------+---------------+---------------+
[09/01 19:44:58    811s] [hotspot] | normalized |         76.26 |        158.16 |
[09/01 19:44:58    811s] [hotspot] +------------+---------------+---------------+
[09/01 19:44:58    811s] Local HotSpot Analysis: normalized max congestion hotspot area = 76.26, normalized total congestion hotspot area = 158.16 (area is in unit of 4 std-cell row bins)
[09/01 19:44:58    811s] [hotspot] max/total 76.26/158.16, big hotspot (>10) total 82.82
[09/01 19:44:58    811s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:44:58    811s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:44:58    811s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:44:58    811s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:44:58    811s] [hotspot] |  1  |   544.56   514.32   665.52   726.00 |       71.15   |
[09/01 19:44:58    811s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:44:58    811s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        7.21   |
[09/01 19:44:58    811s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:44:58    811s] [hotspot] |  3  |   574.80   453.84   635.28   514.32 |        4.85   |
[09/01 19:44:58    811s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:44:58    811s] [hotspot] |  4  |   998.16   937.68  1058.64   998.16 |        4.26   |
[09/01 19:44:58    811s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:44:58    811s] [hotspot] |  5  |   998.16  1330.80  1058.64  1391.28 |        4.20   |
[09/01 19:44:58    811s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:44:58    811s] Top 5 hotspots total area: 91.67
[09/01 19:44:58    811s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.015, MEM:1724.5M
[09/01 19:44:58    811s] #################################################################################
[09/01 19:44:58    811s] # Design Stage: PreRoute
[09/01 19:44:58    811s] # Design Name: croc_chip
[09/01 19:44:58    811s] # Design Mode: 130nm
[09/01 19:44:58    811s] # Analysis Mode: MMMC OCV 
[09/01 19:44:58    811s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:44:58    811s] # Signoff Settings: SI Off 
[09/01 19:44:58    811s] #################################################################################
[09/01 19:45:00    813s] Calculate early delays in OCV mode...
[09/01 19:45:00    813s] Calculate late delays in OCV mode...
[09/01 19:45:00    813s] Topological Sorting (REAL = 0:00:00.0, MEM = 1722.5M, InitMEM = 1722.5M)
[09/01 19:45:00    813s] Start delay calculation (fullDC) (1 T). (MEM=1722.46)
[09/01 19:45:00    813s] End AAE Lib Interpolated Model. (MEM=1747.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:45:09    822s] Total number of fetched objects 49358
[09/01 19:45:09    822s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/01 19:45:09    822s] End delay calculation. (MEM=1735.36 CPU=0:00:07.5 REAL=0:00:08.0)
[09/01 19:45:09    822s] End delay calculation (fullDC). (MEM=1735.36 CPU=0:00:09.1 REAL=0:00:09.0)
[09/01 19:45:09    822s] *** CDM Built up (cpu=0:00:10.6  real=0:00:11.0  mem= 1735.4M) ***
[09/01 19:45:11    824s] GigaOpt: Skipping postEco DRV optimization
[09/01 19:45:12    825s] GigaOpt: WNS changes after routing: -0.112 -> -0.127 (bump = 0.015)
[09/01 19:45:12    825s] GigaOpt: WNS bump threshold: -38.4
[09/01 19:45:12    825s] Begin: GigaOpt postEco optimization
[09/01 19:45:12    825s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[09/01 19:45:12    825s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:45:12    825s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:45:12    825s] *info: 48 skip_routing nets excluded.
[09/01 19:45:12    825s] Info: 48 io nets excluded
[09/01 19:45:12    825s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:45:12    825s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:45:12    825s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:45.8/0:19:51.0 (0.7), mem = 1735.4M
[09/01 19:45:12    825s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.15
[09/01 19:45:12    825s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:45:12    825s] ### Creating PhyDesignMc. totSessionCpu=0:13:46 mem=1735.4M
[09/01 19:45:12    825s] OPERPROF: Starting DPlace-Init at level 1, MEM:1735.4M
[09/01 19:45:12    825s] #spOpts: N=130 mergeVia=F 
[09/01 19:45:12    825s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1735.4M
[09/01 19:45:12    825s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1735.4M
[09/01 19:45:12    825s] Core basic site is CoreSite
[09/01 19:45:12    825s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:45:12    826s] Fast DP-INIT is on for default
[09/01 19:45:12    826s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:45:12    826s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.185, REAL:0.050, MEM:1767.4M
[09/01 19:45:12    826s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.216, REAL:0.082, MEM:1767.4M
[09/01 19:45:12    826s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1767.4MB).
[09/01 19:45:12    826s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.156, MEM:1767.4M
[09/01 19:45:13    826s] TotalInstCnt at PhyDesignMc Initialization: 43,839
[09/01 19:45:13    826s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:46 mem=1767.4M
[09/01 19:45:13    826s] 
[09/01 19:45:13    826s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:45:13    826s] ### Creating LA Mngr. totSessionCpu=0:13:47 mem=1767.4M
[09/01 19:45:13    826s] ### Creating LA Mngr, finished. totSessionCpu=0:13:47 mem=1767.4M
[09/01 19:45:16    829s] *info: 4 don't touch nets excluded
[09/01 19:45:16    829s] *info: 48 io nets excluded
[09/01 19:45:16    829s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:45:16    829s] *info: 243 clock nets excluded
[09/01 19:45:16    829s] *info: 2 special nets excluded.
[09/01 19:45:16    829s] *info: 48 skip_routing nets excluded.
[09/01 19:45:16    829s] *info: 32 multi-driver nets excluded.
[09/01 19:45:16    829s] *info: 1357 no-driver nets excluded.
[09/01 19:45:16    829s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:45:17    830s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.8
[09/01 19:45:17    830s] PathGroup :  in2out  TargetSlack : 0 
[09/01 19:45:17    830s] PathGroup :  in2reg  TargetSlack : 0 
[09/01 19:45:17    830s] PathGroup :  mem2reg  TargetSlack : 0 
[09/01 19:45:17    830s] PathGroup :  reg2mem  TargetSlack : 0 
[09/01 19:45:17    830s] PathGroup :  reg2out  TargetSlack : 0 
[09/01 19:45:17    830s] PathGroup :  reg2reg  TargetSlack : 0 
[09/01 19:45:17    830s] ** GigaOpt Optimizer WNS Slack -3.133 TNS Slack -59.619 Density 61.12
[09/01 19:45:17    830s] Optimizer WNS Pass 0
[09/01 19:45:17    830s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.133 TNS -57.382; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.646 TNS 0.000; reg2reg* WNS -0.046 TNS -2.237; HEPG WNS -0.046 TNS -2.237; all paths WNS -3.133 TNS -59.619
[09/01 19:45:17    831s] Active Path Group: mem2reg reg2mem reg2reg  
[09/01 19:45:17    831s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:17    831s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:45:17    831s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:17    831s] |  -0.046|   -3.133|  -2.237|  -59.619|    61.12%|   0:00:00.0| 1786.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/01 19:45:17    831s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_56__reg/D           |
[09/01 19:45:18    832s] |  -0.018|   -3.133|  -0.133|  -57.515|    61.12%|   0:00:01.0| 1786.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/01 19:45:18    832s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_56__reg/D           |
[09/01 19:45:19    832s] |  -0.001|   -3.133|  -0.001|  -57.382|    61.12%|   0:00:01.0| 1786.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/01 19:45:19    832s] |        |         |        |         |          |            |        |            |         | 89__reg/D                                          |
[09/01 19:45:19    832s] |   0.000|   -3.133|   0.000|  -57.382|    61.13%|   0:00:00.0| 1786.4M|          NA|       NA| NA                                                 |
[09/01 19:45:19    832s] |   0.000|   -3.133|   0.000|  -57.382|    61.13%|   0:00:00.0| 1786.4M|func_view_wc|       NA| NA                                                 |
[09/01 19:45:19    832s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:19    832s] 
[09/01 19:45:19    832s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1786.4M) ***
[09/01 19:45:19    832s] Active Path Group: in2out in2reg reg2out default 
[09/01 19:45:19    833s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:19    833s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:45:19    833s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:19    833s] |  -3.133|   -3.133| -57.382|  -57.382|    61.13%|   0:00:00.0| 1786.4M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:45:20    833s] |  -3.123|   -3.123| -57.372|  -57.372|    61.13%|   0:00:01.0| 1794.4M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:45:20    833s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:20    833s] 
[09/01 19:45:20    833s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1794.4M) ***
[09/01 19:45:20    833s] 
[09/01 19:45:20    833s] *** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=1794.4M) ***
[09/01 19:45:20    833s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.123 TNS -57.372; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.695 TNS 0.000; reg2reg* WNS 0.000 TNS 0.000; HEPG WNS 0.000 TNS 0.000; all paths WNS -3.123 TNS -57.372
[09/01 19:45:20    833s] ** GigaOpt Optimizer WNS Slack -3.123 TNS Slack -57.372 Density 61.13
[09/01 19:45:20    833s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.6
[09/01 19:45:20    834s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1794.4M
[09/01 19:45:20    834s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1794.4M
[09/01 19:45:20    834s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1794.4M
[09/01 19:45:20    834s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.060, MEM:1794.4M
[09/01 19:45:20    834s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.110, MEM:1794.4M
[09/01 19:45:20    834s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.111, MEM:1794.4M
[09/01 19:45:20    834s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.16
[09/01 19:45:20    834s] OPERPROF: Starting RefinePlace at level 1, MEM:1794.4M
[09/01 19:45:20    834s] *** Starting refinePlace (0:13:54 mem=1794.4M) ***
[09/01 19:45:20    834s] Total net bbox length = 1.810e+06 (8.948e+05 9.147e+05) (ext = 3.890e+04)
[09/01 19:45:21    834s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:45:21    834s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1794.4M
[09/01 19:45:21    834s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1794.4M
[09/01 19:45:21    834s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1794.4M
[09/01 19:45:21    834s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:1794.4M
[09/01 19:45:21    834s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1794.4M
[09/01 19:45:21    834s] Starting refinePlace ...
[09/01 19:45:21    834s] 
[09/01 19:45:21    834s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:45:22    835s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:45:22    835s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=1794.4MB) @(0:13:54 - 0:13:56).
[09/01 19:45:22    835s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:45:22    835s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1794.4MB
[09/01 19:45:22    835s] Statistics of distance of Instance movement in refine placement:
[09/01 19:45:22    835s]   maximum (X+Y) =         0.00 um
[09/01 19:45:22    835s]   mean    (X+Y) =         0.00 um
[09/01 19:45:22    835s] Summary Report:
[09/01 19:45:22    835s] Instances move: 0 (out of 43631 movable)
[09/01 19:45:22    835s] Instances flipped: 0
[09/01 19:45:22    835s] Mean displacement: 0.00 um
[09/01 19:45:22    835s] Max displacement: 0.00 um 
[09/01 19:45:22    835s] Total instances moved : 0
[09/01 19:45:22    835s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.418, REAL:1.406, MEM:1794.4M
[09/01 19:45:22    835s] Total net bbox length = 1.810e+06 (8.948e+05 9.147e+05) (ext = 3.890e+04)
[09/01 19:45:22    835s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1794.4MB
[09/01 19:45:22    835s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=1794.4MB) @(0:13:54 - 0:13:56).
[09/01 19:45:22    835s] *** Finished refinePlace (0:13:56 mem=1794.4M) ***
[09/01 19:45:22    835s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.16
[09/01 19:45:22    835s] OPERPROF: Finished RefinePlace at level 1, CPU:1.536, REAL:1.525, MEM:1794.4M
[09/01 19:45:22    836s] *** maximum move = 0.00 um ***
[09/01 19:45:22    836s] *** Finished re-routing un-routed nets (1794.4M) ***
[09/01 19:45:22    836s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.4M
[09/01 19:45:22    836s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.4M
[09/01 19:45:23    836s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.049, MEM:1794.4M
[09/01 19:45:23    836s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.098, MEM:1794.4M
[09/01 19:45:23    836s] 
[09/01 19:45:23    836s] *** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=1794.4M) ***
[09/01 19:45:23    836s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.6
[09/01 19:45:23    836s] ** GigaOpt Optimizer WNS Slack -3.123 TNS Slack -57.372 Density 61.13
[09/01 19:45:23    836s] 
[09/01 19:45:23    836s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=1794.4M) ***
[09/01 19:45:23    836s] 
[09/01 19:45:23    836s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.8
[09/01 19:45:23    836s] TotalInstCnt at PhyDesignMc Destruction: 43,847
[09/01 19:45:23    836s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.15
[09/01 19:45:23    836s] *** SetupOpt [finish] : cpu/real = 0:00:11.0/0:00:10.9 (1.0), totSession cpu/real = 0:13:56.8/0:20:02.0 (0.7), mem = 1775.4M
[09/01 19:45:23    836s] 
[09/01 19:45:23    836s] =============================================================================================
[09/01 19:45:23    836s]  Step TAT Report for WnsOpt #4
[09/01 19:45:23    836s] =============================================================================================
[09/01 19:45:23    836s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:45:23    836s] ---------------------------------------------------------------------------------------------
[09/01 19:45:23    836s] [ RefinePlace            ]      1   0:00:02.6  (  23.8 % )     0:00:02.6 /  0:00:02.6    1.0
[09/01 19:45:23    836s] [ SlackTraversorInit     ]      2   0:00:00.5  (   4.5 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:45:23    836s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:45:23    836s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   4.2 % )     0:00:00.5 /  0:00:00.6    1.3
[09/01 19:45:23    836s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.1    1.0
[09/01 19:45:23    836s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:45:23    836s] [ TransformInit          ]      1   0:00:04.1  (  37.4 % )     0:00:04.1 /  0:00:04.1    1.0
[09/01 19:45:23    836s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.1 % )     0:00:02.5 /  0:00:02.4    1.0
[09/01 19:45:23    836s] [ OptGetWeight           ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.0
[09/01 19:45:23    836s] [ OptEval                ]      6   0:00:01.7  (  15.3 % )     0:00:01.7 /  0:00:01.6    1.0
[09/01 19:45:23    836s] [ OptCommit              ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/01 19:45:23    836s] [ IncrTimingUpdate       ]     11   0:00:00.7  (   5.9 % )     0:00:00.7 /  0:00:00.6    1.0
[09/01 19:45:23    836s] [ PostCommitDelayCalc    ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/01 19:45:23    836s] [ SetupOptGetWorkingSet  ]     12   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[09/01 19:45:23    836s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:45:23    836s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/01 19:45:23    836s] [ MISC                   ]          0:00:00.7  (   6.2 % )     0:00:00.7 /  0:00:00.7    1.0
[09/01 19:45:23    836s] ---------------------------------------------------------------------------------------------
[09/01 19:45:23    836s]  WnsOpt #4 TOTAL                    0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:11.0    1.0
[09/01 19:45:23    836s] ---------------------------------------------------------------------------------------------
[09/01 19:45:23    836s] 
[09/01 19:45:23    836s] End: GigaOpt postEco optimization
[09/01 19:45:23    837s] GigaOpt: WNS changes after postEco optimization: -0.112 -> -0.112 (bump = 0.0)
[09/01 19:45:23    837s] GigaOpt: Skipping nonLegal postEco optimization
[09/01 19:45:24    837s] Design TNS changes after trial route: -57.371 -> -57.372
[09/01 19:45:24    837s] Begin: GigaOpt TNS recovery
[09/01 19:45:24    837s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco -tnsBumpRecoveryInTNS
[09/01 19:45:24    837s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:45:24    837s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:45:24    837s] *info: 48 skip_routing nets excluded.
[09/01 19:45:24    837s] Info: 48 io nets excluded
[09/01 19:45:24    837s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:45:24    837s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:45:24    837s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:57.5/0:20:02.6 (0.7), mem = 1775.4M
[09/01 19:45:24    837s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.16
[09/01 19:45:24    837s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:45:24    837s] ### Creating PhyDesignMc. totSessionCpu=0:13:57 mem=1775.4M
[09/01 19:45:24    837s] OPERPROF: Starting DPlace-Init at level 1, MEM:1775.4M
[09/01 19:45:24    837s] #spOpts: N=130 mergeVia=F 
[09/01 19:45:24    837s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1775.4M
[09/01 19:45:24    837s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:45:24    837s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.037, MEM:1775.4M
[09/01 19:45:24    837s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1775.4MB).
[09/01 19:45:24    837s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.089, MEM:1775.4M
[09/01 19:45:24    837s] TotalInstCnt at PhyDesignMc Initialization: 43,847
[09/01 19:45:24    837s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:58 mem=1775.4M
[09/01 19:45:24    837s] 
[09/01 19:45:24    837s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:45:24    837s] ### Creating LA Mngr. totSessionCpu=0:13:58 mem=1775.4M
[09/01 19:45:24    837s] ### Creating LA Mngr, finished. totSessionCpu=0:13:58 mem=1775.4M
[09/01 19:45:26    839s] *info: 4 don't touch nets excluded
[09/01 19:45:26    840s] *info: 48 io nets excluded
[09/01 19:45:26    840s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:45:26    840s] *info: 243 clock nets excluded
[09/01 19:45:26    840s] *info: 2 special nets excluded.
[09/01 19:45:26    840s] *info: 48 skip_routing nets excluded.
[09/01 19:45:26    840s] *info: 32 multi-driver nets excluded.
[09/01 19:45:26    840s] *info: 1357 no-driver nets excluded.
[09/01 19:45:26    840s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:45:27    840s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.9
[09/01 19:45:27    840s] PathGroup :  in2out  TargetSlack : 0 
[09/01 19:45:27    840s] PathGroup :  in2reg  TargetSlack : 0 
[09/01 19:45:27    840s] PathGroup :  mem2reg  TargetSlack : 0 
[09/01 19:45:27    840s] PathGroup :  reg2mem  TargetSlack : 0 
[09/01 19:45:27    840s] PathGroup :  reg2out  TargetSlack : 0 
[09/01 19:45:27    840s] PathGroup :  reg2reg  TargetSlack : 0 
[09/01 19:45:27    841s] ** GigaOpt Optimizer WNS Slack -3.123 TNS Slack -57.372 Density 61.13
[09/01 19:45:27    841s] Optimizer TNS Opt
[09/01 19:45:27    841s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.123 TNS -57.372; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.695 TNS 0.000; reg2reg* WNS 0.000 TNS 0.000; HEPG WNS 0.000 TNS 0.000; all paths WNS -3.123 TNS -57.372
[09/01 19:45:28    841s] Active Path Group: in2out in2reg reg2out default 
[09/01 19:45:28    841s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:28    841s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:45:28    841s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:28    841s] |  -3.123|   -3.123| -57.372|  -57.372|    61.13%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:45:28    841s] |  -3.123|   -3.123| -57.317|  -57.317|    61.13%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| gpio18_io                                          |
[09/01 19:45:28    841s] |  -3.123|   -3.123| -57.313|  -57.313|    61.13%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| gpio18_io                                          |
[09/01 19:45:28    841s] |  -3.123|   -3.123| -57.310|  -57.310|    61.14%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| gpio18_io                                          |
[09/01 19:45:28    841s] |  -3.123|   -3.123| -57.302|  -57.302|    61.14%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| gpio20_io                                          |
[09/01 19:45:28    841s] |  -3.123|   -3.123| -57.298|  -57.298|    61.14%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| gpio19_io                                          |
[09/01 19:45:28    842s] |  -3.123|   -3.123| -57.296|  -57.296|    61.14%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| gpio14_io                                          |
[09/01 19:45:29    842s] |  -3.123|   -3.123| -57.294|  -57.294|    61.14%|   0:00:01.0| 1794.4M|func_view_wc|  reg2out| gpio3_io                                           |
[09/01 19:45:29    842s] |  -3.123|   -3.123| -57.283|  -57.283|    61.14%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| gpio0_io                                           |
[09/01 19:45:29    842s] |  -3.123|   -3.123| -57.280|  -57.280|    61.14%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| gpio5_io                                           |
[09/01 19:45:29    842s] |  -3.123|   -3.123| -57.277|  -57.277|    61.14%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| gpio10_io                                          |
[09/01 19:45:29    842s] |  -3.123|   -3.123| -57.277|  -57.277|    61.14%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:45:29    842s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:29    842s] 
[09/01 19:45:29    842s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1794.4M) ***
[09/01 19:45:29    842s] 
[09/01 19:45:29    842s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=1794.4M) ***
[09/01 19:45:29    842s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.123 TNS -57.277; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.695 TNS 0.000; reg2reg* WNS 0.000 TNS 0.000; HEPG WNS 0.000 TNS 0.000; all paths WNS -3.123 TNS -57.277
[09/01 19:45:29    842s] ** GigaOpt Optimizer WNS Slack -3.123 TNS Slack -57.277 Density 61.14
[09/01 19:45:29    842s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.7
[09/01 19:45:29    842s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1794.4M
[09/01 19:45:29    842s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1794.4M
[09/01 19:45:29    842s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1794.4M
[09/01 19:45:29    842s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.057, REAL:0.058, MEM:1794.4M
[09/01 19:45:29    842s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.107, REAL:0.107, MEM:1794.4M
[09/01 19:45:29    842s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.107, REAL:0.108, MEM:1794.4M
[09/01 19:45:29    842s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.17
[09/01 19:45:29    842s] OPERPROF: Starting RefinePlace at level 1, MEM:1794.4M
[09/01 19:45:29    842s] *** Starting refinePlace (0:14:03 mem=1794.4M) ***
[09/01 19:45:29    842s] Total net bbox length = 1.810e+06 (8.949e+05 9.147e+05) (ext = 3.890e+04)
[09/01 19:45:29    842s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:45:29    842s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1794.4M
[09/01 19:45:29    842s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:1794.4M
[09/01 19:45:29    842s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1794.4M
[09/01 19:45:29    842s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:1794.4M
[09/01 19:45:29    842s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1794.4M
[09/01 19:45:29    842s] Starting refinePlace ...
[09/01 19:45:29    842s] 
[09/01 19:45:29    842s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:45:31    844s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:45:31    844s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:02.0, mem=1794.4MB) @(0:14:03 - 0:14:04).
[09/01 19:45:31    844s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:45:31    844s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1794.4MB
[09/01 19:45:31    844s] Statistics of distance of Instance movement in refine placement:
[09/01 19:45:31    844s]   maximum (X+Y) =         0.00 um
[09/01 19:45:31    844s]   mean    (X+Y) =         0.00 um
[09/01 19:45:31    844s] Summary Report:
[09/01 19:45:31    844s] Instances move: 0 (out of 43656 movable)
[09/01 19:45:31    844s] Instances flipped: 0
[09/01 19:45:31    844s] Mean displacement: 0.00 um
[09/01 19:45:31    844s] Max displacement: 0.00 um 
[09/01 19:45:31    844s] Total instances moved : 0
[09/01 19:45:31    844s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.466, REAL:1.479, MEM:1794.4M
[09/01 19:45:31    844s] Total net bbox length = 1.810e+06 (8.949e+05 9.147e+05) (ext = 3.890e+04)
[09/01 19:45:31    844s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1794.4MB
[09/01 19:45:31    844s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1794.4MB) @(0:14:03 - 0:14:04).
[09/01 19:45:31    844s] *** Finished refinePlace (0:14:04 mem=1794.4M) ***
[09/01 19:45:31    844s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.17
[09/01 19:45:31    844s] OPERPROF: Finished RefinePlace at level 1, CPU:1.588, REAL:1.601, MEM:1794.4M
[09/01 19:45:31    844s] *** maximum move = 0.00 um ***
[09/01 19:45:31    844s] *** Finished re-routing un-routed nets (1794.4M) ***
[09/01 19:45:31    844s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.4M
[09/01 19:45:31    844s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.4M
[09/01 19:45:31    844s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.063, MEM:1794.4M
[09/01 19:45:31    844s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.124, REAL:0.125, MEM:1794.4M
[09/01 19:45:32    845s] 
[09/01 19:45:32    845s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1794.4M) ***
[09/01 19:45:32    845s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.7
[09/01 19:45:32    845s] ** GigaOpt Optimizer WNS Slack -3.123 TNS Slack -57.277 Density 61.14
[09/01 19:45:32    845s] 
[09/01 19:45:32    845s] *** Finish post-CTS Setup Fixing (cpu=0:00:04.8 real=0:00:05.0 mem=1794.4M) ***
[09/01 19:45:32    845s] 
[09/01 19:45:32    845s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.9
[09/01 19:45:32    845s] TotalInstCnt at PhyDesignMc Destruction: 43,872
[09/01 19:45:32    845s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.16
[09/01 19:45:32    845s] *** SetupOpt [finish] : cpu/real = 0:00:08.2/0:00:08.3 (1.0), totSession cpu/real = 0:14:05.7/0:20:10.9 (0.7), mem = 1775.4M
[09/01 19:45:32    845s] 
[09/01 19:45:32    845s] =============================================================================================
[09/01 19:45:32    845s]  Step TAT Report for TnsOpt #5
[09/01 19:45:32    845s] =============================================================================================
[09/01 19:45:32    845s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:45:32    845s] ---------------------------------------------------------------------------------------------
[09/01 19:45:32    845s] [ RefinePlace            ]      1   0:00:02.8  (  34.2 % )     0:00:02.8 /  0:00:02.8    1.0
[09/01 19:45:32    845s] [ SlackTraversorInit     ]      2   0:00:00.6  (   7.0 % )     0:00:00.6 /  0:00:00.6    1.0
[09/01 19:45:32    845s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:45:32    845s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:45:32    845s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:45:32    845s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:45:32    845s] [ TransformInit          ]      1   0:00:02.8  (  34.2 % )     0:00:02.8 /  0:00:02.8    1.0
[09/01 19:45:32    845s] [ OptSingleIteration     ]     43   0:00:00.0  (   0.3 % )     0:00:01.1 /  0:00:01.1    1.0
[09/01 19:45:32    845s] [ OptGetWeight           ]     43   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/01 19:45:32    845s] [ OptEval                ]     43   0:00:00.9  (  11.2 % )     0:00:00.9 /  0:00:01.0    1.1
[09/01 19:45:32    845s] [ OptCommit              ]     43   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:45:32    845s] [ IncrTimingUpdate       ]     34   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.0
[09/01 19:45:32    845s] [ PostCommitDelayCalc    ]     44   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[09/01 19:45:32    845s] [ SetupOptGetWorkingSet  ]     86   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.3
[09/01 19:45:32    845s] [ SetupOptGetActiveNode  ]     86   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:45:32    845s] [ SetupOptSlackGraph     ]     43   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[09/01 19:45:32    845s] [ MISC                   ]          0:00:00.5  (   5.7 % )     0:00:00.5 /  0:00:00.4    1.0
[09/01 19:45:32    845s] ---------------------------------------------------------------------------------------------
[09/01 19:45:32    845s]  TnsOpt #5 TOTAL                    0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:08.2    1.0
[09/01 19:45:32    845s] ---------------------------------------------------------------------------------------------
[09/01 19:45:32    845s] 
[09/01 19:45:32    845s] End: GigaOpt TNS recovery
[09/01 19:45:32    845s] Design TNS changes after trial route: -57.371 -> -57.277
[09/01 19:45:32    845s] Begin: GigaOpt TNS non-legal recovery
[09/01 19:45:32    845s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -inPostEcoStage -tnsBumpRecoveryInTNS -integratedAreaOpt
[09/01 19:45:32    846s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:45:32    846s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:45:32    846s] *info: 48 skip_routing nets excluded.
[09/01 19:45:32    846s] Info: 48 io nets excluded
[09/01 19:45:33    846s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:45:33    846s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:45:33    846s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:06.1/0:20:11.3 (0.7), mem = 1775.4M
[09/01 19:45:33    846s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.17
[09/01 19:45:33    846s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:45:33    846s] ### Creating PhyDesignMc. totSessionCpu=0:14:06 mem=1775.4M
[09/01 19:45:33    846s] OPERPROF: Starting DPlace-Init at level 1, MEM:1775.4M
[09/01 19:45:33    846s] #spOpts: N=130 mergeVia=F 
[09/01 19:45:33    846s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1775.4M
[09/01 19:45:33    846s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:45:33    846s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.040, MEM:1775.4M
[09/01 19:45:33    846s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1775.4MB).
[09/01 19:45:33    846s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:1775.4M
[09/01 19:45:33    846s] TotalInstCnt at PhyDesignMc Initialization: 43,872
[09/01 19:45:33    846s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:06 mem=1775.4M
[09/01 19:45:33    846s] 
[09/01 19:45:33    846s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:45:33    846s] ### Creating LA Mngr. totSessionCpu=0:14:07 mem=1775.4M
[09/01 19:45:33    846s] ### Creating LA Mngr, finished. totSessionCpu=0:14:07 mem=1775.4M
[09/01 19:45:35    848s] *info: 4 don't touch nets excluded
[09/01 19:45:35    848s] *info: 48 io nets excluded
[09/01 19:45:35    848s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:45:35    848s] *info: 243 clock nets excluded
[09/01 19:45:35    848s] *info: 2 special nets excluded.
[09/01 19:45:35    848s] *info: 48 skip_routing nets excluded.
[09/01 19:45:35    848s] *info: 32 multi-driver nets excluded.
[09/01 19:45:35    848s] *info: 1357 no-driver nets excluded.
[09/01 19:45:35    848s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:45:36    849s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.10
[09/01 19:45:36    849s] PathGroup :  in2out  TargetSlack : 0 
[09/01 19:45:36    849s] PathGroup :  in2reg  TargetSlack : 0 
[09/01 19:45:36    849s] PathGroup :  mem2reg  TargetSlack : 0 
[09/01 19:45:36    849s] PathGroup :  reg2mem  TargetSlack : 0 
[09/01 19:45:36    849s] PathGroup :  reg2out  TargetSlack : 0 
[09/01 19:45:36    849s] PathGroup :  reg2reg  TargetSlack : 0 
[09/01 19:45:36    849s] ** GigaOpt Optimizer WNS Slack -3.123 TNS Slack -57.277 Density 61.14
[09/01 19:45:36    849s] Optimizer TNS Opt
[09/01 19:45:36    849s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.123 TNS -57.277; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.695 TNS 0.000; reg2reg* WNS 0.000 TNS 0.000; HEPG WNS 0.000 TNS 0.000; all paths WNS -3.123 TNS -57.277
[09/01 19:45:36    849s] Active Path Group: in2out in2reg reg2out default 
[09/01 19:45:36    849s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:36    849s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:45:36    849s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:36    849s] |  -3.123|   -3.123| -57.277|  -57.277|    61.14%|   0:00:00.0| 1794.4M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:45:39    852s] |  -3.123|   -3.123| -57.266|  -57.266|    61.15%|   0:00:03.0| 1782.4M|func_view_wc|  reg2out| gpio20_io                                          |
[09/01 19:45:39    852s] |  -3.123|   -3.123| -57.250|  -57.250|    61.15%|   0:00:00.0| 1782.4M|func_view_wc|  reg2out| gpio20_io                                          |
[09/01 19:45:39    852s] |  -3.123|   -3.123| -57.239|  -57.239|    61.15%|   0:00:00.0| 1782.4M|func_view_wc|  reg2out| gpio29_io                                          |
[09/01 19:45:39    852s] |  -3.123|   -3.123| -57.236|  -57.236|    61.15%|   0:00:00.0| 1782.4M|func_view_wc|  reg2out| gpio14_io                                          |
[09/01 19:45:39    852s] |  -3.123|   -3.123| -57.222|  -57.222|    61.15%|   0:00:00.0| 1782.4M|func_view_wc|  reg2out| gpio28_io                                          |
[09/01 19:45:39    852s] |  -3.123|   -3.123| -57.200|  -57.200|    61.15%|   0:00:00.0| 1782.4M|func_view_wc|  reg2out| gpio3_io                                           |
[09/01 19:45:39    852s] |  -3.123|   -3.123| -57.197|  -57.197|    61.16%|   0:00:00.0| 1782.4M|func_view_wc|  reg2out| gpio7_io                                           |
[09/01 19:45:40    853s] |  -3.123|   -3.123| -57.197|  -57.197|    61.16%|   0:00:01.0| 1782.4M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:45:40    853s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:45:40    853s] 
[09/01 19:45:40    853s] *** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=1782.4M) ***
[09/01 19:45:40    853s] 
[09/01 19:45:40    853s] *** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=1782.4M) ***
[09/01 19:45:40    853s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.123 TNS -57.197; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.695 TNS 0.000; reg2reg* WNS 0.000 TNS 0.000; HEPG WNS 0.000 TNS 0.000; all paths WNS -3.123 TNS -57.197
[09/01 19:45:40    853s] ** GigaOpt Optimizer WNS Slack -3.123 TNS Slack -57.197 Density 61.16
[09/01 19:45:40    853s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.8
[09/01 19:45:40    853s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.066, REAL:0.066, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.116, REAL:0.116, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.116, REAL:0.117, MEM:1782.4M
[09/01 19:45:40    853s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.18
[09/01 19:45:40    853s] OPERPROF: Starting RefinePlace at level 1, MEM:1782.4M
[09/01 19:45:40    853s] *** Starting refinePlace (0:14:14 mem=1782.4M) ***
[09/01 19:45:40    853s] Total net bbox length = 1.810e+06 (8.949e+05 9.147e+05) (ext = 3.890e+04)
[09/01 19:45:40    853s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:45:40    853s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.020, MEM:1782.4M
[09/01 19:45:40    853s] default core: bins with density > 0.750 = 28.41 % ( 273 / 961 )
[09/01 19:45:40    853s] Density distribution unevenness ratio = 14.996%
[09/01 19:45:40    853s] RPlace IncrNP Skipped
[09/01 19:45:40    853s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1782.4MB) @(0:14:14 - 0:14:14).
[09/01 19:45:40    853s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.026, REAL:0.026, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1782.4M
[09/01 19:45:40    853s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1782.4M
[09/01 19:45:40    853s] Starting refinePlace ...
[09/01 19:45:40    853s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:45:40    853s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:45:41    854s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1782.4MB) @(0:14:14 - 0:14:14).
[09/01 19:45:41    854s] Move report: preRPlace moves 131 insts, mean move: 3.15 um, max move: 13.92 um
[09/01 19:45:41    854s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/ictc_postCTS_setupFE_OFC15514_0161): (600.96, 1183.38) --> (614.88, 1183.38)
[09/01 19:45:41    854s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[09/01 19:45:41    854s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:45:41    854s] 
[09/01 19:45:41    854s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:45:42    855s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:45:42    855s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=1782.4MB) @(0:14:15 - 0:14:16).
[09/01 19:45:42    855s] Move report: Detail placement moves 131 insts, mean move: 3.15 um, max move: 13.92 um
[09/01 19:45:42    855s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/ictc_postCTS_setupFE_OFC15514_0161): (600.96, 1183.38) --> (614.88, 1183.38)
[09/01 19:45:42    855s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1782.4MB
[09/01 19:45:42    855s] Statistics of distance of Instance movement in refine placement:
[09/01 19:45:42    855s]   maximum (X+Y) =        13.92 um
[09/01 19:45:42    855s]   inst (i_croc_soc/i_croc/i_gpio/ictc_postCTS_setupFE_OFC15514_0161) with max move: (600.96, 1183.38) -> (614.88, 1183.38)
[09/01 19:45:42    855s]   mean    (X+Y) =         3.15 um
[09/01 19:45:42    855s] Summary Report:
[09/01 19:45:42    855s] Instances move: 131 (out of 43674 movable)
[09/01 19:45:42    855s] Instances flipped: 0
[09/01 19:45:42    855s] Mean displacement: 3.15 um
[09/01 19:45:42    855s] Max displacement: 13.92 um (Instance: i_croc_soc/i_croc/i_gpio/ictc_postCTS_setupFE_OFC15514_0161) (600.96, 1183.38) -> (614.88, 1183.38)
[09/01 19:45:42    855s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[09/01 19:45:42    855s] Total instances moved : 131
[09/01 19:45:42    855s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.081, REAL:2.099, MEM:1782.4M
[09/01 19:45:42    855s] Total net bbox length = 1.810e+06 (8.952e+05 9.148e+05) (ext = 3.890e+04)
[09/01 19:45:42    855s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1782.4MB
[09/01 19:45:42    855s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=1782.4MB) @(0:14:14 - 0:14:16).
[09/01 19:45:42    855s] *** Finished refinePlace (0:14:16 mem=1782.4M) ***
[09/01 19:45:42    855s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.18
[09/01 19:45:42    855s] OPERPROF: Finished RefinePlace at level 1, CPU:2.221, REAL:2.240, MEM:1782.4M
[09/01 19:45:43    856s] *** maximum move = 13.92 um ***
[09/01 19:45:43    856s] *** Finished re-routing un-routed nets (1782.4M) ***
[09/01 19:45:43    856s] OPERPROF: Starting DPlace-Init at level 1, MEM:1782.4M
[09/01 19:45:43    856s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1782.4M
[09/01 19:45:43    856s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.060, MEM:1782.4M
[09/01 19:45:43    856s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.109, MEM:1782.4M
[09/01 19:45:43    856s] 
[09/01 19:45:43    856s] *** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=1782.4M) ***
[09/01 19:45:43    856s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.8
[09/01 19:45:43    856s] ** GigaOpt Optimizer WNS Slack -3.123 TNS Slack -57.197 Density 61.16
[09/01 19:45:43    856s] 
[09/01 19:45:43    856s] *** Finish post-CTS Setup Fixing (cpu=0:00:07.7 real=0:00:07.0 mem=1782.4M) ***
[09/01 19:45:43    856s] 
[09/01 19:45:43    856s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.10
[09/01 19:45:44    857s] TotalInstCnt at PhyDesignMc Destruction: 43,890
[09/01 19:45:44    857s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.17
[09/01 19:45:44    857s] *** SetupOpt [finish] : cpu/real = 0:00:10.9/0:00:11.0 (1.0), totSession cpu/real = 0:14:17.0/0:20:22.3 (0.7), mem = 1763.4M
[09/01 19:45:44    857s] 
[09/01 19:45:44    857s] =============================================================================================
[09/01 19:45:44    857s]  Step TAT Report for TnsOpt #6
[09/01 19:45:44    857s] =============================================================================================
[09/01 19:45:44    857s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:45:44    857s] ---------------------------------------------------------------------------------------------
[09/01 19:45:44    857s] [ RefinePlace            ]      1   0:00:03.4  (  30.6 % )     0:00:03.4 /  0:00:03.3    1.0
[09/01 19:45:44    857s] [ SlackTraversorInit     ]      2   0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:45:44    857s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:45:44    857s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:45:44    857s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:45:44    857s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:45:44    857s] [ TransformInit          ]      1   0:00:02.6  (  23.9 % )     0:00:02.6 /  0:00:02.6    1.0
[09/01 19:45:44    857s] [ OptSingleIteration     ]     35   0:00:00.0  (   0.2 % )     0:00:03.5 /  0:00:03.5    1.0
[09/01 19:45:44    857s] [ OptGetWeight           ]     35   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[09/01 19:45:44    857s] [ OptEval                ]     35   0:00:03.4  (  30.5 % )     0:00:03.4 /  0:00:03.3    1.0
[09/01 19:45:44    857s] [ OptCommit              ]     35   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.4
[09/01 19:45:44    857s] [ IncrTimingUpdate       ]     30   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.4
[09/01 19:45:44    857s] [ PostCommitDelayCalc    ]     36   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.4
[09/01 19:45:44    857s] [ SetupOptGetWorkingSet  ]    105   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/01 19:45:44    857s] [ SetupOptGetActiveNode  ]    105   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    9.6
[09/01 19:45:44    857s] [ SetupOptSlackGraph     ]     35   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:45:44    857s] [ MISC                   ]          0:00:00.5  (   4.8 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:45:44    857s] ---------------------------------------------------------------------------------------------
[09/01 19:45:44    857s]  TnsOpt #6 TOTAL                    0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:10.9    1.0
[09/01 19:45:44    857s] ---------------------------------------------------------------------------------------------
[09/01 19:45:44    857s] 
[09/01 19:45:44    857s] End: GigaOpt TNS non-legal recovery
[09/01 19:45:44    857s] *** Steiner Routed Nets: 0.353%; Threshold: 100; Threshold for Hold: 100
[09/01 19:45:44    857s] ### Creating LA Mngr. totSessionCpu=0:14:17 mem=1763.4M
[09/01 19:45:44    857s] ### Creating LA Mngr, finished. totSessionCpu=0:14:17 mem=1763.4M
[09/01 19:45:44    857s] Re-routed 0 nets
[09/01 19:45:44    857s] No multi-vt cells found. Aborting this optimization step
[09/01 19:45:44    857s] 
[09/01 19:45:44    857s] Active setup views:
[09/01 19:45:44    857s]  func_view_wc
[09/01 19:45:44    857s]   Dominating endpoints: 0
[09/01 19:45:44    857s]   Dominating TNS: -0.000
[09/01 19:45:44    857s] 
[09/01 19:45:44    857s] Extraction called for design 'croc_chip' of instances=52060 and nets=50734 using extraction engine 'preRoute' .
[09/01 19:45:44    857s] PreRoute RC Extraction called for design croc_chip.
[09/01 19:45:44    857s] RC Extraction called in multi-corner(1) mode.
[09/01 19:45:44    857s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/01 19:45:44    857s] Type 'man IMPEXT-6197' for more detail.
[09/01 19:45:44    857s] RCMode: PreRoute
[09/01 19:45:44    857s]       RC Corner Indexes            0   
[09/01 19:45:44    857s] Capacitance Scaling Factor   : 1.00000 
[09/01 19:45:44    857s] Resistance Scaling Factor    : 1.00000 
[09/01 19:45:44    857s] Clock Cap. Scaling Factor    : 1.00000 
[09/01 19:45:44    857s] Clock Res. Scaling Factor    : 1.00000 
[09/01 19:45:44    857s] Shrink Factor                : 1.00000
[09/01 19:45:44    857s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/01 19:45:44    857s] RC Grid backup saved.
[09/01 19:45:44    857s] LayerId::1 widthSet size::1
[09/01 19:45:44    857s] LayerId::2 widthSet size::3
[09/01 19:45:44    857s] LayerId::3 widthSet size::3
[09/01 19:45:44    857s] LayerId::4 widthSet size::3
[09/01 19:45:44    857s] LayerId::5 widthSet size::3
[09/01 19:45:44    857s] LayerId::6 widthSet size::1
[09/01 19:45:44    857s] LayerId::7 widthSet size::1
[09/01 19:45:44    857s] Skipped RC grid update for preRoute extraction.
[09/01 19:45:44    857s] Initializing multi-corner resistance tables ...
[09/01 19:45:44    857s] {RT default_rc_corner 0 4 4 0}
[09/01 19:45:44    857s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304782 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:45:45    858s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1740.277M)
[09/01 19:45:45    858s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Loading and Dumping File ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Reading DB...
[09/01 19:45:45    858s] (I)       Read data from FE... (mem=1740.3M)
[09/01 19:45:45    858s] (I)       Read nodes and places... (mem=1740.3M)
[09/01 19:45:45    858s] (I)       Done Read nodes and places (cpu=0.053s, mem=1740.3M)
[09/01 19:45:45    858s] (I)       Read nets... (mem=1740.3M)
[09/01 19:45:45    858s] (I)       Done Read nets (cpu=0.144s, mem=1740.3M)
[09/01 19:45:45    858s] (I)       Done Read data from FE (cpu=0.198s, mem=1740.3M)
[09/01 19:45:45    858s] (I)       before initializing RouteDB syMemory usage = 1740.3 MB
[09/01 19:45:45    858s] (I)       == Non-default Options ==
[09/01 19:45:45    858s] (I)       Build term to term wires                           : false
[09/01 19:45:45    858s] (I)       Maximum routing layer                              : 4
[09/01 19:45:45    858s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:45:45    858s] (I)       Use row-based GCell size
[09/01 19:45:45    858s] (I)       GCell unit size  : 3780
[09/01 19:45:45    858s] (I)       GCell multiplier : 1
[09/01 19:45:45    858s] (I)       build grid graph
[09/01 19:45:45    858s] (I)       build grid graph start
[09/01 19:45:45    858s] [NR-eGR] Track table information for default rule: 
[09/01 19:45:45    858s] [NR-eGR] Metal1 has no routable track
[09/01 19:45:45    858s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:45:45    858s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:45:45    858s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:45:45    858s] (I)       build grid graph end
[09/01 19:45:45    858s] (I)       ===========================================================================
[09/01 19:45:45    858s] (I)       == Report All Rule Vias ==
[09/01 19:45:45    858s] (I)       ===========================================================================
[09/01 19:45:45    858s] (I)        Via Rule : (Default)
[09/01 19:45:45    858s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:45:45    858s] (I)       ---------------------------------------------------------------------------
[09/01 19:45:45    858s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:45:45    858s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:45:45    858s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:45:45    858s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:45:45    858s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:45:45    858s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:45:45    858s] (I)       ===========================================================================
[09/01 19:45:45    858s] (I)        Via Rule : ndr_1w2s
[09/01 19:45:45    858s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:45:45    858s] (I)       ---------------------------------------------------------------------------
[09/01 19:45:45    858s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:45:45    858s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:45:45    858s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:45:45    858s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:45:45    858s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:45:45    858s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:45:45    858s] (I)       ===========================================================================
[09/01 19:45:45    858s] (I)        Via Rule : ndr_3w3s
[09/01 19:45:45    858s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:45:45    858s] (I)       ---------------------------------------------------------------------------
[09/01 19:45:45    858s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:45:45    858s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:45:45    858s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:45:45    858s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:45:45    858s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:45:45    858s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:45:45    858s] (I)       ===========================================================================
[09/01 19:45:45    858s] (I)        Via Rule : ndr_2w2s
[09/01 19:45:45    858s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:45:45    858s] (I)       ---------------------------------------------------------------------------
[09/01 19:45:45    858s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:45:45    858s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:45:45    858s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:45:45    858s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:45:45    858s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:45:45    858s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:45:45    858s] (I)       ===========================================================================
[09/01 19:45:45    858s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Num PG vias on layer 2 : 0
[09/01 19:45:45    858s] (I)       Num PG vias on layer 3 : 0
[09/01 19:45:45    858s] (I)       Num PG vias on layer 4 : 0
[09/01 19:45:45    858s] [NR-eGR] Read 74663 PG shapes
[09/01 19:45:45    858s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:45:45    858s] [NR-eGR] #Instance Blockages : 7052
[09/01 19:45:45    858s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:45:45    858s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:45:45    858s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:45:45    858s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:45:45    858s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:45:45    858s] (I)       readDataFromPlaceDB
[09/01 19:45:45    858s] (I)       Read net information..
[09/01 19:45:45    858s] [NR-eGR] Read numTotalNets=44548  numIgnoredNets=264
[09/01 19:45:45    858s] (I)       Read testcase time = 0.016 seconds
[09/01 19:45:45    858s] 
[09/01 19:45:45    858s] (I)       early_global_route_priority property id does not exist.
[09/01 19:45:45    858s] (I)       Start initializing grid graph
[09/01 19:45:45    858s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:45:45    858s] (I)       End initializing grid graph
[09/01 19:45:45    858s] (I)       Model blockages into capacity
[09/01 19:45:45    858s] (I)       Read Num Blocks=103645  Num Prerouted Wires=16865  Num CS=0
[09/01 19:45:45    858s] (I)       Started Modeling ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Layer 1 (H) : #blockages 66284 : #preroutes 12225
[09/01 19:45:45    858s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:45:45    858s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:45:45    858s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       -- layer congestion ratio --
[09/01 19:45:45    858s] (I)       Layer 1 : 0.100000
[09/01 19:45:45    858s] (I)       Layer 2 : 0.700000
[09/01 19:45:45    858s] (I)       Layer 3 : 0.700000
[09/01 19:45:45    858s] (I)       Layer 4 : 0.700000
[09/01 19:45:45    858s] (I)       ----------------------------
[09/01 19:45:45    858s] (I)       Number of ignored nets = 264
[09/01 19:45:45    858s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:45:45    858s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:45:45    858s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:45:45    858s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:45:45    858s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:45:45    858s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:45:45    858s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:45:45    858s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:45:45    858s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:45:45    858s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:45:45    858s] (I)       Before initializing Early Global Route syMemory usage = 1740.3 MB
[09/01 19:45:45    858s] (I)       Ndr track 0 does not exist
[09/01 19:45:45    858s] (I)       Ndr track 0 does not exist
[09/01 19:45:45    858s] (I)       Ndr track 0 does not exist
[09/01 19:45:45    858s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:45:45    858s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:45:45    858s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:45:45    858s] (I)       Site width          :   480  (dbu)
[09/01 19:45:45    858s] (I)       Row height          :  3780  (dbu)
[09/01 19:45:45    858s] (I)       GCell width         :  3780  (dbu)
[09/01 19:45:45    858s] (I)       GCell height        :  3780  (dbu)
[09/01 19:45:45    858s] (I)       Grid                :   487   487     4
[09/01 19:45:45    858s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:45:45    858s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:45:45    858s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:45:45    858s] (I)       Default wire width  :   160   200   200   200
[09/01 19:45:45    858s] (I)       Default wire space  :   180   210   210   210
[09/01 19:45:45    858s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:45:45    858s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:45:45    858s] (I)       First track coord   :     0   240   480   240
[09/01 19:45:45    858s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:45:45    858s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:45:45    858s] (I)       Num of masks        :     1     1     1     1
[09/01 19:45:45    858s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:45:45    858s] (I)       --------------------------------------------------------
[09/01 19:45:45    858s] 
[09/01 19:45:45    858s] [NR-eGR] ============ Routing rule table ============
[09/01 19:45:45    858s] [NR-eGR] Rule id: 0  Nets: 44259 
[09/01 19:45:45    858s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:45:45    858s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:45:45    858s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:45:45    858s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:45:45    858s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:45:45    858s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:45:45    858s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:45:45    858s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:45:45    858s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:45:45    858s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:45:45    858s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:45:45    858s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:45:45    858s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:45:45    858s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:45:45    858s] [NR-eGR] ========================================
[09/01 19:45:45    858s] [NR-eGR] 
[09/01 19:45:45    858s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:45:45    858s] (I)       blocked tracks on layer2 : = 875227 / 2133547 (41.02%)
[09/01 19:45:45    858s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:45:45    858s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:45:45    858s] (I)       After initializing Early Global Route syMemory usage = 1740.3 MB
[09/01 19:45:45    858s] (I)       Finished Loading and Dumping File ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Reset routing kernel
[09/01 19:45:45    858s] (I)       Started Global Routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       ============= Initialization =============
[09/01 19:45:45    858s] (I)       totalPins=140051  totalGlobalPin=132940 (94.92%)
[09/01 19:45:45    858s] (I)       Started Net group 1 ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Build MST ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Generate topology with single threads
[09/01 19:45:45    858s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:45:45    858s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:45:45    858s] (I)       
[09/01 19:45:45    858s] (I)       ============  Phase 1a Route ============
[09/01 19:45:45    858s] (I)       Started Phase 1a ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Pattern routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:45:45    858s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:45:45    858s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       
[09/01 19:45:45    858s] (I)       ============  Phase 1b Route ============
[09/01 19:45:45    858s] (I)       Started Phase 1b ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Monotonic routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:45:45    858s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:45:45    858s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       
[09/01 19:45:45    858s] (I)       ============  Phase 1c Route ============
[09/01 19:45:45    858s] (I)       Started Phase 1c ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Two level routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Level2 Grid: 98 x 98
[09/01 19:45:45    858s] (I)       Started Two Level Routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:45:45    858s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       
[09/01 19:45:45    858s] (I)       ============  Phase 1d Route ============
[09/01 19:45:45    858s] (I)       Started Phase 1d ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Detoured routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:45:45    858s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       
[09/01 19:45:45    858s] (I)       ============  Phase 1e Route ============
[09/01 19:45:45    858s] (I)       Started Phase 1e ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Route legalization ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:45:45    858s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:45:45    858s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Layer assignment ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Running layer assignment with 1 threads
[09/01 19:45:45    858s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Net group 2 ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Build MST ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Generate topology with single threads
[09/01 19:45:45    858s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       total 2D Cap : 3730852 = (2634090 H, 1096762 V)
[09/01 19:45:45    858s] [NR-eGR] Layer group 2: route 44259 net(s) in layer range [2, 4]
[09/01 19:45:45    858s] (I)       
[09/01 19:45:45    858s] (I)       ============  Phase 1a Route ============
[09/01 19:45:45    858s] (I)       Started Phase 1a ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Pattern routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Finished Pattern routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 232
[09/01 19:45:45    858s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:45    858s] (I)       Usage: 518268 = (268998 H, 249270 V) = (10.21% H, 22.73% V) = (1.017e+06um H, 9.422e+05um V)
[09/01 19:45:46    858s] (I)       Finished Phase 1a ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    858s] (I)       
[09/01 19:45:46    858s] (I)       ============  Phase 1b Route ============
[09/01 19:45:46    858s] (I)       Started Phase 1b ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    858s] (I)       Started Monotonic routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Finished Monotonic routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Usage: 519343 = (269648 H, 249695 V) = (10.24% H, 22.77% V) = (1.019e+06um H, 9.438e+05um V)
[09/01 19:45:46    859s] (I)       Overflow of layer group 2: 0.78% H + 4.52% V. EstWL: 1.963117e+06um
[09/01 19:45:46    859s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       
[09/01 19:45:46    859s] (I)       ============  Phase 1c Route ============
[09/01 19:45:46    859s] (I)       Started Phase 1c ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Started Two level routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Level2 Grid: 98 x 98
[09/01 19:45:46    859s] (I)       Started Two Level Routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Usage: 525486 = (275141 H, 250345 V) = (10.45% H, 22.83% V) = (1.040e+06um H, 9.463e+05um V)
[09/01 19:45:46    859s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       
[09/01 19:45:46    859s] (I)       ============  Phase 1d Route ============
[09/01 19:45:46    859s] (I)       Started Phase 1d ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Started Detoured routing ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Usage: 525486 = (275141 H, 250345 V) = (10.45% H, 22.83% V) = (1.040e+06um H, 9.463e+05um V)
[09/01 19:45:46    859s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       
[09/01 19:45:46    859s] (I)       ============  Phase 1e Route ============
[09/01 19:45:46    859s] (I)       Started Phase 1e ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Started Route legalization ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Usage: 525486 = (275141 H, 250345 V) = (10.45% H, 22.83% V) = (1.040e+06um H, 9.463e+05um V)
[09/01 19:45:46    859s] [NR-eGR] Early Global Route overflow of layer group 2: 0.22% H + 3.89% V. EstWL: 1.986337e+06um
[09/01 19:45:46    859s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Started Layer assignment ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Current Layer assignment [Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Running layer assignment with 1 threads
[09/01 19:45:46    859s] (I)       Finished Layer assignment ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Finished Net group 2 ( CPU: 0.81 sec, Real: 0.81 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       
[09/01 19:45:46    859s] (I)       ============  Phase 1l Route ============
[09/01 19:45:46    859s] (I)       Started Phase 1l ( Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       
[09/01 19:45:46    859s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:45:46    859s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:45:46    859s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:45:46    859s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[09/01 19:45:46    859s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:45:46    859s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:45:46    859s] [NR-eGR]  Metal2  (2)       389( 0.24%)        46( 0.03%)         2( 0.00%)   ( 0.27%) 
[09/01 19:45:46    859s] [NR-eGR]  Metal3  (3)      5524( 3.43%)        98( 0.06%)         3( 0.00%)   ( 3.49%) 
[09/01 19:45:46    859s] [NR-eGR]  Metal4  (4)       109( 0.07%)         2( 0.00%)         0( 0.00%)   ( 0.07%) 
[09/01 19:45:46    859s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:45:46    859s] [NR-eGR] Total             6022( 1.25%)       146( 0.03%)         5( 0.00%)   ( 1.28%) 
[09/01 19:45:46    859s] [NR-eGR] 
[09/01 19:45:46    859s] (I)       Finished Global Routing ( CPU: 0.86 sec, Real: 0.87 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] (I)       total 2D Cap : 3750839 = (2652451 H, 1098388 V)
[09/01 19:45:46    859s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.50% V
[09/01 19:45:46    859s] [NR-eGR] Overflow after Early Global Route 0.16% H + 4.26% V
[09/01 19:45:46    859s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.25 sec, Real: 1.26 sec, Curr Mem: 1740.28 MB )
[09/01 19:45:46    859s] OPERPROF: Starting HotSpotCal at level 1, MEM:1740.3M
[09/01 19:45:46    859s] [hotspot] +------------+---------------+---------------+
[09/01 19:45:46    859s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:45:46    859s] [hotspot] +------------+---------------+---------------+
[09/01 19:45:46    859s] [hotspot] | normalized |         90.30 |        160.26 |
[09/01 19:45:46    859s] [hotspot] +------------+---------------+---------------+
[09/01 19:45:46    859s] Local HotSpot Analysis: normalized max congestion hotspot area = 90.30, normalized total congestion hotspot area = 160.26 (area is in unit of 4 std-cell row bins)
[09/01 19:45:46    859s] [hotspot] max/total 90.30/160.26, big hotspot (>10) total 90.30
[09/01 19:45:46    859s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:45:46    859s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:45:46    859s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:45:46    859s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:45:46    859s] [hotspot] |  1  |   544.56   453.84   665.52   726.00 |       88.26   |
[09/01 19:45:46    859s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:45:46    859s] [hotspot] |  2  |   998.16   937.68  1058.64   998.16 |        4.26   |
[09/01 19:45:46    859s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:45:46    859s] [hotspot] |  3  |  1361.04   937.68  1421.52   998.16 |        3.80   |
[09/01 19:45:46    859s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:45:46    859s] [hotspot] |  4  |   846.96   907.44   907.44   967.92 |        3.74   |
[09/01 19:45:46    859s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:45:46    859s] [hotspot] |  5  |   846.96  1058.64   907.44  1119.12 |        3.74   |
[09/01 19:45:46    859s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:45:46    859s] Top 5 hotspots total area: 103.80
[09/01 19:45:46    859s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.015, MEM:1740.3M
[09/01 19:45:46    859s] Starting delay calculation for Setup views
[09/01 19:45:46    859s] #################################################################################
[09/01 19:45:46    859s] # Design Stage: PreRoute
[09/01 19:45:46    859s] # Design Name: croc_chip
[09/01 19:45:46    859s] # Design Mode: 130nm
[09/01 19:45:46    859s] # Analysis Mode: MMMC OCV 
[09/01 19:45:46    859s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:45:46    859s] # Signoff Settings: SI Off 
[09/01 19:45:46    859s] #################################################################################
[09/01 19:45:48    861s] Calculate early delays in OCV mode...
[09/01 19:45:48    861s] Calculate late delays in OCV mode...
[09/01 19:45:48    861s] Topological Sorting (REAL = 0:00:00.0, MEM = 1730.3M, InitMEM = 1730.3M)
[09/01 19:45:48    861s] Start delay calculation (fullDC) (1 T). (MEM=1730.28)
[09/01 19:45:48    861s] End AAE Lib Interpolated Model. (MEM=1755.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:45:58    871s] Total number of fetched objects 49409
[09/01 19:45:58    871s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/01 19:45:58    871s] End delay calculation. (MEM=1723.36 CPU=0:00:08.6 REAL=0:00:09.0)
[09/01 19:45:58    871s] End delay calculation (fullDC). (MEM=1723.36 CPU=0:00:10.1 REAL=0:00:10.0)
[09/01 19:45:58    871s] *** CDM Built up (cpu=0:00:11.7  real=0:00:12.0  mem= 1723.4M) ***
[09/01 19:46:00    873s] *** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:14.0 totSessionCpu=0:14:33 mem=1723.4M)
[09/01 19:46:00    873s] Reported timing to dir ./timingReports
[09/01 19:46:00    873s] **optDesign ... cpu = 0:02:22, real = 0:02:23, mem = 1550.9M, totSessionCpu=0:14:33 **
[09/01 19:46:00    873s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1673.4M
[09/01 19:46:00    873s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.039, MEM:1673.4M
[09/01 19:46:03    876s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.122  |  0.000  |  1.815  | -3.122  |   N/A   |  6.812  |  0.018  |  0.695  |
|           TNS (ns):| -57.186 |  0.000  |  0.000  | -57.186 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.144   |    168 (168)     |
|   max_tran     |      1 (2)       |   -0.017   |     44 (158)     |
|   max_fanout   |      2 (2)       |     -6     |    181 (181)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.156%
Routing Overflow: 0.16% H and 4.26% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:25, real = 0:02:26, mem = 1551.5M, totSessionCpu=0:14:36 **
[09/01 19:46:03    876s] *** Finished optDesign ***
[09/01 19:46:03    876s] Info: pop threads available for lower-level modules during optimization.
[09/01 19:46:03    876s] Deleting Lib Analyzer.
[09/01 19:46:03    876s] Info: Destroy the CCOpt slew target map.
[09/01 19:46:03    876s] clean pInstBBox. size 0
[09/01 19:46:03    876s] All LLGs are deleted
[09/01 19:46:03    876s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1688.6M
[09/01 19:46:03    876s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1688.6M
[09/01 19:46:03    876s] 
[09/01 19:46:03    876s] =============================================================================================
[09/01 19:46:03    876s]  Final TAT Report for optDesign
[09/01 19:46:03    876s] =============================================================================================
[09/01 19:46:03    876s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:46:03    876s] ---------------------------------------------------------------------------------------------
[09/01 19:46:03    876s] [ WnsOpt                 ]      2   0:00:31.6  (  21.7 % )     0:00:36.5 /  0:00:36.4    1.0
[09/01 19:46:03    876s] [ TnsOpt                 ]      3   0:00:16.8  (  11.6 % )     0:00:23.0 /  0:00:22.9    1.0
[09/01 19:46:03    876s] [ AreaOpt                ]      1   0:00:25.3  (  17.3 % )     0:00:27.7 /  0:00:27.5    1.0
[09/01 19:46:03    876s] [ ViewPruning            ]      4   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:46:03    876s] [ RefinePlace            ]      5   0:00:13.6  (   9.3 % )     0:00:13.6 /  0:00:13.5    1.0
[09/01 19:46:03    876s] [ TimingUpdate           ]      3   0:00:03.5  (   2.4 % )     0:00:24.2 /  0:00:24.1    1.0
[09/01 19:46:03    876s] [ FullDelayCalc          ]      2   0:00:20.7  (  14.2 % )     0:00:20.7 /  0:00:20.6    1.0
[09/01 19:46:03    876s] [ OptSummaryReport       ]      2   0:00:02.0  (   1.4 % )     0:00:16.5 /  0:00:16.1    1.0
[09/01 19:46:03    876s] [ TimingReport           ]      2   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:46:03    876s] [ DrvReport              ]      2   0:00:02.5  (   1.7 % )     0:00:02.5 /  0:00:02.1    0.8
[09/01 19:46:03    876s] [ GenerateReports        ]      1   0:00:00.9  (   0.6 % )     0:00:00.9 /  0:00:00.9    1.0
[09/01 19:46:03    876s] [ MISC                   ]          0:00:27.8  (  19.1 % )     0:00:27.8 /  0:00:27.8    1.0
[09/01 19:46:03    876s] ---------------------------------------------------------------------------------------------
[09/01 19:46:03    876s]  optDesign TOTAL                    0:02:25.7  ( 100.0 % )     0:02:25.7 /  0:02:24.6    1.0
[09/01 19:46:03    876s] ---------------------------------------------------------------------------------------------
[09/01 19:46:03    876s] 
[09/01 19:46:03    876s] Deleting Cell Server ...
[09/01 19:48:28    888s] <CMD> report_timing -early -path_group reg2reg -path_type full_clock 
[09/01 19:48:28    889s] #################################################################################
[09/01 19:48:28    889s] # Design Stage: PreRoute
[09/01 19:48:28    889s] # Design Name: croc_chip
[09/01 19:48:28    889s] # Design Mode: 130nm
[09/01 19:48:28    889s] # Analysis Mode: MMMC OCV 
[09/01 19:48:28    889s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:48:28    889s] # Signoff Settings: SI Off 
[09/01 19:48:28    889s] #################################################################################
[09/01 19:48:29    890s] Calculate late delays in OCV mode...
[09/01 19:48:29    890s] Calculate early delays in OCV mode...
[09/01 19:48:29    890s] Topological Sorting (REAL = 0:00:00.0, MEM = 1663.6M, InitMEM = 1663.6M)
[09/01 19:48:29    890s] Start delay calculation (fullDC) (1 T). (MEM=1663.55)
[09/01 19:48:30    890s] End AAE Lib Interpolated Model. (MEM=1688.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:48:31    891s] Type 'man IMPESI-3194' for more detail.
[09/01 19:48:31    891s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:48:31    891s] Type 'man IMPESI-3199' for more detail.
[09/01 19:48:31    891s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/01 19:48:31    891s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:48:31    891s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/01 19:48:31    891s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:48:38    898s] Total number of fetched objects 49409
[09/01 19:48:38    899s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/01 19:48:38    899s] End delay calculation. (MEM=1721.07 CPU=0:00:07.3 REAL=0:00:07.0)
[09/01 19:48:38    899s] End delay calculation (fullDC). (MEM=1721.07 CPU=0:00:08.7 REAL=0:00:09.0)
[09/01 19:48:38    899s] *** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1721.1M) ***
[09/01 19:49:56    907s] <CMD> optDesign -postCTS -incr
[09/01 19:49:56    907s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1501.4M, totSessionCpu=0:15:08 **
[09/01 19:49:56    907s] **INFO: User settings:
[09/01 19:49:56    907s] setDesignMode -bottomRoutingLayer               Metal2
[09/01 19:49:56    907s] setDesignMode -congEffort                       high
[09/01 19:49:56    907s] setDesignMode -flowEffort                       standard
[09/01 19:49:56    907s] setDesignMode -process                          130
[09/01 19:49:56    907s] setDesignMode -topRoutingLayer                  Metal4
[09/01 19:49:56    907s] setExtractRCMode -coupling_c_th                 0.4
[09/01 19:49:56    907s] setExtractRCMode -defViaCap                     true
[09/01 19:49:56    907s] setExtractRCMode -engine                        preRoute
[09/01 19:49:56    907s] setExtractRCMode -layerIndependent              1
[09/01 19:49:56    907s] setExtractRCMode -relative_c_th                 1
[09/01 19:49:56    907s] setExtractRCMode -total_c_th                    0
[09/01 19:49:56    907s] setUsefulSkewMode -ecoRoute                     false
[09/01 19:49:56    907s] setDelayCalMode -enable_high_fanout             true
[09/01 19:49:56    907s] setDelayCalMode -eng_copyNetPropToNewNet        true
[09/01 19:49:56    907s] setDelayCalMode -engine                         aae
[09/01 19:49:56    907s] setDelayCalMode -ignoreNetLoad                  false
[09/01 19:49:56    907s] setOptMode -activeSetupViews                    { func_view_wc }
[09/01 19:49:56    907s] setOptMode -addInstancePrefix                   ictc_postCTS_hold
[09/01 19:49:56    907s] setOptMode -autoSetupViews                      { func_view_wc}
[09/01 19:49:56    907s] setOptMode -autoTDGRSetupViews                  { func_view_wc}
[09/01 19:49:56    907s] setOptMode -drcMargin                           0
[09/01 19:49:56    907s] setOptMode -expExtremeCongestionAwareBuffering  true
[09/01 19:49:56    907s] setOptMode -fixCap                              true
[09/01 19:49:56    907s] setOptMode -fixDrc                              true
[09/01 19:49:56    907s] setOptMode -fixFanoutLoad                       true
[09/01 19:49:56    907s] setOptMode -fixTran                             true
[09/01 19:49:56    907s] setOptMode -optimizeFF                          true
[09/01 19:49:56    907s] setOptMode -preserveAllSequential               false
[09/01 19:49:56    907s] setOptMode -setupTargetSlack                    0
[09/01 19:49:56    907s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/misc/place_opt_post_place.tcl
[09/01 19:49:56    907s] setAnalysisMode -analysisType                   onChipVariation
[09/01 19:49:56    907s] setAnalysisMode -checkType                      setup
[09/01 19:49:56    907s] setAnalysisMode -clkSrcPath                     true
[09/01 19:49:56    907s] setAnalysisMode -clockGatingCheck               true
[09/01 19:49:56    907s] setAnalysisMode -clockPropagation               sdcControl
[09/01 19:49:56    907s] setAnalysisMode -cppr                           both
[09/01 19:49:56    907s] setAnalysisMode -enableMultipleDriveNet         true
[09/01 19:49:56    907s] setAnalysisMode -log                            true
[09/01 19:49:56    907s] setAnalysisMode -sequentialConstProp            true
[09/01 19:49:56    907s] setAnalysisMode -skew                           true
[09/01 19:49:56    907s] setAnalysisMode -timeBorrowing                  true
[09/01 19:49:56    907s] setAnalysisMode -timingSelfLoopsNoSkew          false
[09/01 19:49:56    907s] setAnalysisMode -usefulSkew                     true
[09/01 19:49:56    907s] setAnalysisMode -useOutputPinCap                true
[09/01 19:49:56    907s] setAnalysisMode -warn                           true
[09/01 19:49:56    907s] 
[09/01 19:49:56    907s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/01 19:49:56    907s] Creating Cell Server ...(0, 0, 0, 0)
[09/01 19:49:56    907s] Summary for sequential cells identification: 
[09/01 19:49:56    907s]   Identified SBFF number: 3
[09/01 19:49:56    907s]   Identified MBFF number: 0
[09/01 19:49:56    907s]   Identified SB Latch number: 0
[09/01 19:49:56    907s]   Identified MB Latch number: 0
[09/01 19:49:56    907s]   Not identified SBFF number: 0
[09/01 19:49:56    907s]   Not identified MBFF number: 0
[09/01 19:49:56    907s]   Not identified SB Latch number: 0
[09/01 19:49:56    907s]   Not identified MB Latch number: 0
[09/01 19:49:56    907s]   Number of sequential cells which are not FFs: 7
[09/01 19:49:56    907s]  Visiting view : func_view_wc
[09/01 19:49:56    907s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/01 19:49:56    907s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/01 19:49:56    907s]  Visiting view : func_view_bc
[09/01 19:49:56    907s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/01 19:49:56    907s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/01 19:49:56    907s]  Setting StdDelay to 38.40
[09/01 19:49:56    907s] Creating Cell Server, finished. 
[09/01 19:49:56    907s] 
[09/01 19:49:56    907s] Need call spDPlaceInit before registerPrioInstLoc.
[09/01 19:49:56    907s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:49:56    907s] GigaOpt running with 1 threads.
[09/01 19:49:56    907s] Info: 1 threads available for lower-level modules during optimization.
[09/01 19:49:56    907s] OPERPROF: Starting DPlace-Init at level 1, MEM:1632.1M
[09/01 19:49:56    907s] #spOpts: N=130 mergeVia=F 
[09/01 19:49:56    907s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1632.1M
[09/01 19:49:56    907s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1632.1M
[09/01 19:49:56    907s] Core basic site is CoreSite
[09/01 19:49:56    907s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:49:56    907s] Fast DP-INIT is on for default
[09/01 19:49:56    907s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:49:56    907s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.153, REAL:0.043, MEM:1664.1M
[09/01 19:49:56    907s] OPERPROF:     Starting CMU at level 3, MEM:1664.1M
[09/01 19:49:56    907s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:1664.1M
[09/01 19:49:56    907s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.186, REAL:0.076, MEM:1664.1M
[09/01 19:49:56    907s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1664.1MB).
[09/01 19:49:56    907s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.256, REAL:0.146, MEM:1664.1M
[09/01 19:49:56    908s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:49:56    908s] 
[09/01 19:49:56    908s] Creating Lib Analyzer ...
[09/01 19:49:56    908s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:49:56    908s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:49:56    908s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:49:56    908s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:49:56    908s] 
[09/01 19:49:56    908s] {RT default_rc_corner 0 4 4 0}
[09/01 19:49:57    908s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:08 mem=1668.1M
[09/01 19:49:57    908s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:08 mem=1668.1M
[09/01 19:49:57    908s] Creating Lib Analyzer, finished. 
[09/01 19:49:59    910s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1506.9M, totSessionCpu=0:15:11 **
[09/01 19:49:59    910s] **INFO: DRVs not fixed with -incr option
[09/01 19:49:59    910s] *** optDesign -postCTS ***
[09/01 19:49:59    910s] DRC Margin: user margin 0.0; extra margin 0.2
[09/01 19:49:59    910s] Hold Target Slack: user slack 0
[09/01 19:49:59    910s] Setup Target Slack: user slack 0; extra slack 0.0
[09/01 19:49:59    910s] setUsefulSkewMode -ecoRoute false
[09/01 19:49:59    910s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1668.1M
[09/01 19:49:59    910s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.032, REAL:0.032, MEM:1668.1M
[09/01 19:49:59    910s] Multi-VT timing optimization disabled based on library information.
[09/01 19:49:59    910s] Deleting Cell Server ...
[09/01 19:49:59    910s] Deleting Lib Analyzer.
[09/01 19:49:59    910s] Creating Cell Server ...(0, 0, 0, 0)
[09/01 19:49:59    910s] Summary for sequential cells identification: 
[09/01 19:49:59    910s]   Identified SBFF number: 3
[09/01 19:49:59    910s]   Identified MBFF number: 0
[09/01 19:49:59    910s]   Identified SB Latch number: 0
[09/01 19:49:59    910s]   Identified MB Latch number: 0
[09/01 19:49:59    910s]   Not identified SBFF number: 0
[09/01 19:49:59    910s]   Not identified MBFF number: 0
[09/01 19:49:59    910s]   Not identified SB Latch number: 0
[09/01 19:49:59    910s]   Not identified MB Latch number: 0
[09/01 19:49:59    910s]   Number of sequential cells which are not FFs: 7
[09/01 19:49:59    910s]  Visiting view : func_view_wc
[09/01 19:49:59    910s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/01 19:49:59    910s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/01 19:49:59    910s]  Visiting view : func_view_bc
[09/01 19:49:59    910s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/01 19:49:59    910s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/01 19:49:59    910s]  Setting StdDelay to 38.40
[09/01 19:49:59    910s] Creating Cell Server, finished. 
[09/01 19:49:59    910s] 
[09/01 19:49:59    910s] Deleting Cell Server ...
[09/01 19:49:59    910s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:49:59    910s] All LLGs are deleted
[09/01 19:49:59    910s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1668.1M
[09/01 19:49:59    910s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1668.1M
[09/01 19:49:59    910s] Start to check current routing status for nets...
[09/01 19:49:59    911s] All nets are already routed correctly.
[09/01 19:49:59    911s] End to check current routing status for nets (mem=1668.1M)
[09/01 19:50:00    911s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1668.1M
[09/01 19:50:00    911s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1668.1M
[09/01 19:50:00    911s] Fast DP-INIT is on for default
[09/01 19:50:00    911s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.142, REAL:0.042, MEM:1668.1M
[09/01 19:50:00    911s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.071, MEM:1668.1M
[09/01 19:50:01    913s] Starting delay calculation for Setup views
[09/01 19:50:01    913s] #################################################################################
[09/01 19:50:01    913s] # Design Stage: PreRoute
[09/01 19:50:01    913s] # Design Name: croc_chip
[09/01 19:50:01    913s] # Design Mode: 130nm
[09/01 19:50:01    913s] # Analysis Mode: MMMC OCV 
[09/01 19:50:01    913s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:50:01    913s] # Signoff Settings: SI Off 
[09/01 19:50:01    913s] #################################################################################
[09/01 19:50:01    913s] Calculate early delays in OCV mode...
[09/01 19:50:02    913s] Calculate late delays in OCV mode...
[09/01 19:50:02    913s] Topological Sorting (REAL = 0:00:00.0, MEM = 1649.7M, InitMEM = 1643.0M)
[09/01 19:50:02    913s] Start delay calculation (fullDC) (1 T). (MEM=1649.72)
[09/01 19:50:02    913s] End AAE Lib Interpolated Model. (MEM=1674.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/01 19:50:03    914s] Type 'man IMPESI-3194' for more detail.
[09/01 19:50:03    914s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/01 19:50:03    914s] Type 'man IMPESI-3199' for more detail.
[09/01 19:50:10    922s] Total number of fetched objects 49409
[09/01 19:50:11    922s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[09/01 19:50:11    922s] End delay calculation. (MEM=1690.5 CPU=0:00:07.5 REAL=0:00:08.0)
[09/01 19:50:11    922s] End delay calculation (fullDC). (MEM=1690.5 CPU=0:00:08.9 REAL=0:00:09.0)
[09/01 19:50:11    922s] *** CDM Built up (cpu=0:00:09.1  real=0:00:10.0  mem= 1690.5M) ***
[09/01 19:50:12    924s] *** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:15:24 mem=1690.5M)
[09/01 19:50:13    924s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.122  |
|           TNS (ns):| -57.186 |
|    Violating Paths:|   35    |
|          All Paths:|  10625  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.144   |    168 (168)     |
|   max_tran     |      1 (2)       |   -0.017   |     44 (158)     |
|   max_fanout   |      2 (2)       |     -6     |    181 (181)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.156%
Routing Overflow: 0.16% H and 4.26% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1503.3M, totSessionCpu=0:15:25 **
[09/01 19:50:13    924s] The useful skew maximum allowed delay is: 0.3
[09/01 19:50:13    924s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/01 19:50:13    924s] Begin: GigaOpt Optimization in WNS mode
[09/01 19:50:13    924s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -usefulSkew
[09/01 19:50:13    924s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:50:13    924s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:50:13    924s] *info: 48 skip_routing nets excluded.
[09/01 19:50:13    924s] Info: 48 io nets excluded
[09/01 19:50:13    924s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:50:13    924s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:50:13    924s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:24.9/0:24:52.0 (0.6), mem = 1645.8M
[09/01 19:50:13    924s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.18
[09/01 19:50:13    924s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:50:13    924s] ### Creating PhyDesignMc. totSessionCpu=0:15:25 mem=1655.8M
[09/01 19:50:13    924s] OPERPROF: Starting DPlace-Init at level 1, MEM:1655.8M
[09/01 19:50:13    924s] #spOpts: N=130 mergeVia=F 
[09/01 19:50:13    924s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1655.8M
[09/01 19:50:13    924s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:50:13    925s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.036, MEM:1655.8M
[09/01 19:50:13    925s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1655.8MB).
[09/01 19:50:13    925s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.090, MEM:1655.8M
[09/01 19:50:14    925s] TotalInstCnt at PhyDesignMc Initialization: 43,890
[09/01 19:50:14    925s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:25 mem=1655.8M
[09/01 19:50:14    925s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:50:14    925s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:50:14    925s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:50:14    925s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:50:14    925s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:50:14    925s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:50:14    925s] ### Creating LA Mngr. totSessionCpu=0:15:25 mem=1724.5M
[09/01 19:50:14    925s] {RT default_rc_corner 0 4 4 0}
[09/01 19:50:14    925s] ### Creating LA Mngr, finished. totSessionCpu=0:15:26 mem=1740.5M
[09/01 19:50:14    925s] 
[09/01 19:50:14    925s] Creating Lib Analyzer ...
[09/01 19:50:14    925s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:50:14    925s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:50:14    925s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:50:14    925s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:50:14    925s] 
[09/01 19:50:14    925s] {RT default_rc_corner 0 4 4 0}
[09/01 19:50:14    926s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:26 mem=1740.5M
[09/01 19:50:14    926s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:26 mem=1740.5M
[09/01 19:50:14    926s] Creating Lib Analyzer, finished. 
[09/01 19:50:14    926s] 
[09/01 19:50:14    926s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:50:14    926s] ### Creating LA Mngr. totSessionCpu=0:15:26 mem=1740.5M
[09/01 19:50:14    926s] ### Creating LA Mngr, finished. totSessionCpu=0:15:26 mem=1740.5M
[09/01 19:50:17    929s] *info: 4 don't touch nets excluded
[09/01 19:50:17    929s] *info: 48 io nets excluded
[09/01 19:50:17    929s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:50:17    929s] *info: 243 clock nets excluded
[09/01 19:50:17    929s] *info: 2 special nets excluded.
[09/01 19:50:17    929s] *info: 48 skip_routing nets excluded.
[09/01 19:50:18    929s] *info: 32 multi-driver nets excluded.
[09/01 19:50:18    929s] *info: 1357 no-driver nets excluded.
[09/01 19:50:18    929s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:50:18    929s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.11
[09/01 19:50:20    931s] PathGroup :  in2out  TargetSlack : 0.0384 
[09/01 19:50:20    931s] PathGroup :  in2reg  TargetSlack : 0.0384 
[09/01 19:50:20    931s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[09/01 19:50:20    931s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[09/01 19:50:20    931s] PathGroup :  reg2out  TargetSlack : 0.0384 
[09/01 19:50:20    931s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[09/01 19:50:21    932s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.186 Density 61.16
[09/01 19:50:21    932s] Optimizer WNS Pass 0
[09/01 19:50:21    932s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.122 TNS -57.186; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.695 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -3.122 TNS -57.186
[09/01 19:50:22    933s] Active Path Group: mem2reg reg2mem reg2reg  
[09/01 19:50:22    933s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:50:22    933s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:50:22    933s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:50:22    933s] |   0.001|   -3.122|   0.000|  -57.186|    61.16%|   0:00:00.0| 1759.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/01 19:50:22    933s] |        |         |        |         |          |            |        |            |         | 89__reg/D                                          |
[09/01 19:50:33    944s] |   0.022|   -3.122|   0.000|  -57.186|    61.18%|   0:00:11.0| 1797.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/01 19:50:33    944s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_56__reg/D           |
[09/01 19:50:37    948s] |   0.027|   -3.122|   0.000|  -57.186|    61.19%|   0:00:04.0| 1797.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/01 19:50:37    948s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_56__reg/D           |
[09/01 19:50:38    949s] |   0.043|   -3.122|   0.000|  -57.186|    61.20%|   0:00:01.0| 1797.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/01 19:50:38    949s] |        |         |        |         |          |            |        |            |         | 89__reg/D                                          |
[09/01 19:50:38    949s] |   0.043|   -3.122|   0.000|  -57.186|    61.20%|   0:00:00.0| 1797.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/01 19:50:38    949s] |        |         |        |         |          |            |        |            |         | 89__reg/D                                          |
[09/01 19:50:38    949s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:50:38    949s] 
[09/01 19:50:38    949s] *** Finish Core Optimize Step (cpu=0:00:15.9 real=0:00:16.0 mem=1797.8M) ***
[09/01 19:50:38    949s] 
[09/01 19:50:38    949s] *** Finished Optimize Step Cumulative (cpu=0:00:16.0 real=0:00:16.0 mem=1797.8M) ***
[09/01 19:50:38    949s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.122 TNS -57.186; mem2reg* WNS 0.046 TNS 0.000; reg2mem* WNS 0.687 TNS 0.000; reg2reg* WNS 0.043 TNS 0.000; HEPG WNS 0.043 TNS 0.000; all paths WNS -3.122 TNS -57.186
[09/01 19:50:38    949s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.186 Density 61.20
[09/01 19:50:38    949s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.9
[09/01 19:50:38    949s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.061, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.104, REAL:0.105, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.104, REAL:0.105, MEM:1797.8M
[09/01 19:50:38    949s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.19
[09/01 19:50:38    949s] OPERPROF: Starting RefinePlace at level 1, MEM:1797.8M
[09/01 19:50:38    949s] *** Starting refinePlace (0:15:49 mem=1797.8M) ***
[09/01 19:50:38    949s] Total net bbox length = 1.811e+06 (8.956e+05 9.156e+05) (ext = 3.890e+04)
[09/01 19:50:38    949s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:50:38    949s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.019, REAL:0.019, MEM:1797.8M
[09/01 19:50:38    949s] default core: bins with density > 0.750 = 28.41 % ( 273 / 961 )
[09/01 19:50:38    949s] Density distribution unevenness ratio = 14.985%
[09/01 19:50:38    949s] RPlace IncrNP Skipped
[09/01 19:50:38    949s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1797.8MB) @(0:15:49 - 0:15:50).
[09/01 19:50:38    949s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.025, REAL:0.025, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1797.8M
[09/01 19:50:38    949s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1797.8M
[09/01 19:50:38    949s] Starting refinePlace ...
[09/01 19:50:38    949s] ** Cut row section cpu time 0:00:00.0.
[09/01 19:50:38    949s]    Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:50:39    950s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1797.8MB) @(0:15:50 - 0:15:50).
[09/01 19:50:39    950s] Move report: preRPlace moves 298 insts, mean move: 1.73 um, max move: 12.96 um
[09/01 19:50:39    950s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_682__reg): (1316.64, 831.84) --> (1329.60, 831.84)
[09/01 19:50:39    950s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:50:39    950s] Move report: Detail placement moves 298 insts, mean move: 1.73 um, max move: 12.96 um
[09/01 19:50:39    950s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_682__reg): (1316.64, 831.84) --> (1329.60, 831.84)
[09/01 19:50:39    950s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1797.8MB
[09/01 19:50:39    950s] Statistics of distance of Instance movement in refine placement:
[09/01 19:50:39    950s]   maximum (X+Y) =        12.96 um
[09/01 19:50:39    950s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_682__reg) with max move: (1316.64, 831.84) -> (1329.6, 831.84)
[09/01 19:50:39    950s]   mean    (X+Y) =         1.73 um
[09/01 19:50:39    950s] Summary Report:
[09/01 19:50:39    950s] Instances move: 298 (out of 43698 movable)
[09/01 19:50:39    950s] Instances flipped: 0
[09/01 19:50:39    950s] Mean displacement: 1.73 um
[09/01 19:50:39    950s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_682__reg) (1316.64, 831.84) -> (1329.6, 831.84)
[09/01 19:50:39    950s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[09/01 19:50:39    950s] Total instances moved : 298
[09/01 19:50:39    950s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.773, REAL:0.779, MEM:1797.8M
[09/01 19:50:39    950s] Total net bbox length = 1.811e+06 (8.957e+05 9.156e+05) (ext = 3.890e+04)
[09/01 19:50:39    950s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1797.8MB
[09/01 19:50:39    950s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1797.8MB) @(0:15:49 - 0:15:50).
[09/01 19:50:39    950s] *** Finished refinePlace (0:15:50 mem=1797.8M) ***
[09/01 19:50:39    950s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.19
[09/01 19:50:39    950s] OPERPROF: Finished RefinePlace at level 1, CPU:0.901, REAL:0.908, MEM:1797.8M
[09/01 19:50:39    950s] *** maximum move = 12.96 um ***
[09/01 19:50:39    950s] *** Finished re-routing un-routed nets (1797.8M) ***
[09/01 19:50:39    950s] OPERPROF: Starting DPlace-Init at level 1, MEM:1797.8M
[09/01 19:50:39    950s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1797.8M
[09/01 19:50:39    950s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.032, MEM:1797.8M
[09/01 19:50:39    950s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.080, MEM:1797.8M
[09/01 19:50:40    951s] 
[09/01 19:50:40    951s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1797.8M) ***
[09/01 19:50:40    951s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.9
[09/01 19:50:40    951s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.186 Density 61.20
[09/01 19:50:40    951s] Optimizer WNS Pass 1
[09/01 19:50:40    951s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -3.122 TNS -57.186; mem2reg* WNS 0.046 TNS 0.000; reg2mem* WNS 0.687 TNS 0.000; reg2reg* WNS 0.043 TNS 0.000; HEPG WNS 0.043 TNS 0.000; all paths WNS -3.122 TNS -57.186
[09/01 19:50:40    951s] 
[09/01 19:50:40    951s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1797.8M) ***
[09/01 19:50:40    951s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -3.122 TNS -57.186; mem2reg* WNS 0.046 TNS 0.000; reg2mem* WNS 0.687 TNS 0.000; reg2reg* WNS 0.043 TNS 0.000; HEPG WNS 0.043 TNS 0.000; all paths WNS -3.122 TNS -57.186
[09/01 19:50:40    951s] 
[09/01 19:50:40    951s] *** Finish post-CTS Setup Fixing (cpu=0:00:21.7 real=0:00:22.0 mem=1797.8M) ***
[09/01 19:50:40    951s] 
[09/01 19:50:40    951s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.11
[09/01 19:50:40    951s] TotalInstCnt at PhyDesignMc Destruction: 43,914
[09/01 19:50:40    951s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.18
[09/01 19:50:40    951s] *** SetupOpt [finish] : cpu/real = 0:00:26.6/0:00:26.9 (1.0), totSession cpu/real = 0:15:51.6/0:25:18.9 (0.6), mem = 1778.7M
[09/01 19:50:40    951s] 
[09/01 19:50:40    951s] =============================================================================================
[09/01 19:50:40    951s]  Step TAT Report for WnsOpt #5
[09/01 19:50:40    951s] =============================================================================================
[09/01 19:50:40    951s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:50:40    951s] ---------------------------------------------------------------------------------------------
[09/01 19:50:40    951s] [ RefinePlace            ]      1   0:00:01.9  (   7.0 % )     0:00:01.9 /  0:00:01.9    1.0
[09/01 19:50:40    951s] [ SlackTraversorInit     ]      2   0:00:01.2  (   4.6 % )     0:00:01.2 /  0:00:01.2    1.0
[09/01 19:50:40    951s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:50:40    951s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:50:40    951s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:50:40    951s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:50:40    951s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[09/01 19:50:40    951s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:50:40    951s] [ TransformInit          ]      1   0:00:03.7  (  13.9 % )     0:00:03.7 /  0:00:03.7    1.0
[09/01 19:50:40    951s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:16.0 /  0:00:15.8    1.0
[09/01 19:50:40    951s] [ OptGetWeight           ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[09/01 19:50:40    951s] [ OptEval                ]      3   0:00:14.4  (  53.6 % )     0:00:14.4 /  0:00:14.3    1.0
[09/01 19:50:40    951s] [ OptCommit              ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[09/01 19:50:40    951s] [ IncrTimingUpdate       ]     10   0:00:01.1  (   4.0 % )     0:00:01.1 /  0:00:01.1    1.0
[09/01 19:50:40    951s] [ PostCommitDelayCalc    ]      4   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[09/01 19:50:40    951s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.3
[09/01 19:50:40    951s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:50:40    951s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.5
[09/01 19:50:40    951s] [ MISC                   ]          0:00:02.9  (  10.8 % )     0:00:02.9 /  0:00:02.9    1.0
[09/01 19:50:40    951s] ---------------------------------------------------------------------------------------------
[09/01 19:50:40    951s]  WnsOpt #5 TOTAL                    0:00:26.9  ( 100.0 % )     0:00:26.9 /  0:00:26.6    1.0
[09/01 19:50:40    951s] ---------------------------------------------------------------------------------------------
[09/01 19:50:40    951s] 
[09/01 19:50:40    951s] End: GigaOpt Optimization in WNS mode
[09/01 19:50:40    951s] *** Timing NOT met, worst failing slack is -3.122
[09/01 19:50:40    951s] *** Check timing (0:00:00.0)
[09/01 19:50:40    951s] Deleting Lib Analyzer.
[09/01 19:50:40    951s] Begin: GigaOpt Optimization in TNS mode
[09/01 19:50:40    951s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:50:40    951s] ### Creating PhyDesignMc. totSessionCpu=0:15:52 mem=1707.7M
[09/01 19:50:40    951s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/01 19:50:40    951s] OPERPROF: Starting DPlace-Init at level 1, MEM:1707.7M
[09/01 19:50:40    951s] #spOpts: N=130 mergeVia=F 
[09/01 19:50:40    951s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1707.7M
[09/01 19:50:40    951s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:50:40    951s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.049, MEM:1707.7M
[09/01 19:50:40    951s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1707.7MB).
[09/01 19:50:40    951s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.096, MEM:1707.7M
[09/01 19:50:40    951s] TotalInstCnt at PhyDesignMc Initialization: 43,914
[09/01 19:50:40    951s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:52 mem=1707.7M
[09/01 19:50:40    951s] TotalInstCnt at PhyDesignMc Destruction: 43,914
[09/01 19:50:40    951s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[09/01 19:50:40    951s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:50:41    951s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:50:41    952s] *info: 48 skip_routing nets excluded.
[09/01 19:50:41    952s] Info: 48 io nets excluded
[09/01 19:50:41    952s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:50:41    952s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:50:41    952s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:52.1/0:25:19.4 (0.6), mem = 1707.7M
[09/01 19:50:41    952s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.19
[09/01 19:50:41    952s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:50:41    952s] ### Creating PhyDesignMc. totSessionCpu=0:15:52 mem=1707.7M
[09/01 19:50:41    952s] OPERPROF: Starting DPlace-Init at level 1, MEM:1707.7M
[09/01 19:50:41    952s] #spOpts: N=130 mergeVia=F 
[09/01 19:50:41    952s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1707.7M
[09/01 19:50:41    952s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:50:41    952s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.036, MEM:1707.7M
[09/01 19:50:41    952s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1707.7MB).
[09/01 19:50:41    952s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.083, MEM:1707.7M
[09/01 19:50:41    952s] TotalInstCnt at PhyDesignMc Initialization: 43,914
[09/01 19:50:41    952s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:52 mem=1707.7M
[09/01 19:50:41    952s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:50:41    952s] 
[09/01 19:50:41    952s] Creating Lib Analyzer ...
[09/01 19:50:41    952s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:50:41    952s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/01 19:50:41    952s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/01 19:50:41    952s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/01 19:50:41    952s] 
[09/01 19:50:41    952s] {RT default_rc_corner 0 4 4 0}
[09/01 19:50:41    952s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:53 mem=1709.7M
[09/01 19:50:41    952s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:53 mem=1709.7M
[09/01 19:50:41    952s] Creating Lib Analyzer, finished. 
[09/01 19:50:41    952s] 
[09/01 19:50:41    952s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:50:41    952s] ### Creating LA Mngr. totSessionCpu=0:15:53 mem=1709.7M
[09/01 19:50:41    952s] ### Creating LA Mngr, finished. totSessionCpu=0:15:53 mem=1709.7M
[09/01 19:50:43    954s] *info: 4 don't touch nets excluded
[09/01 19:50:43    954s] *info: 48 io nets excluded
[09/01 19:50:43    954s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:50:43    954s] *info: 243 clock nets excluded
[09/01 19:50:43    954s] *info: 2 special nets excluded.
[09/01 19:50:43    954s] *info: 48 skip_routing nets excluded.
[09/01 19:50:43    954s] *info: 32 multi-driver nets excluded.
[09/01 19:50:43    954s] *info: 1357 no-driver nets excluded.
[09/01 19:50:43    954s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:50:44    955s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.12
[09/01 19:50:44    955s] PathGroup :  in2out  TargetSlack : 0.0384 
[09/01 19:50:44    955s] PathGroup :  in2reg  TargetSlack : 0.0384 
[09/01 19:50:44    955s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[09/01 19:50:44    955s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[09/01 19:50:44    955s] PathGroup :  reg2out  TargetSlack : 0.0384 
[09/01 19:50:44    955s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[09/01 19:50:44    955s] ** GigaOpt Optimizer WNS Slack -3.122 TNS Slack -57.186 Density 61.20
[09/01 19:50:44    955s] Optimizer TNS Opt
[09/01 19:50:44    955s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.122 TNS -57.186; mem2reg* WNS 0.046 TNS 0.000; reg2mem* WNS 0.687 TNS 0.000; reg2reg* WNS 0.043 TNS 0.000; HEPG WNS 0.043 TNS 0.000; all paths WNS -3.122 TNS -57.186
[09/01 19:50:44    955s] 
[09/01 19:50:44    955s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1728.8M) ***
[09/01 19:50:44    955s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.122 TNS -57.186; mem2reg* WNS 0.046 TNS 0.000; reg2mem* WNS 0.687 TNS 0.000; reg2reg* WNS 0.043 TNS 0.000; HEPG WNS 0.043 TNS 0.000; all paths WNS -3.122 TNS -57.186
[09/01 19:50:44    955s] 
[09/01 19:50:44    955s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1728.8M) ***
[09/01 19:50:44    955s] 
[09/01 19:50:44    955s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.12
[09/01 19:50:44    955s] TotalInstCnt at PhyDesignMc Destruction: 43,914
[09/01 19:50:44    955s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.19
[09/01 19:50:44    955s] *** SetupOpt [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:15:55.7/0:25:23.0 (0.6), mem = 1709.7M
[09/01 19:50:44    955s] 
[09/01 19:50:44    955s] =============================================================================================
[09/01 19:50:44    955s]  Step TAT Report for TnsOpt #7
[09/01 19:50:44    955s] =============================================================================================
[09/01 19:50:44    955s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:50:44    955s] ---------------------------------------------------------------------------------------------
[09/01 19:50:44    955s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:50:44    955s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:50:44    955s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:50:44    955s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:50:44    955s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/01 19:50:44    955s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:50:44    955s] [ TransformInit          ]      1   0:00:02.4  (  66.2 % )     0:00:02.4 /  0:00:02.4    1.0
[09/01 19:50:44    955s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:50:44    955s] [ MISC                   ]          0:00:00.3  (   8.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:50:44    955s] ---------------------------------------------------------------------------------------------
[09/01 19:50:44    955s]  TnsOpt #7 TOTAL                    0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.6    1.0
[09/01 19:50:44    955s] ---------------------------------------------------------------------------------------------
[09/01 19:50:44    955s] 
[09/01 19:50:44    955s] End: GigaOpt Optimization in TNS mode
[09/01 19:50:44    955s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/01 19:50:44    955s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:50:45    955s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:50:45    955s] *info: 48 skip_routing nets excluded.
[09/01 19:50:45    955s] Info: 48 io nets excluded
[09/01 19:50:45    955s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:50:45    956s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:50:45    956s] ### Creating LA Mngr. totSessionCpu=0:15:56 mem=1707.7M
[09/01 19:50:45    956s] ### Creating LA Mngr, finished. totSessionCpu=0:15:56 mem=1707.7M
[09/01 19:50:45    956s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:50:45    956s] ### Creating PhyDesignMc. totSessionCpu=0:15:56 mem=1726.8M
[09/01 19:50:45    956s] OPERPROF: Starting DPlace-Init at level 1, MEM:1726.8M
[09/01 19:50:45    956s] #spOpts: N=130 mergeVia=F 
[09/01 19:50:45    956s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1726.8M
[09/01 19:50:45    956s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:50:45    956s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:1726.8M
[09/01 19:50:45    956s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1726.8MB).
[09/01 19:50:45    956s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.098, MEM:1726.8M
[09/01 19:50:45    956s] TotalInstCnt at PhyDesignMc Initialization: 43,914
[09/01 19:50:45    956s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:56 mem=1726.8M
[09/01 19:50:45    956s] Begin: Area Reclaim Optimization
[09/01 19:50:45    956s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:56.4/0:25:23.7 (0.6), mem = 1726.8M
[09/01 19:50:45    956s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.20
[09/01 19:50:45    956s] 
[09/01 19:50:45    956s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/01 19:50:45    956s] ### Creating LA Mngr. totSessionCpu=0:15:57 mem=1726.8M
[09/01 19:50:45    956s] ### Creating LA Mngr, finished. totSessionCpu=0:15:57 mem=1726.8M
[09/01 19:50:45    956s] Usable buffer cells for single buffer setup transform:
[09/01 19:50:45    956s] sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 
[09/01 19:50:45    956s] Number of usable buffer cells above: 4
[09/01 19:50:46    957s] Reclaim Optimization WNS Slack -3.122  TNS Slack -57.186 Density 61.20
[09/01 19:50:46    957s] +----------+---------+--------+--------+------------+--------+
[09/01 19:50:46    957s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/01 19:50:46    957s] +----------+---------+--------+--------+------------+--------+
[09/01 19:50:46    957s] |    61.20%|        -|  -3.122| -57.186|   0:00:00.0| 1726.8M|
[09/01 19:50:49    960s] |    61.20%|        0|  -3.122| -57.186|   0:00:03.0| 1767.6M|
[09/01 19:50:49    960s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[09/01 19:50:49    960s] |    61.20%|        0|  -3.122| -57.186|   0:00:00.0| 1767.6M|
[09/01 19:51:01    972s] |    61.15%|       65|  -3.122| -57.186|   0:00:12.0| 1767.6M|
[09/01 19:51:09    980s] |    61.12%|      177|  -3.122| -57.185|   0:00:08.0| 1767.6M|
[09/01 19:51:09    980s] |    61.12%|        2|  -3.122| -57.185|   0:00:00.0| 1767.6M|
[09/01 19:51:10    980s] |    61.12%|        0|  -3.122| -57.185|   0:00:01.0| 1767.6M|
[09/01 19:51:10    980s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[09/01 19:51:10    981s] |    61.12%|        0|  -3.122| -57.185|   0:00:00.0| 1767.6M|
[09/01 19:51:10    981s] +----------+---------+--------+--------+------------+--------+
[09/01 19:51:10    981s] Reclaim Optimization End WNS Slack -3.122  TNS Slack -57.185 Density 61.12
[09/01 19:51:10    981s] 
[09/01 19:51:10    981s] ** Summary: Restruct = 0 Buffer Deletion = 57 Declone = 9 Resize = 81 **
[09/01 19:51:10    981s] --------------------------------------------------------------
[09/01 19:51:10    981s] |                                   | Total     | Sequential |
[09/01 19:51:10    981s] --------------------------------------------------------------
[09/01 19:51:10    981s] | Num insts resized                 |      79  |       0    |
[09/01 19:51:10    981s] | Num insts undone                  |      98  |       0    |
[09/01 19:51:10    981s] | Num insts Downsized               |      79  |       0    |
[09/01 19:51:10    981s] | Num insts Samesized               |       0  |       0    |
[09/01 19:51:10    981s] | Num insts Upsized                 |       0  |       0    |
[09/01 19:51:10    981s] | Num multiple commits+uncommits    |       2  |       -    |
[09/01 19:51:10    981s] --------------------------------------------------------------
[09/01 19:51:10    981s] End: Core Area Reclaim Optimization (cpu = 0:00:24.7) (real = 0:00:25.0) **
[09/01 19:51:10    981s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1767.6M
[09/01 19:51:10    981s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1767.6M
[09/01 19:51:10    981s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1767.6M
[09/01 19:51:10    981s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.057, REAL:0.057, MEM:1767.6M
[09/01 19:51:10    981s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.103, REAL:0.104, MEM:1767.6M
[09/01 19:51:10    981s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.103, REAL:0.104, MEM:1767.6M
[09/01 19:51:10    981s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.20
[09/01 19:51:10    981s] OPERPROF: Starting RefinePlace at level 1, MEM:1767.6M
[09/01 19:51:10    981s] *** Starting refinePlace (0:16:21 mem=1767.6M) ***
[09/01 19:51:10    981s] Total net bbox length = 1.810e+06 (8.947e+05 9.155e+05) (ext = 3.890e+04)
[09/01 19:51:10    981s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:10    981s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1767.6M
[09/01 19:51:10    981s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1767.6M
[09/01 19:51:10    981s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1767.6M
[09/01 19:51:10    981s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1767.6M
[09/01 19:51:10    981s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1767.6M
[09/01 19:51:10    981s] Starting refinePlace ...
[09/01 19:51:10    981s] 
[09/01 19:51:10    981s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:51:11    982s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:11    982s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=1767.6MB) @(0:16:21 - 0:16:23).
[09/01 19:51:11    982s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:11    982s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1767.6MB
[09/01 19:51:11    982s] Statistics of distance of Instance movement in refine placement:
[09/01 19:51:11    982s]   maximum (X+Y) =         0.00 um
[09/01 19:51:11    982s]   mean    (X+Y) =         0.00 um
[09/01 19:51:11    982s] Total instances flipped for legalization: 16
[09/01 19:51:11    982s] Summary Report:
[09/01 19:51:11    982s] Instances move: 0 (out of 43632 movable)
[09/01 19:51:11    982s] Instances flipped: 16
[09/01 19:51:11    982s] Mean displacement: 0.00 um
[09/01 19:51:11    982s] Max displacement: 0.00 um 
[09/01 19:51:11    982s] Total instances moved : 0
[09/01 19:51:11    982s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.151, REAL:1.161, MEM:1767.6M
[09/01 19:51:11    982s] Total net bbox length = 1.810e+06 (8.947e+05 9.155e+05) (ext = 3.890e+04)
[09/01 19:51:11    982s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1767.6MB
[09/01 19:51:11    982s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1767.6MB) @(0:16:21 - 0:16:23).
[09/01 19:51:11    982s] *** Finished refinePlace (0:16:23 mem=1767.6M) ***
[09/01 19:51:11    982s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.20
[09/01 19:51:11    982s] OPERPROF: Finished RefinePlace at level 1, CPU:1.262, REAL:1.272, MEM:1767.6M
[09/01 19:51:12    982s] *** maximum move = 0.00 um ***
[09/01 19:51:12    982s] *** Finished re-routing un-routed nets (1767.6M) ***
[09/01 19:51:12    983s] OPERPROF: Starting DPlace-Init at level 1, MEM:1767.6M
[09/01 19:51:12    983s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1767.6M
[09/01 19:51:12    983s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:1767.6M
[09/01 19:51:12    983s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.094, MEM:1767.6M
[09/01 19:51:12    983s] 
[09/01 19:51:12    983s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=1767.6M) ***
[09/01 19:51:12    983s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.20
[09/01 19:51:12    983s] *** AreaOpt [finish] : cpu/real = 0:00:26.9/0:00:27.2 (1.0), totSession cpu/real = 0:16:23.3/0:25:50.9 (0.6), mem = 1767.6M
[09/01 19:51:12    983s] 
[09/01 19:51:12    983s] =============================================================================================
[09/01 19:51:12    983s]  Step TAT Report for AreaOpt #3
[09/01 19:51:12    983s] =============================================================================================
[09/01 19:51:12    983s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:51:12    983s] ---------------------------------------------------------------------------------------------
[09/01 19:51:12    983s] [ RefinePlace            ]      1   0:00:02.2  (   8.1 % )     0:00:02.2 /  0:00:02.2    1.0
[09/01 19:51:12    983s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:51:12    983s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:12    983s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.9
[09/01 19:51:12    983s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:12    983s] [ OptSingleIteration     ]      7   0:00:00.3  (   1.2 % )     0:00:23.3 /  0:00:23.1    1.0
[09/01 19:51:12    983s] [ OptGetWeight           ]    604   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[09/01 19:51:12    983s] [ OptEval                ]    604   0:00:16.7  (  61.6 % )     0:00:16.7 /  0:00:16.5    1.0
[09/01 19:51:12    983s] [ OptCommit              ]    604   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[09/01 19:51:12    983s] [ IncrTimingUpdate       ]    118   0:00:05.4  (  20.0 % )     0:00:05.4 /  0:00:05.4    1.0
[09/01 19:51:12    983s] [ PostCommitDelayCalc    ]    635   0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:00.6    0.9
[09/01 19:51:12    983s] [ MISC                   ]          0:00:01.3  (   4.8 % )     0:00:01.3 /  0:00:01.3    1.0
[09/01 19:51:12    983s] ---------------------------------------------------------------------------------------------
[09/01 19:51:12    983s]  AreaOpt #3 TOTAL                   0:00:27.2  ( 100.0 % )     0:00:27.2 /  0:00:26.9    1.0
[09/01 19:51:12    983s] ---------------------------------------------------------------------------------------------
[09/01 19:51:12    983s] 
[09/01 19:51:12    983s] TotalInstCnt at PhyDesignMc Destruction: 43,848
[09/01 19:51:12    983s] End: Area Reclaim Optimization (cpu=0:00:27, real=0:00:27, mem=1710.48M, totSessionCpu=0:16:23).
[09/01 19:51:12    983s] All LLGs are deleted
[09/01 19:51:12    983s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1710.5M
[09/01 19:51:12    983s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:1710.5M
[09/01 19:51:12    983s] ### Creating LA Mngr. totSessionCpu=0:16:24 mem=1710.5M
[09/01 19:51:12    983s] ### Creating LA Mngr, finished. totSessionCpu=0:16:24 mem=1710.5M
[09/01 19:51:12    983s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1710.48 MB )
[09/01 19:51:12    983s] (I)       Started Loading and Dumping File ( Curr Mem: 1710.48 MB )
[09/01 19:51:12    983s] (I)       Reading DB...
[09/01 19:51:12    983s] (I)       Read data from FE... (mem=1710.5M)
[09/01 19:51:12    983s] (I)       Read nodes and places... (mem=1710.5M)
[09/01 19:51:13    983s] (I)       Done Read nodes and places (cpu=0.057s, mem=1725.4M)
[09/01 19:51:13    983s] (I)       Read nets... (mem=1725.4M)
[09/01 19:51:13    983s] (I)       Done Read nets (cpu=0.139s, mem=1744.9M)
[09/01 19:51:13    983s] (I)       Done Read data from FE (cpu=0.197s, mem=1744.9M)
[09/01 19:51:13    983s] (I)       before initializing RouteDB syMemory usage = 1744.9 MB
[09/01 19:51:13    983s] (I)       == Non-default Options ==
[09/01 19:51:13    983s] (I)       Maximum routing layer                              : 4
[09/01 19:51:13    983s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:51:13    983s] (I)       Use row-based GCell size
[09/01 19:51:13    983s] (I)       GCell unit size  : 3780
[09/01 19:51:13    983s] (I)       GCell multiplier : 1
[09/01 19:51:13    983s] (I)       build grid graph
[09/01 19:51:13    983s] (I)       build grid graph start
[09/01 19:51:13    983s] [NR-eGR] Track table information for default rule: 
[09/01 19:51:13    983s] [NR-eGR] Metal1 has no routable track
[09/01 19:51:13    983s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:51:13    983s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:51:13    983s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:51:13    983s] (I)       build grid graph end
[09/01 19:51:13    983s] (I)       ===========================================================================
[09/01 19:51:13    983s] (I)       == Report All Rule Vias ==
[09/01 19:51:13    983s] (I)       ===========================================================================
[09/01 19:51:13    983s] (I)        Via Rule : (Default)
[09/01 19:51:13    983s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:51:13    983s] (I)       ---------------------------------------------------------------------------
[09/01 19:51:13    983s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:51:13    983s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:51:13    983s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:51:13    983s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:51:13    983s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:51:13    983s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:51:13    983s] (I)       ===========================================================================
[09/01 19:51:13    983s] (I)        Via Rule : ndr_1w2s
[09/01 19:51:13    983s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:51:13    983s] (I)       ---------------------------------------------------------------------------
[09/01 19:51:13    983s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:51:13    983s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:51:13    983s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:51:13    983s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:51:13    983s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:51:13    983s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:51:13    983s] (I)       ===========================================================================
[09/01 19:51:13    983s] (I)        Via Rule : ndr_3w3s
[09/01 19:51:13    983s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:51:13    983s] (I)       ---------------------------------------------------------------------------
[09/01 19:51:13    983s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:51:13    983s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:51:13    983s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:51:13    983s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:51:13    983s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:51:13    983s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:51:13    983s] (I)       ===========================================================================
[09/01 19:51:13    983s] (I)        Via Rule : ndr_2w2s
[09/01 19:51:13    983s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:51:13    983s] (I)       ---------------------------------------------------------------------------
[09/01 19:51:13    983s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:51:13    983s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:51:13    983s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:51:13    983s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:51:13    983s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:51:13    983s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:51:13    983s] (I)       ===========================================================================
[09/01 19:51:13    983s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1744.86 MB )
[09/01 19:51:13    983s] (I)       Num PG vias on layer 2 : 0
[09/01 19:51:13    983s] (I)       Num PG vias on layer 3 : 0
[09/01 19:51:13    983s] (I)       Num PG vias on layer 4 : 0
[09/01 19:51:13    983s] [NR-eGR] Read 74663 PG shapes
[09/01 19:51:13    983s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1744.86 MB )
[09/01 19:51:13    983s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:51:13    983s] [NR-eGR] #Instance Blockages : 7050
[09/01 19:51:13    983s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:51:13    983s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:51:13    983s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:51:13    983s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:51:13    983s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:51:13    983s] (I)       readDataFromPlaceDB
[09/01 19:51:13    983s] (I)       Read net information..
[09/01 19:51:13    983s] [NR-eGR] Read numTotalNets=44506  numIgnoredNets=264
[09/01 19:51:13    983s] (I)       Read testcase time = 0.019 seconds
[09/01 19:51:13    983s] 
[09/01 19:51:13    983s] (I)       early_global_route_priority property id does not exist.
[09/01 19:51:13    983s] (I)       Start initializing grid graph
[09/01 19:51:13    983s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:51:13    983s] (I)       End initializing grid graph
[09/01 19:51:13    983s] (I)       Model blockages into capacity
[09/01 19:51:13    983s] (I)       Read Num Blocks=103643  Num Prerouted Wires=16865  Num CS=0
[09/01 19:51:13    983s] (I)       Started Modeling ( Curr Mem: 1754.65 MB )
[09/01 19:51:13    983s] (I)       Layer 1 (H) : #blockages 66282 : #preroutes 12225
[09/01 19:51:13    983s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:51:13    984s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:51:13    984s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1754.65 MB )
[09/01 19:51:13    984s] (I)       -- layer congestion ratio --
[09/01 19:51:13    984s] (I)       Layer 1 : 0.100000
[09/01 19:51:13    984s] (I)       Layer 2 : 0.700000
[09/01 19:51:13    984s] (I)       Layer 3 : 0.700000
[09/01 19:51:13    984s] (I)       Layer 4 : 0.700000
[09/01 19:51:13    984s] (I)       ----------------------------
[09/01 19:51:13    984s] (I)       Number of ignored nets = 264
[09/01 19:51:13    984s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:51:13    984s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:51:13    984s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:51:13    984s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:51:13    984s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:51:13    984s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:51:13    984s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:51:13    984s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:51:13    984s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:51:13    984s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:51:13    984s] (I)       Before initializing Early Global Route syMemory usage = 1754.6 MB
[09/01 19:51:13    984s] (I)       Ndr track 0 does not exist
[09/01 19:51:13    984s] (I)       Ndr track 0 does not exist
[09/01 19:51:13    984s] (I)       Ndr track 0 does not exist
[09/01 19:51:13    984s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:51:13    984s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:51:13    984s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:51:13    984s] (I)       Site width          :   480  (dbu)
[09/01 19:51:13    984s] (I)       Row height          :  3780  (dbu)
[09/01 19:51:13    984s] (I)       GCell width         :  3780  (dbu)
[09/01 19:51:13    984s] (I)       GCell height        :  3780  (dbu)
[09/01 19:51:13    984s] (I)       Grid                :   487   487     4
[09/01 19:51:13    984s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:51:13    984s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:51:13    984s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:51:13    984s] (I)       Default wire width  :   160   200   200   200
[09/01 19:51:13    984s] (I)       Default wire space  :   180   210   210   210
[09/01 19:51:13    984s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:51:13    984s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:51:13    984s] (I)       First track coord   :     0   240   480   240
[09/01 19:51:13    984s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:51:13    984s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:51:13    984s] (I)       Num of masks        :     1     1     1     1
[09/01 19:51:13    984s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:51:13    984s] (I)       --------------------------------------------------------
[09/01 19:51:13    984s] 
[09/01 19:51:13    984s] [NR-eGR] ============ Routing rule table ============
[09/01 19:51:13    984s] [NR-eGR] Rule id: 0  Nets: 44217 
[09/01 19:51:13    984s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:51:13    984s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:51:13    984s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:51:13    984s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:51:13    984s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:51:13    984s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:51:13    984s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:51:13    984s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:51:13    984s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:51:13    984s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:51:13    984s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:51:13    984s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:51:13    984s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:51:13    984s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:51:13    984s] [NR-eGR] ========================================
[09/01 19:51:13    984s] [NR-eGR] 
[09/01 19:51:13    984s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:51:13    984s] (I)       blocked tracks on layer2 : = 875221 / 2133547 (41.02%)
[09/01 19:51:13    984s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:51:13    984s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:51:13    984s] (I)       After initializing Early Global Route syMemory usage = 1764.1 MB
[09/01 19:51:13    984s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Reset routing kernel
[09/01 19:51:13    984s] (I)       Started Global Routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       ============= Initialization =============
[09/01 19:51:13    984s] (I)       totalPins=139975  totalGlobalPin=132891 (94.94%)
[09/01 19:51:13    984s] (I)       Started Net group 1 ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Build MST ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Generate topology with single threads
[09/01 19:51:13    984s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:51:13    984s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:51:13    984s] (I)       
[09/01 19:51:13    984s] (I)       ============  Phase 1a Route ============
[09/01 19:51:13    984s] (I)       Started Phase 1a ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Pattern routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:51:13    984s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:51:13    984s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       
[09/01 19:51:13    984s] (I)       ============  Phase 1b Route ============
[09/01 19:51:13    984s] (I)       Started Phase 1b ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Monotonic routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:51:13    984s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:51:13    984s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       
[09/01 19:51:13    984s] (I)       ============  Phase 1c Route ============
[09/01 19:51:13    984s] (I)       Started Phase 1c ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Two level routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Level2 Grid: 98 x 98
[09/01 19:51:13    984s] (I)       Started Two Level Routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:51:13    984s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       
[09/01 19:51:13    984s] (I)       ============  Phase 1d Route ============
[09/01 19:51:13    984s] (I)       Started Phase 1d ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Detoured routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:51:13    984s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       
[09/01 19:51:13    984s] (I)       ============  Phase 1e Route ============
[09/01 19:51:13    984s] (I)       Started Phase 1e ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Route legalization ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:51:13    984s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:51:13    984s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Layer assignment ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Running layer assignment with 1 threads
[09/01 19:51:13    984s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Net group 2 ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Build MST ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Generate topology with single threads
[09/01 19:51:13    984s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       total 2D Cap : 3730858 = (2634096 H, 1096762 V)
[09/01 19:51:13    984s] [NR-eGR] Layer group 2: route 44217 net(s) in layer range [2, 4]
[09/01 19:51:13    984s] (I)       
[09/01 19:51:13    984s] (I)       ============  Phase 1a Route ============
[09/01 19:51:13    984s] (I)       Started Phase 1a ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Pattern routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Pattern routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 233
[09/01 19:51:13    984s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Usage: 518532 = (269053 H, 249479 V) = (10.21% H, 22.75% V) = (1.017e+06um H, 9.430e+05um V)
[09/01 19:51:13    984s] (I)       Finished Phase 1a ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       
[09/01 19:51:13    984s] (I)       ============  Phase 1b Route ============
[09/01 19:51:13    984s] (I)       Started Phase 1b ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Monotonic routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Monotonic routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Usage: 519616 = (269704 H, 249912 V) = (10.24% H, 22.79% V) = (1.019e+06um H, 9.447e+05um V)
[09/01 19:51:13    984s] (I)       Overflow of layer group 2: 0.78% H + 4.53% V. EstWL: 1.964148e+06um
[09/01 19:51:13    984s] (I)       Finished Phase 1b ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       
[09/01 19:51:13    984s] (I)       ============  Phase 1c Route ============
[09/01 19:51:13    984s] (I)       Started Phase 1c ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Two level routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Level2 Grid: 98 x 98
[09/01 19:51:13    984s] (I)       Started Two Level Routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Two Level Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Two level routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Usage: 525639 = (275134 H, 250505 V) = (10.45% H, 22.84% V) = (1.040e+06um H, 9.469e+05um V)
[09/01 19:51:13    984s] (I)       Finished Phase 1c ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       
[09/01 19:51:13    984s] (I)       ============  Phase 1d Route ============
[09/01 19:51:13    984s] (I)       Started Phase 1d ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Detoured routing ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Usage: 525639 = (275134 H, 250505 V) = (10.45% H, 22.84% V) = (1.040e+06um H, 9.469e+05um V)
[09/01 19:51:13    984s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       
[09/01 19:51:13    984s] (I)       ============  Phase 1e Route ============
[09/01 19:51:13    984s] (I)       Started Phase 1e ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Route legalization ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Usage: 525639 = (275134 H, 250505 V) = (10.45% H, 22.84% V) = (1.040e+06um H, 9.469e+05um V)
[09/01 19:51:13    984s] [NR-eGR] Early Global Route overflow of layer group 2: 0.21% H + 4.01% V. EstWL: 1.986915e+06um
[09/01 19:51:13    984s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:13    984s] (I)       Started Layer assignment ( Curr Mem: 1764.15 MB )
[09/01 19:51:14    984s] (I)       Current Layer assignment [Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:14    984s] (I)       Running layer assignment with 1 threads
[09/01 19:51:14    984s] (I)       Finished Layer assignment ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:14    984s] (I)       Finished Net group 2 ( CPU: 0.82 sec, Real: 0.83 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:14    984s] (I)       
[09/01 19:51:14    984s] (I)       ============  Phase 1l Route ============
[09/01 19:51:14    984s] (I)       Started Phase 1l ( Curr Mem: 1764.15 MB )
[09/01 19:51:14    984s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:14    984s] (I)       
[09/01 19:51:14    984s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:51:14    984s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:51:14    984s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:51:14    984s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[09/01 19:51:14    984s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:51:14    984s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:51:14    984s] [NR-eGR]  Metal2  (2)       383( 0.24%)        35( 0.02%)         2( 0.00%)   ( 0.26%) 
[09/01 19:51:14    984s] [NR-eGR]  Metal3  (3)      5437( 3.38%)       179( 0.11%)         6( 0.00%)   ( 3.49%) 
[09/01 19:51:14    984s] [NR-eGR]  Metal4  (4)        96( 0.06%)         2( 0.00%)         0( 0.00%)   ( 0.06%) 
[09/01 19:51:14    984s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:51:14    984s] [NR-eGR] Total             5916( 1.22%)       216( 0.04%)         8( 0.00%)   ( 1.27%) 
[09/01 19:51:14    984s] [NR-eGR] 
[09/01 19:51:14    984s] (I)       Finished Global Routing ( CPU: 0.89 sec, Real: 0.90 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:14    984s] (I)       total 2D Cap : 3750843 = (2652455 H, 1098388 V)
[09/01 19:51:14    984s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.50% V
[09/01 19:51:14    984s] [NR-eGR] Overflow after Early Global Route 0.15% H + 4.35% V
[09/01 19:51:14    985s] (I)       ============= track Assignment ============
[09/01 19:51:14    985s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1764.15 MB )
[09/01 19:51:14    985s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:14    985s] (I)       Started Track Assignment ( Curr Mem: 1764.15 MB )
[09/01 19:51:14    985s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[09/01 19:51:14    985s] (I)       Running track assignment with 1 threads
[09/01 19:51:14    985s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:14    985s] (I)       Run Multi-thread track assignment
[09/01 19:51:14    985s] (I)       Finished Track Assignment ( CPU: 0.47 sec, Real: 0.48 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:14    985s] [NR-eGR] Started Export DB wires ( Curr Mem: 1764.15 MB )
[09/01 19:51:14    985s] [NR-eGR] Started Export all nets ( Curr Mem: 1764.15 MB )
[09/01 19:51:15    985s] [NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:15    985s] [NR-eGR] Started Set wire vias ( Curr Mem: 1764.15 MB )
[09/01 19:51:15    985s] [NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:15    985s] [NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 1764.15 MB )
[09/01 19:51:15    985s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:51:15    985s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 139533
[09/01 19:51:15    985s] [NR-eGR] Metal2  (2H) length: 6.726546e+05um, number of vias: 215917
[09/01 19:51:15    985s] [NR-eGR] Metal3  (3V) length: 1.012314e+06um, number of vias: 20591
[09/01 19:51:15    985s] [NR-eGR] Metal4  (4H) length: 4.666996e+05um, number of vias: 0
[09/01 19:51:15    985s] [NR-eGR] Total length: 2.151668e+06um, number of vias: 376041
[09/01 19:51:15    985s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:51:15    985s] [NR-eGR] Total eGR-routed clock nets wire length: 2.133600e+02um 
[09/01 19:51:15    985s] [NR-eGR] --------------------------------------------------------------------------
[09/01 19:51:15    986s] Saved RC grid cleaned up.
[09/01 19:51:15    986s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.53 sec, Real: 2.55 sec, Curr Mem: 1741.07 MB )
[09/01 19:51:15    986s] Extraction called for design 'croc_chip' of instances=52018 and nets=50692 using extraction engine 'preRoute' .
[09/01 19:51:15    986s] PreRoute RC Extraction called for design croc_chip.
[09/01 19:51:15    986s] RC Extraction called in multi-corner(1) mode.
[09/01 19:51:15    986s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/01 19:51:15    986s] Type 'man IMPEXT-6197' for more detail.
[09/01 19:51:15    986s] RCMode: PreRoute
[09/01 19:51:15    986s]       RC Corner Indexes            0   
[09/01 19:51:15    986s] Capacitance Scaling Factor   : 1.00000 
[09/01 19:51:15    986s] Resistance Scaling Factor    : 1.00000 
[09/01 19:51:15    986s] Clock Cap. Scaling Factor    : 1.00000 
[09/01 19:51:15    986s] Clock Res. Scaling Factor    : 1.00000 
[09/01 19:51:15    986s] Shrink Factor                : 1.00000
[09/01 19:51:15    986s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/01 19:51:15    986s] LayerId::1 widthSet size::1
[09/01 19:51:15    986s] LayerId::2 widthSet size::3
[09/01 19:51:15    986s] LayerId::3 widthSet size::3
[09/01 19:51:15    986s] LayerId::4 widthSet size::3
[09/01 19:51:15    986s] LayerId::5 widthSet size::3
[09/01 19:51:15    986s] LayerId::6 widthSet size::1
[09/01 19:51:15    986s] LayerId::7 widthSet size::1
[09/01 19:51:15    986s] Updating RC grid for preRoute extraction ...
[09/01 19:51:15    986s] Initializing multi-corner resistance tables ...
[09/01 19:51:15    986s] {RT default_rc_corner 0 4 4 0}
[09/01 19:51:15    986s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 1.000000 ; uaWlH: 0.216175 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:51:16    986s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1741.070M)
[09/01 19:51:17    988s] Compute RC Scale Done ...
[09/01 19:51:17    988s] OPERPROF: Starting HotSpotCal at level 1, MEM:1741.1M
[09/01 19:51:17    988s] [hotspot] +------------+---------------+---------------+
[09/01 19:51:17    988s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:51:17    988s] [hotspot] +------------+---------------+---------------+
[09/01 19:51:17    988s] [hotspot] | normalized |         98.49 |        177.90 |
[09/01 19:51:17    988s] [hotspot] +------------+---------------+---------------+
[09/01 19:51:17    988s] Local HotSpot Analysis: normalized max congestion hotspot area = 98.49, normalized total congestion hotspot area = 177.90 (area is in unit of 4 std-cell row bins)
[09/01 19:51:17    988s] [hotspot] max/total 98.49/177.90, big hotspot (>10) total 111.93
[09/01 19:51:17    988s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:51:17    988s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:51:17    988s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:51:17    988s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:51:17    988s] [hotspot] |  1  |   544.56   423.60   665.52   726.00 |       97.25   |
[09/01 19:51:17    988s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:51:17    988s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        8.20   |
[09/01 19:51:17    988s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:51:17    988s] [hotspot] |  3  |  1300.56  1240.08  1361.04  1300.56 |        4.20   |
[09/01 19:51:17    988s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:51:17    988s] [hotspot] |  4  |  1361.04   937.68  1421.52   998.16 |        3.80   |
[09/01 19:51:17    988s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:51:17    988s] [hotspot] |  5  |   998.16   937.68  1058.64   998.16 |        3.67   |
[09/01 19:51:17    988s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:51:17    988s] Top 5 hotspots total area: 117.11
[09/01 19:51:17    988s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.015, MEM:1741.1M
[09/01 19:51:17    988s] #################################################################################
[09/01 19:51:17    988s] # Design Stage: PreRoute
[09/01 19:51:17    988s] # Design Name: croc_chip
[09/01 19:51:17    988s] # Design Mode: 130nm
[09/01 19:51:17    988s] # Analysis Mode: MMMC OCV 
[09/01 19:51:17    988s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:51:17    988s] # Signoff Settings: SI Off 
[09/01 19:51:17    988s] #################################################################################
[09/01 19:51:18    989s] Calculate early delays in OCV mode...
[09/01 19:51:18    989s] Calculate late delays in OCV mode...
[09/01 19:51:18    989s] Topological Sorting (REAL = 0:00:00.0, MEM = 1739.1M, InitMEM = 1739.1M)
[09/01 19:51:18    989s] Start delay calculation (fullDC) (1 T). (MEM=1739.07)
[09/01 19:51:19    989s] End AAE Lib Interpolated Model. (MEM=1764.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:51:27    997s] Total number of fetched objects 49367
[09/01 19:51:27    997s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:51:27    997s] End delay calculation. (MEM=1771.04 CPU=0:00:06.9 REAL=0:00:07.0)
[09/01 19:51:27    997s] End delay calculation (fullDC). (MEM=1771.04 CPU=0:00:08.2 REAL=0:00:09.0)
[09/01 19:51:27    997s] *** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1771.0M) ***
[09/01 19:51:29    999s] GigaOpt: Skipping postEco DRV optimization
[09/01 19:51:30   1000s] GigaOpt: WNS changes after routing: -0.111 -> -0.205 (bump = 0.094)
[09/01 19:51:30   1000s] GigaOpt: WNS bump threshold: -38.4
[09/01 19:51:30   1000s] Begin: GigaOpt postEco optimization
[09/01 19:51:30   1000s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[09/01 19:51:30   1000s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:51:30   1000s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:51:30   1000s] *info: 48 skip_routing nets excluded.
[09/01 19:51:30   1000s] Info: 48 io nets excluded
[09/01 19:51:30   1001s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:51:30   1001s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:51:30   1001s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:41.1/0:26:08.7 (0.6), mem = 1771.0M
[09/01 19:51:30   1001s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.21
[09/01 19:51:30   1001s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:51:30   1001s] ### Creating PhyDesignMc. totSessionCpu=0:16:41 mem=1771.0M
[09/01 19:51:30   1001s] OPERPROF: Starting DPlace-Init at level 1, MEM:1771.0M
[09/01 19:51:30   1001s] #spOpts: N=130 mergeVia=F 
[09/01 19:51:30   1001s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1771.0M
[09/01 19:51:30   1001s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1771.0M
[09/01 19:51:30   1001s] Core basic site is CoreSite
[09/01 19:51:30   1001s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:51:30   1001s] Fast DP-INIT is on for default
[09/01 19:51:30   1001s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/01 19:51:30   1001s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.145, REAL:0.041, MEM:1803.0M
[09/01 19:51:30   1001s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.066, MEM:1803.0M
[09/01 19:51:30   1001s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1803.0MB).
[09/01 19:51:30   1001s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.221, REAL:0.118, MEM:1803.0M
[09/01 19:51:30   1001s] TotalInstCnt at PhyDesignMc Initialization: 43,848
[09/01 19:51:30   1001s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:41 mem=1803.0M
[09/01 19:51:30   1001s] 
[09/01 19:51:30   1001s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:51:30   1001s] ### Creating LA Mngr. totSessionCpu=0:16:42 mem=1803.0M
[09/01 19:51:30   1001s] ### Creating LA Mngr, finished. totSessionCpu=0:16:42 mem=1803.0M
[09/01 19:51:33   1004s] *info: 4 don't touch nets excluded
[09/01 19:51:33   1004s] *info: 48 io nets excluded
[09/01 19:51:33   1004s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:51:33   1004s] *info: 243 clock nets excluded
[09/01 19:51:33   1004s] *info: 2 special nets excluded.
[09/01 19:51:33   1004s] *info: 48 skip_routing nets excluded.
[09/01 19:51:33   1004s] *info: 32 multi-driver nets excluded.
[09/01 19:51:33   1004s] *info: 1357 no-driver nets excluded.
[09/01 19:51:33   1004s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:51:34   1005s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.13
[09/01 19:51:34   1005s] PathGroup :  in2out  TargetSlack : 0 
[09/01 19:51:34   1005s] PathGroup :  in2reg  TargetSlack : 0 
[09/01 19:51:34   1005s] PathGroup :  mem2reg  TargetSlack : 0 
[09/01 19:51:34   1005s] PathGroup :  reg2mem  TargetSlack : 0 
[09/01 19:51:34   1005s] PathGroup :  reg2out  TargetSlack : 0 
[09/01 19:51:34   1005s] PathGroup :  reg2reg  TargetSlack : 0 
[09/01 19:51:34   1005s] ** GigaOpt Optimizer WNS Slack -3.123 TNS Slack -61.353 Density 61.12
[09/01 19:51:34   1005s] Optimizer WNS Pass 0
[09/01 19:51:34   1005s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.123 TNS -57.291; mem2reg* WNS -0.249 TNS -2.843; reg2mem* WNS 0.606 TNS 0.000; reg2reg* WNS -0.043 TNS -1.258; HEPG WNS -0.249 TNS -4.062; all paths WNS -3.123 TNS -61.353
[09/01 19:51:34   1005s] Active Path Group: mem2reg reg2mem reg2reg  
[09/01 19:51:35   1005s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:35   1005s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:51:35   1005s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:35   1005s] |  -0.249|   -3.123|  -4.062|  -61.353|    61.12%|   0:00:01.0| 1822.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:51:35   1005s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_19__reg/D                       |
[09/01 19:51:35   1005s] |  -0.210|   -3.123|  -3.241|  -60.532|    61.12%|   0:00:00.0| 1822.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:51:35   1005s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_19__reg/D                       |
[09/01 19:51:35   1005s] |  -0.152|   -3.123|  -2.398|  -59.689|    61.12%|   0:00:00.0| 1822.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:51:35   1005s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_19__reg/D                       |
[09/01 19:51:35   1005s] |  -0.103|   -3.123|  -1.841|  -59.132|    61.12%|   0:00:00.0| 1822.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:51:35   1005s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_19__reg/D                       |
[09/01 19:51:35   1005s] |  -0.080|   -3.123|  -1.720|  -59.011|    61.12%|   0:00:00.0| 1822.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:51:35   1005s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_24__reg/D                       |
[09/01 19:51:35   1006s] |  -0.073|   -3.123|  -1.571|  -58.862|    61.12%|   0:00:00.0| 1822.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:51:35   1006s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_27__reg/D                       |
[09/01 19:51:35   1006s] |  -0.051|   -3.123|  -1.592|  -58.883|    61.12%|   0:00:00.0| 1822.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:51:35   1006s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_19__reg/D                       |
[09/01 19:51:36   1006s] |  -0.027|   -3.123|  -0.287|  -57.578|    61.12%|   0:00:01.0| 1822.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/01 19:51:36   1006s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_19__reg/D                       |
[09/01 19:51:37   1007s] |  -0.001|   -3.123|  -0.001|  -57.292|    61.12%|   0:00:01.0| 1822.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/01 19:51:37   1007s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/01 19:51:37   1008s] |   0.000|   -3.123|   0.000|  -57.291|    61.12%|   0:00:00.0| 1822.1M|          NA|       NA| NA                                                 |
[09/01 19:51:37   1008s] |   0.000|   -3.123|   0.000|  -57.291|    61.12%|   0:00:00.0| 1822.1M|func_view_wc|       NA| NA                                                 |
[09/01 19:51:37   1008s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:37   1008s] 
[09/01 19:51:37   1008s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=1822.1M) ***
[09/01 19:51:37   1008s] Active Path Group: in2out in2reg reg2out default 
[09/01 19:51:37   1008s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:37   1008s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:51:37   1008s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:37   1008s] |  -3.123|   -3.123| -57.291|  -57.291|    61.12%|   0:00:00.0| 1822.1M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:51:38   1009s] |  -3.112|   -3.112| -57.280|  -57.280|    61.12%|   0:00:01.0| 1820.1M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:51:38   1009s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:38   1009s] 
[09/01 19:51:38   1009s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1820.1M) ***
[09/01 19:51:38   1009s] 
[09/01 19:51:38   1009s] *** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:04.0 mem=1820.1M) ***
[09/01 19:51:38   1009s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.112 TNS -57.280; mem2reg* WNS 0.011 TNS 0.000; reg2mem* WNS 0.645 TNS 0.000; reg2reg* WNS 0.006 TNS 0.000; HEPG WNS 0.006 TNS 0.000; all paths WNS -3.112 TNS -57.280
[09/01 19:51:38   1009s] ** GigaOpt Optimizer WNS Slack -3.112 TNS Slack -57.280 Density 61.12
[09/01 19:51:38   1009s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.10
[09/01 19:51:38   1009s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1820.1M
[09/01 19:51:38   1009s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1820.1M
[09/01 19:51:38   1009s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1820.1M
[09/01 19:51:38   1009s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.065, REAL:0.065, MEM:1820.1M
[09/01 19:51:38   1009s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.112, REAL:0.113, MEM:1820.1M
[09/01 19:51:38   1009s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.112, REAL:0.113, MEM:1820.1M
[09/01 19:51:38   1009s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.21
[09/01 19:51:38   1009s] OPERPROF: Starting RefinePlace at level 1, MEM:1820.1M
[09/01 19:51:38   1009s] *** Starting refinePlace (0:16:49 mem=1820.1M) ***
[09/01 19:51:38   1009s] Total net bbox length = 1.810e+06 (8.946e+05 9.156e+05) (ext = 3.890e+04)
[09/01 19:51:38   1009s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:38   1009s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1820.1M
[09/01 19:51:38   1009s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:1820.1M
[09/01 19:51:38   1009s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1820.1M
[09/01 19:51:38   1009s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1820.1M
[09/01 19:51:38   1009s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1820.1M
[09/01 19:51:38   1009s] Starting refinePlace ...
[09/01 19:51:38   1009s] 
[09/01 19:51:38   1009s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:51:40   1010s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:40   1010s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:02.0, mem=1820.1MB) @(0:16:49 - 0:16:51).
[09/01 19:51:40   1010s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:40   1010s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1820.1MB
[09/01 19:51:40   1010s] Statistics of distance of Instance movement in refine placement:
[09/01 19:51:40   1010s]   maximum (X+Y) =         0.00 um
[09/01 19:51:40   1010s]   mean    (X+Y) =         0.00 um
[09/01 19:51:40   1010s] Summary Report:
[09/01 19:51:40   1010s] Instances move: 0 (out of 43635 movable)
[09/01 19:51:40   1010s] Instances flipped: 0
[09/01 19:51:40   1010s] Mean displacement: 0.00 um
[09/01 19:51:40   1010s] Max displacement: 0.00 um 
[09/01 19:51:40   1010s] Total instances moved : 0
[09/01 19:51:40   1010s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.239, REAL:1.250, MEM:1820.1M
[09/01 19:51:40   1010s] Total net bbox length = 1.810e+06 (8.946e+05 9.156e+05) (ext = 3.890e+04)
[09/01 19:51:40   1010s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1820.1MB
[09/01 19:51:40   1010s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=1820.1MB) @(0:16:49 - 0:16:51).
[09/01 19:51:40   1010s] *** Finished refinePlace (0:16:51 mem=1820.1M) ***
[09/01 19:51:40   1010s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.21
[09/01 19:51:40   1010s] OPERPROF: Finished RefinePlace at level 1, CPU:1.365, REAL:1.377, MEM:1820.1M
[09/01 19:51:40   1011s] *** maximum move = 0.00 um ***
[09/01 19:51:40   1011s] *** Finished re-routing un-routed nets (1820.1M) ***
[09/01 19:51:40   1011s] OPERPROF: Starting DPlace-Init at level 1, MEM:1820.1M
[09/01 19:51:40   1011s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1820.1M
[09/01 19:51:40   1011s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.044, MEM:1820.1M
[09/01 19:51:40   1011s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.085, REAL:0.086, MEM:1820.1M
[09/01 19:51:40   1011s] 
[09/01 19:51:40   1011s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=1820.1M) ***
[09/01 19:51:40   1011s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.10
[09/01 19:51:40   1011s] ** GigaOpt Optimizer WNS Slack -3.112 TNS Slack -57.280 Density 61.12
[09/01 19:51:40   1011s] 
[09/01 19:51:40   1011s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.5 real=0:00:06.0 mem=1820.1M) ***
[09/01 19:51:40   1011s] 
[09/01 19:51:40   1011s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.13
[09/01 19:51:41   1011s] TotalInstCnt at PhyDesignMc Destruction: 43,851
[09/01 19:51:41   1011s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.21
[09/01 19:51:41   1011s] *** SetupOpt [finish] : cpu/real = 0:00:10.7/0:00:10.7 (1.0), totSession cpu/real = 0:16:51.7/0:26:19.4 (0.6), mem = 1801.0M
[09/01 19:51:41   1011s] 
[09/01 19:51:41   1011s] =============================================================================================
[09/01 19:51:41   1011s]  Step TAT Report for WnsOpt #6
[09/01 19:51:41   1011s] =============================================================================================
[09/01 19:51:41   1011s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:51:41   1011s] ---------------------------------------------------------------------------------------------
[09/01 19:51:41   1011s] [ RefinePlace            ]      1   0:00:02.3  (  21.8 % )     0:00:02.3 /  0:00:02.3    1.0
[09/01 19:51:41   1011s] [ SlackTraversorInit     ]      2   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:00.4    1.0
[09/01 19:51:41   1011s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:41   1011s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.4    1.3
[09/01 19:51:41   1011s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:51:41   1011s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:41   1011s] [ TransformInit          ]      1   0:00:03.6  (  33.7 % )     0:00:03.6 /  0:00:03.6    1.0
[09/01 19:51:41   1011s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.2 % )     0:00:03.2 /  0:00:03.2    1.0
[09/01 19:51:41   1011s] [ OptGetWeight           ]     13   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.3
[09/01 19:51:41   1011s] [ OptEval                ]     13   0:00:02.2  (  20.4 % )     0:00:02.2 /  0:00:02.2    1.0
[09/01 19:51:41   1011s] [ OptCommit              ]     13   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/01 19:51:41   1011s] [ IncrTimingUpdate       ]     17   0:00:00.9  (   8.3 % )     0:00:00.9 /  0:00:00.9    1.0
[09/01 19:51:41   1011s] [ PostCommitDelayCalc    ]     14   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:51:41   1011s] [ SetupOptGetWorkingSet  ]     26   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/01 19:51:41   1011s] [ SetupOptGetActiveNode  ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:41   1011s] [ SetupOptSlackGraph     ]     13   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[09/01 19:51:41   1011s] [ MISC                   ]          0:00:00.6  (   5.5 % )     0:00:00.6 /  0:00:00.6    1.0
[09/01 19:51:41   1011s] ---------------------------------------------------------------------------------------------
[09/01 19:51:41   1011s]  WnsOpt #6 TOTAL                    0:00:10.7  ( 100.0 % )     0:00:10.7 /  0:00:10.7    1.0
[09/01 19:51:41   1011s] ---------------------------------------------------------------------------------------------
[09/01 19:51:41   1011s] 
[09/01 19:51:41   1011s] End: GigaOpt postEco optimization
[09/01 19:51:41   1011s] GigaOpt: WNS changes after postEco optimization: -0.111 -> -0.111 (bump = 0.0)
[09/01 19:51:41   1011s] GigaOpt: Skipping nonLegal postEco optimization
[09/01 19:51:41   1012s] Design TNS changes after trial route: -57.185 -> -57.280
[09/01 19:51:41   1012s] Begin: GigaOpt TNS recovery
[09/01 19:51:41   1012s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco -tnsBumpRecoveryInTNS
[09/01 19:51:41   1012s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:51:41   1012s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:51:41   1012s] *info: 48 skip_routing nets excluded.
[09/01 19:51:41   1012s] Info: 48 io nets excluded
[09/01 19:51:41   1012s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:51:41   1012s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:51:41   1012s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:52.3/0:26:20.0 (0.6), mem = 1801.0M
[09/01 19:51:41   1012s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.22
[09/01 19:51:41   1012s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:51:41   1012s] ### Creating PhyDesignMc. totSessionCpu=0:16:52 mem=1801.0M
[09/01 19:51:41   1012s] OPERPROF: Starting DPlace-Init at level 1, MEM:1801.0M
[09/01 19:51:41   1012s] #spOpts: N=130 mergeVia=F 
[09/01 19:51:41   1012s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1801.0M
[09/01 19:51:41   1012s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:51:41   1012s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.033, MEM:1801.0M
[09/01 19:51:41   1012s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1801.0MB).
[09/01 19:51:41   1012s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.078, MEM:1801.0M
[09/01 19:51:41   1012s] TotalInstCnt at PhyDesignMc Initialization: 43,851
[09/01 19:51:41   1012s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:53 mem=1801.0M
[09/01 19:51:42   1012s] 
[09/01 19:51:42   1012s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:51:42   1012s] ### Creating LA Mngr. totSessionCpu=0:16:53 mem=1801.0M
[09/01 19:51:42   1012s] ### Creating LA Mngr, finished. totSessionCpu=0:16:53 mem=1801.0M
[09/01 19:51:43   1014s] *info: 4 don't touch nets excluded
[09/01 19:51:43   1014s] *info: 48 io nets excluded
[09/01 19:51:43   1014s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:51:43   1014s] *info: 243 clock nets excluded
[09/01 19:51:43   1014s] *info: 2 special nets excluded.
[09/01 19:51:43   1014s] *info: 48 skip_routing nets excluded.
[09/01 19:51:43   1014s] *info: 32 multi-driver nets excluded.
[09/01 19:51:43   1014s] *info: 1357 no-driver nets excluded.
[09/01 19:51:43   1014s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:51:44   1015s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.14
[09/01 19:51:44   1015s] PathGroup :  in2out  TargetSlack : 0 
[09/01 19:51:44   1015s] PathGroup :  in2reg  TargetSlack : 0 
[09/01 19:51:44   1015s] PathGroup :  mem2reg  TargetSlack : 0 
[09/01 19:51:44   1015s] PathGroup :  reg2mem  TargetSlack : 0 
[09/01 19:51:44   1015s] PathGroup :  reg2out  TargetSlack : 0 
[09/01 19:51:44   1015s] PathGroup :  reg2reg  TargetSlack : 0 
[09/01 19:51:44   1015s] ** GigaOpt Optimizer WNS Slack -3.112 TNS Slack -57.280 Density 61.12
[09/01 19:51:44   1015s] Optimizer TNS Opt
[09/01 19:51:44   1015s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.112 TNS -57.280; mem2reg* WNS 0.011 TNS 0.000; reg2mem* WNS 0.645 TNS 0.000; reg2reg* WNS 0.006 TNS 0.000; HEPG WNS 0.006 TNS 0.000; all paths WNS -3.112 TNS -57.280
[09/01 19:51:44   1015s] Active Path Group: in2out in2reg reg2out default 
[09/01 19:51:45   1015s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:45   1015s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:51:45   1015s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:45   1015s] |  -3.112|   -3.112| -57.280|  -57.280|    61.12%|   0:00:00.0| 1820.1M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:51:45   1016s] |  -3.112|   -3.112| -57.249|  -57.249|    61.13%|   0:00:00.0| 1820.1M|func_view_wc|  reg2out| gpio18_io                                          |
[09/01 19:51:45   1016s] |  -3.112|   -3.112| -57.241|  -57.241|    61.13%|   0:00:00.0| 1820.1M|func_view_wc|  reg2out| gpio20_io                                          |
[09/01 19:51:45   1016s] |  -3.112|   -3.112| -57.231|  -57.231|    61.13%|   0:00:00.0| 1820.1M|func_view_wc|  reg2out| gpio29_io                                          |
[09/01 19:51:45   1016s] |  -3.112|   -3.112| -57.229|  -57.229|    61.13%|   0:00:00.0| 1818.1M|func_view_wc|  reg2out| gpio4_io                                           |
[09/01 19:51:45   1016s] |  -3.112|   -3.112| -57.229|  -57.229|    61.13%|   0:00:00.0| 1818.1M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:51:45   1016s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:45   1016s] 
[09/01 19:51:45   1016s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:00.0 mem=1818.1M) ***
[09/01 19:51:46   1016s] 
[09/01 19:51:46   1016s] *** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:02.0 mem=1818.1M) ***
[09/01 19:51:46   1016s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.112 TNS -57.229; mem2reg* WNS 0.011 TNS 0.000; reg2mem* WNS 0.645 TNS 0.000; reg2reg* WNS 0.006 TNS 0.000; HEPG WNS 0.006 TNS 0.000; all paths WNS -3.112 TNS -57.229
[09/01 19:51:46   1016s] ** GigaOpt Optimizer WNS Slack -3.112 TNS Slack -57.229 Density 61.13
[09/01 19:51:46   1016s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.11
[09/01 19:51:46   1016s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1818.1M
[09/01 19:51:46   1016s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1818.1M
[09/01 19:51:46   1016s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1818.1M
[09/01 19:51:46   1016s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.089, REAL:0.090, MEM:1818.1M
[09/01 19:51:46   1016s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.146, REAL:0.148, MEM:1818.1M
[09/01 19:51:46   1016s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.146, REAL:0.148, MEM:1818.1M
[09/01 19:51:46   1016s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.22
[09/01 19:51:46   1016s] OPERPROF: Starting RefinePlace at level 1, MEM:1818.1M
[09/01 19:51:46   1016s] *** Starting refinePlace (0:16:57 mem=1818.1M) ***
[09/01 19:51:46   1016s] Total net bbox length = 1.810e+06 (8.947e+05 9.156e+05) (ext = 3.890e+04)
[09/01 19:51:46   1017s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:46   1017s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1818.1M
[09/01 19:51:46   1017s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.003, MEM:1818.1M
[09/01 19:51:46   1017s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1818.1M
[09/01 19:51:46   1017s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1818.1M
[09/01 19:51:46   1017s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1818.1M
[09/01 19:51:46   1017s] Starting refinePlace ...
[09/01 19:51:46   1017s] 
[09/01 19:51:46   1017s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:51:47   1018s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:47   1018s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=1818.1MB) @(0:16:57 - 0:16:58).
[09/01 19:51:47   1018s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:47   1018s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1818.1MB
[09/01 19:51:47   1018s] Statistics of distance of Instance movement in refine placement:
[09/01 19:51:47   1018s]   maximum (X+Y) =         0.00 um
[09/01 19:51:47   1018s]   mean    (X+Y) =         0.00 um
[09/01 19:51:47   1018s] Summary Report:
[09/01 19:51:47   1018s] Instances move: 0 (out of 43648 movable)
[09/01 19:51:47   1018s] Instances flipped: 0
[09/01 19:51:47   1018s] Mean displacement: 0.00 um
[09/01 19:51:47   1018s] Max displacement: 0.00 um 
[09/01 19:51:47   1018s] Total instances moved : 0
[09/01 19:51:47   1018s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.412, REAL:1.425, MEM:1818.1M
[09/01 19:51:47   1018s] Total net bbox length = 1.810e+06 (8.947e+05 9.156e+05) (ext = 3.890e+04)
[09/01 19:51:47   1018s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1818.1MB
[09/01 19:51:47   1018s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=1818.1MB) @(0:16:57 - 0:16:58).
[09/01 19:51:47   1018s] *** Finished refinePlace (0:16:58 mem=1818.1M) ***
[09/01 19:51:47   1018s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.22
[09/01 19:51:47   1018s] OPERPROF: Finished RefinePlace at level 1, CPU:1.532, REAL:1.546, MEM:1818.1M
[09/01 19:51:48   1018s] *** maximum move = 0.00 um ***
[09/01 19:51:48   1018s] *** Finished re-routing un-routed nets (1818.1M) ***
[09/01 19:51:48   1018s] OPERPROF: Starting DPlace-Init at level 1, MEM:1818.1M
[09/01 19:51:48   1018s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1818.1M
[09/01 19:51:48   1019s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.050, MEM:1818.1M
[09/01 19:51:48   1019s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.095, MEM:1818.1M
[09/01 19:51:48   1019s] 
[09/01 19:51:48   1019s] *** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=1818.1M) ***
[09/01 19:51:48   1019s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.11
[09/01 19:51:48   1019s] ** GigaOpt Optimizer WNS Slack -3.112 TNS Slack -57.229 Density 61.13
[09/01 19:51:48   1019s] 
[09/01 19:51:48   1019s] *** Finish post-CTS Setup Fixing (cpu=0:00:04.3 real=0:00:04.0 mem=1818.1M) ***
[09/01 19:51:48   1019s] 
[09/01 19:51:48   1019s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.14
[09/01 19:51:49   1019s] TotalInstCnt at PhyDesignMc Destruction: 43,864
[09/01 19:51:49   1019s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.22
[09/01 19:51:49   1019s] *** SetupOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:16:59.6/0:26:27.3 (0.6), mem = 1799.0M
[09/01 19:51:49   1019s] 
[09/01 19:51:49   1019s] =============================================================================================
[09/01 19:51:49   1019s]  Step TAT Report for TnsOpt #8
[09/01 19:51:49   1019s] =============================================================================================
[09/01 19:51:49   1019s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:51:49   1019s] ---------------------------------------------------------------------------------------------
[09/01 19:51:49   1019s] [ RefinePlace            ]      1   0:00:02.6  (  35.9 % )     0:00:02.6 /  0:00:02.6    1.0
[09/01 19:51:49   1019s] [ SlackTraversorInit     ]      2   0:00:00.5  (   6.3 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:51:49   1019s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:49   1019s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:51:49   1019s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:51:49   1019s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:49   1019s] [ TransformInit          ]      1   0:00:02.5  (  34.1 % )     0:00:02.5 /  0:00:02.5    1.0
[09/01 19:51:49   1019s] [ OptSingleIteration     ]     28   0:00:00.0  (   0.2 % )     0:00:00.9 /  0:00:00.8    1.0
[09/01 19:51:49   1019s] [ OptGetWeight           ]     28   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[09/01 19:51:49   1019s] [ OptEval                ]     28   0:00:00.8  (  10.3 % )     0:00:00.8 /  0:00:00.8    1.0
[09/01 19:51:49   1019s] [ OptCommit              ]     28   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:49   1019s] [ IncrTimingUpdate       ]     26   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/01 19:51:49   1019s] [ PostCommitDelayCalc    ]     29   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/01 19:51:49   1019s] [ SetupOptGetWorkingSet  ]     56   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:49   1019s] [ SetupOptGetActiveNode  ]     56   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:49   1019s] [ SetupOptSlackGraph     ]     28   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/01 19:51:49   1019s] [ MISC                   ]          0:00:00.5  (   6.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:51:49   1019s] ---------------------------------------------------------------------------------------------
[09/01 19:51:49   1019s]  TnsOpt #8 TOTAL                    0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:07.3    1.0
[09/01 19:51:49   1019s] ---------------------------------------------------------------------------------------------
[09/01 19:51:49   1019s] 
[09/01 19:51:49   1019s] End: GigaOpt TNS recovery
[09/01 19:51:49   1019s] Design TNS changes after trial route: -57.185 -> -57.229
[09/01 19:51:49   1019s] Begin: GigaOpt TNS non-legal recovery
[09/01 19:51:49   1019s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -inPostEcoStage -tnsBumpRecoveryInTNS -integratedAreaOpt
[09/01 19:51:49   1019s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/01 19:51:49   1019s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:51:49   1019s] *info: 48 skip_routing nets excluded.
[09/01 19:51:49   1019s] Info: 48 io nets excluded
[09/01 19:51:49   1019s] Info: 216 nets with fixed/cover wires excluded.
[09/01 19:51:49   1019s] Info: 243 clock nets excluded from IPO operation.
[09/01 19:51:49   1019s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:00.0/0:26:27.7 (0.6), mem = 1799.0M
[09/01 19:51:49   1019s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.23
[09/01 19:51:49   1019s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/01 19:51:49   1019s] ### Creating PhyDesignMc. totSessionCpu=0:17:00 mem=1799.0M
[09/01 19:51:49   1019s] OPERPROF: Starting DPlace-Init at level 1, MEM:1799.0M
[09/01 19:51:49   1019s] #spOpts: N=130 mergeVia=F 
[09/01 19:51:49   1020s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1799.0M
[09/01 19:51:49   1020s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/01 19:51:49   1020s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.034, MEM:1799.0M
[09/01 19:51:49   1020s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1799.0MB).
[09/01 19:51:49   1020s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.082, MEM:1799.0M
[09/01 19:51:49   1020s] TotalInstCnt at PhyDesignMc Initialization: 43,864
[09/01 19:51:49   1020s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:00 mem=1799.0M
[09/01 19:51:49   1020s] 
[09/01 19:51:49   1020s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/01 19:51:49   1020s] ### Creating LA Mngr. totSessionCpu=0:17:00 mem=1799.0M
[09/01 19:51:49   1020s] ### Creating LA Mngr, finished. totSessionCpu=0:17:00 mem=1799.0M
[09/01 19:51:51   1021s] *info: 4 don't touch nets excluded
[09/01 19:51:51   1021s] *info: 48 io nets excluded
[09/01 19:51:51   1021s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/01 19:51:51   1021s] *info: 243 clock nets excluded
[09/01 19:51:51   1021s] *info: 2 special nets excluded.
[09/01 19:51:51   1021s] *info: 48 skip_routing nets excluded.
[09/01 19:51:51   1022s] *info: 32 multi-driver nets excluded.
[09/01 19:51:51   1022s] *info: 1357 no-driver nets excluded.
[09/01 19:51:51   1022s] *info: 216 nets with fixed/cover wires excluded.
[09/01 19:51:52   1022s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.15
[09/01 19:51:52   1022s] PathGroup :  in2out  TargetSlack : 0 
[09/01 19:51:52   1022s] PathGroup :  in2reg  TargetSlack : 0 
[09/01 19:51:52   1022s] PathGroup :  mem2reg  TargetSlack : 0 
[09/01 19:51:52   1022s] PathGroup :  reg2mem  TargetSlack : 0 
[09/01 19:51:52   1022s] PathGroup :  reg2out  TargetSlack : 0 
[09/01 19:51:52   1022s] PathGroup :  reg2reg  TargetSlack : 0 
[09/01 19:51:52   1022s] ** GigaOpt Optimizer WNS Slack -3.112 TNS Slack -57.229 Density 61.13
[09/01 19:51:52   1022s] Optimizer TNS Opt
[09/01 19:51:52   1022s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.112 TNS -57.229; mem2reg* WNS 0.011 TNS 0.000; reg2mem* WNS 0.645 TNS 0.000; reg2reg* WNS 0.006 TNS 0.000; HEPG WNS 0.006 TNS 0.000; all paths WNS -3.112 TNS -57.229
[09/01 19:51:52   1023s] Active Path Group: in2out in2reg reg2out default 
[09/01 19:51:52   1023s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:52   1023s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/01 19:51:52   1023s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:52   1023s] |  -3.112|   -3.112| -57.229|  -57.229|    61.13%|   0:00:00.0| 1818.1M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:51:54   1025s] |  -3.112|   -3.112| -57.229|  -57.229|    61.13%|   0:00:02.0| 1815.1M|func_view_wc|  reg2out| gpio20_io                                          |
[09/01 19:51:55   1025s] |  -3.112|   -3.112| -57.225|  -57.225|    61.13%|   0:00:01.0| 1815.1M|func_view_wc|  reg2out| gpio29_io                                          |
[09/01 19:51:55   1025s] |  -3.112|   -3.112| -57.223|  -57.223|    61.13%|   0:00:00.0| 1807.1M|func_view_wc|  reg2out| gpio29_io                                          |
[09/01 19:51:55   1025s] |  -3.112|   -3.112| -57.215|  -57.215|    61.14%|   0:00:00.0| 1807.1M|func_view_wc|  reg2out| gpio14_io                                          |
[09/01 19:51:55   1025s] |  -3.112|   -3.112| -57.208|  -57.208|    61.14%|   0:00:00.0| 1807.1M|func_view_wc|  reg2out| gpio28_io                                          |
[09/01 19:51:55   1026s] |  -3.112|   -3.112| -57.205|  -57.205|    61.14%|   0:00:00.0| 1807.1M|func_view_wc|  reg2out| gpio7_io                                           |
[09/01 19:51:55   1026s] |  -3.112|   -3.112| -57.205|  -57.205|    61.14%|   0:00:00.0| 1807.1M|func_view_wc|  reg2out| status_o                                           |
[09/01 19:51:55   1026s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/01 19:51:55   1026s] 
[09/01 19:51:55   1026s] *** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=1807.1M) ***
[09/01 19:51:56   1026s] 
[09/01 19:51:56   1026s] *** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:04.0 mem=1807.1M) ***
[09/01 19:51:56   1026s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.112 TNS -57.205; mem2reg* WNS 0.011 TNS 0.000; reg2mem* WNS 0.645 TNS 0.000; reg2reg* WNS 0.006 TNS 0.000; HEPG WNS 0.006 TNS 0.000; all paths WNS -3.112 TNS -57.205
[09/01 19:51:56   1026s] ** GigaOpt Optimizer WNS Slack -3.112 TNS Slack -57.205 Density 61.14
[09/01 19:51:56   1026s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.83442.12
[09/01 19:51:56   1026s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.055, REAL:0.055, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.098, REAL:0.098, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.098, REAL:0.098, MEM:1807.1M
[09/01 19:51:56   1026s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.23
[09/01 19:51:56   1026s] OPERPROF: Starting RefinePlace at level 1, MEM:1807.1M
[09/01 19:51:56   1026s] *** Starting refinePlace (0:17:07 mem=1807.1M) ***
[09/01 19:51:56   1026s] Total net bbox length = 1.810e+06 (8.948e+05 9.156e+05) (ext = 3.890e+04)
[09/01 19:51:56   1026s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:56   1026s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.019, REAL:0.019, MEM:1807.1M
[09/01 19:51:56   1026s] default core: bins with density > 0.750 = 27.99 % ( 269 / 961 )
[09/01 19:51:56   1026s] Density distribution unevenness ratio = 14.981%
[09/01 19:51:56   1026s] RPlace IncrNP Skipped
[09/01 19:51:56   1026s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1807.1MB) @(0:17:07 - 0:17:07).
[09/01 19:51:56   1026s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.025, REAL:0.025, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1807.1M
[09/01 19:51:56   1026s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1807.1M
[09/01 19:51:56   1026s] Starting refinePlace ...
[09/01 19:51:56   1027s]   Spread Effort: high, pre-route mode, useDDP on.
[09/01 19:51:56   1027s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1807.1MB) @(0:17:07 - 0:17:07).
[09/01 19:51:56   1027s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/01 19:51:56   1027s] wireLenOptFixPriorityInst 5271 inst fixed
[09/01 19:51:56   1027s] 
[09/01 19:51:56   1027s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/01 19:51:57   1028s] Move report: legalization moves 33 insts, mean move: 3.64 um, max move: 12.90 um
[09/01 19:51:57   1028s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/_1863_): (511.20, 1156.92) --> (520.32, 1153.14)
[09/01 19:51:57   1028s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=1807.1MB) @(0:17:07 - 0:17:08).
[09/01 19:51:57   1028s] Move report: Detail placement moves 33 insts, mean move: 3.64 um, max move: 12.90 um
[09/01 19:51:57   1028s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/_1863_): (511.20, 1156.92) --> (520.32, 1153.14)
[09/01 19:51:57   1028s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1807.1MB
[09/01 19:51:57   1028s] Statistics of distance of Instance movement in refine placement:
[09/01 19:51:57   1028s]   maximum (X+Y) =        12.90 um
[09/01 19:51:57   1028s]   inst (i_croc_soc/i_croc/i_gpio/_1863_) with max move: (511.2, 1156.92) -> (520.32, 1153.14)
[09/01 19:51:57   1028s]   mean    (X+Y) =         3.64 um
[09/01 19:51:57   1028s] Summary Report:
[09/01 19:51:57   1028s] Instances move: 33 (out of 43662 movable)
[09/01 19:51:57   1028s] Instances flipped: 0
[09/01 19:51:57   1028s] Mean displacement: 3.64 um
[09/01 19:51:57   1028s] Max displacement: 12.90 um (Instance: i_croc_soc/i_croc/i_gpio/_1863_) (511.2, 1156.92) -> (520.32, 1153.14)
[09/01 19:51:57   1028s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_1
[09/01 19:51:57   1028s] Total instances moved : 33
[09/01 19:51:57   1028s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.184, REAL:1.192, MEM:1807.1M
[09/01 19:51:57   1028s] Total net bbox length = 1.811e+06 (8.949e+05 9.157e+05) (ext = 3.890e+04)
[09/01 19:51:57   1028s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1807.1MB
[09/01 19:51:57   1028s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=1807.1MB) @(0:17:07 - 0:17:08).
[09/01 19:51:57   1028s] *** Finished refinePlace (0:17:08 mem=1807.1M) ***
[09/01 19:51:57   1028s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.23
[09/01 19:51:57   1028s] OPERPROF: Finished RefinePlace at level 1, CPU:1.312, REAL:1.321, MEM:1807.1M
[09/01 19:51:57   1028s] *** maximum move = 12.90 um ***
[09/01 19:51:57   1028s] *** Finished re-routing un-routed nets (1807.1M) ***
[09/01 19:51:58   1028s] OPERPROF: Starting DPlace-Init at level 1, MEM:1807.1M
[09/01 19:51:58   1028s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1807.1M
[09/01 19:51:58   1028s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.044, MEM:1807.1M
[09/01 19:51:58   1028s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.085, REAL:0.086, MEM:1807.1M
[09/01 19:51:58   1028s] 
[09/01 19:51:58   1028s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=1807.1M) ***
[09/01 19:51:58   1028s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.83442.12
[09/01 19:51:58   1029s] ** GigaOpt Optimizer WNS Slack -3.112 TNS Slack -57.205 Density 61.14
[09/01 19:51:58   1029s] 
[09/01 19:51:58   1029s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.4 real=0:00:06.0 mem=1807.1M) ***
[09/01 19:51:58   1029s] 
[09/01 19:51:58   1029s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.15
[09/01 19:51:58   1029s] TotalInstCnt at PhyDesignMc Destruction: 43,878
[09/01 19:51:58   1029s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.23
[09/01 19:51:58   1029s] *** SetupOpt [finish] : cpu/real = 0:00:09.2/0:00:09.3 (1.0), totSession cpu/real = 0:17:09.2/0:26:37.0 (0.6), mem = 1788.0M
[09/01 19:51:58   1029s] 
[09/01 19:51:58   1029s] =============================================================================================
[09/01 19:51:58   1029s]  Step TAT Report for TnsOpt #9
[09/01 19:51:58   1029s] =============================================================================================
[09/01 19:51:58   1029s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:51:58   1029s] ---------------------------------------------------------------------------------------------
[09/01 19:51:58   1029s] [ RefinePlace            ]      1   0:00:02.3  (  24.6 % )     0:00:02.3 /  0:00:02.3    1.0
[09/01 19:51:58   1029s] [ SlackTraversorInit     ]      2   0:00:00.5  (   5.4 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:51:58   1029s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:58   1029s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:51:58   1029s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/01 19:51:58   1029s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:58   1029s] [ TransformInit          ]      1   0:00:02.3  (  24.5 % )     0:00:02.3 /  0:00:02.3    1.0
[09/01 19:51:58   1029s] [ OptSingleIteration     ]     32   0:00:00.0  (   0.2 % )     0:00:03.3 /  0:00:03.3    1.0
[09/01 19:51:58   1029s] [ OptGetWeight           ]     32   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[09/01 19:51:58   1029s] [ OptEval                ]     32   0:00:03.2  (  34.6 % )     0:00:03.2 /  0:00:03.2    1.0
[09/01 19:51:58   1029s] [ OptCommit              ]     32   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[09/01 19:51:58   1029s] [ IncrTimingUpdate       ]     29   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:58   1029s] [ PostCommitDelayCalc    ]     33   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[09/01 19:51:58   1029s] [ SetupOptGetWorkingSet  ]     96   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[09/01 19:51:58   1029s] [ SetupOptGetActiveNode  ]     96   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:51:58   1029s] [ SetupOptSlackGraph     ]     32   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[09/01 19:51:58   1029s] [ MISC                   ]          0:00:00.5  (   5.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:51:58   1029s] ---------------------------------------------------------------------------------------------
[09/01 19:51:58   1029s]  TnsOpt #9 TOTAL                    0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.2    1.0
[09/01 19:51:58   1029s] ---------------------------------------------------------------------------------------------
[09/01 19:51:58   1029s] 
[09/01 19:51:58   1029s] End: GigaOpt TNS non-legal recovery
[09/01 19:51:58   1029s] *** Steiner Routed Nets: 0.312%; Threshold: 100; Threshold for Hold: 100
[09/01 19:51:58   1029s] ### Creating LA Mngr. totSessionCpu=0:17:09 mem=1788.0M
[09/01 19:51:58   1029s] ### Creating LA Mngr, finished. totSessionCpu=0:17:09 mem=1788.0M
[09/01 19:51:58   1029s] Re-routed 0 nets
[09/01 19:51:58   1029s] No multi-vt cells found. Aborting this optimization step
[09/01 19:51:59   1029s] 
[09/01 19:51:59   1029s] Active setup views:
[09/01 19:51:59   1029s]  func_view_wc
[09/01 19:51:59   1029s]   Dominating endpoints: 0
[09/01 19:51:59   1029s]   Dominating TNS: -0.000
[09/01 19:51:59   1029s] 
[09/01 19:51:59   1029s] Extraction called for design 'croc_chip' of instances=52048 and nets=50722 using extraction engine 'preRoute' .
[09/01 19:51:59   1029s] PreRoute RC Extraction called for design croc_chip.
[09/01 19:51:59   1029s] RC Extraction called in multi-corner(1) mode.
[09/01 19:51:59   1029s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/01 19:51:59   1029s] Type 'man IMPEXT-6197' for more detail.
[09/01 19:51:59   1029s] RCMode: PreRoute
[09/01 19:51:59   1029s]       RC Corner Indexes            0   
[09/01 19:51:59   1029s] Capacitance Scaling Factor   : 1.00000 
[09/01 19:51:59   1029s] Resistance Scaling Factor    : 1.00000 
[09/01 19:51:59   1029s] Clock Cap. Scaling Factor    : 1.00000 
[09/01 19:51:59   1029s] Clock Res. Scaling Factor    : 1.00000 
[09/01 19:51:59   1029s] Shrink Factor                : 1.00000
[09/01 19:51:59   1029s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/01 19:51:59   1029s] RC Grid backup saved.
[09/01 19:51:59   1029s] LayerId::1 widthSet size::1
[09/01 19:51:59   1029s] LayerId::2 widthSet size::3
[09/01 19:51:59   1029s] LayerId::3 widthSet size::3
[09/01 19:51:59   1029s] LayerId::4 widthSet size::3
[09/01 19:51:59   1029s] LayerId::5 widthSet size::3
[09/01 19:51:59   1029s] LayerId::6 widthSet size::1
[09/01 19:51:59   1029s] LayerId::7 widthSet size::1
[09/01 19:51:59   1029s] Skipped RC grid update for preRoute extraction.
[09/01 19:51:59   1029s] Initializing multi-corner resistance tables ...
[09/01 19:51:59   1029s] {RT default_rc_corner 0 4 4 0}
[09/01 19:51:59   1029s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/01 19:51:59   1030s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1764.965M)
[09/01 19:51:59   1030s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1764.96 MB )
[09/01 19:51:59   1030s] (I)       Started Loading and Dumping File ( Curr Mem: 1764.96 MB )
[09/01 19:51:59   1030s] (I)       Reading DB...
[09/01 19:51:59   1030s] (I)       Read data from FE... (mem=1765.0M)
[09/01 19:51:59   1030s] (I)       Read nodes and places... (mem=1765.0M)
[09/01 19:51:59   1030s] (I)       Done Read nodes and places (cpu=0.054s, mem=1765.0M)
[09/01 19:51:59   1030s] (I)       Read nets... (mem=1765.0M)
[09/01 19:52:00   1030s] (I)       Done Read nets (cpu=0.135s, mem=1765.0M)
[09/01 19:52:00   1030s] (I)       Done Read data from FE (cpu=0.189s, mem=1765.0M)
[09/01 19:52:00   1030s] (I)       before initializing RouteDB syMemory usage = 1765.0 MB
[09/01 19:52:00   1030s] (I)       == Non-default Options ==
[09/01 19:52:00   1030s] (I)       Build term to term wires                           : false
[09/01 19:52:00   1030s] (I)       Maximum routing layer                              : 4
[09/01 19:52:00   1030s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/01 19:52:00   1030s] (I)       Use row-based GCell size
[09/01 19:52:00   1030s] (I)       GCell unit size  : 3780
[09/01 19:52:00   1030s] (I)       GCell multiplier : 1
[09/01 19:52:00   1030s] (I)       build grid graph
[09/01 19:52:00   1030s] (I)       build grid graph start
[09/01 19:52:00   1030s] [NR-eGR] Track table information for default rule: 
[09/01 19:52:00   1030s] [NR-eGR] Metal1 has no routable track
[09/01 19:52:00   1030s] [NR-eGR] Metal2 has single uniform track structure
[09/01 19:52:00   1030s] [NR-eGR] Metal3 has single uniform track structure
[09/01 19:52:00   1030s] [NR-eGR] Metal4 has single uniform track structure
[09/01 19:52:00   1030s] (I)       build grid graph end
[09/01 19:52:00   1030s] (I)       ===========================================================================
[09/01 19:52:00   1030s] (I)       == Report All Rule Vias ==
[09/01 19:52:00   1030s] (I)       ===========================================================================
[09/01 19:52:00   1030s] (I)        Via Rule : (Default)
[09/01 19:52:00   1030s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:52:00   1030s] (I)       ---------------------------------------------------------------------------
[09/01 19:52:00   1030s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/01 19:52:00   1030s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/01 19:52:00   1030s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/01 19:52:00   1030s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/01 19:52:00   1030s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:52:00   1030s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:52:00   1030s] (I)       ===========================================================================
[09/01 19:52:00   1030s] (I)        Via Rule : ndr_1w2s
[09/01 19:52:00   1030s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:52:00   1030s] (I)       ---------------------------------------------------------------------------
[09/01 19:52:00   1030s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:52:00   1030s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:52:00   1030s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:52:00   1030s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:52:00   1030s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:52:00   1030s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:52:00   1030s] (I)       ===========================================================================
[09/01 19:52:00   1030s] (I)        Via Rule : ndr_3w3s
[09/01 19:52:00   1030s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:52:00   1030s] (I)       ---------------------------------------------------------------------------
[09/01 19:52:00   1030s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:52:00   1030s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:52:00   1030s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:52:00   1030s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:52:00   1030s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:52:00   1030s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:52:00   1030s] (I)       ===========================================================================
[09/01 19:52:00   1030s] (I)        Via Rule : ndr_2w2s
[09/01 19:52:00   1030s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/01 19:52:00   1030s] (I)       ---------------------------------------------------------------------------
[09/01 19:52:00   1030s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/01 19:52:00   1030s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/01 19:52:00   1030s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/01 19:52:00   1030s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/01 19:52:00   1030s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/01 19:52:00   1030s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/01 19:52:00   1030s] (I)       ===========================================================================
[09/01 19:52:00   1030s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Num PG vias on layer 2 : 0
[09/01 19:52:00   1030s] (I)       Num PG vias on layer 3 : 0
[09/01 19:52:00   1030s] (I)       Num PG vias on layer 4 : 0
[09/01 19:52:00   1030s] [NR-eGR] Read 74663 PG shapes
[09/01 19:52:00   1030s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] [NR-eGR] #Routing Blockages  : 0
[09/01 19:52:00   1030s] [NR-eGR] #Instance Blockages : 7049
[09/01 19:52:00   1030s] [NR-eGR] #PG Blockages       : 74663
[09/01 19:52:00   1030s] [NR-eGR] #Halo Blockages     : 0
[09/01 19:52:00   1030s] [NR-eGR] #Boundary Blockages : 0
[09/01 19:52:00   1030s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/01 19:52:00   1030s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/01 19:52:00   1030s] (I)       readDataFromPlaceDB
[09/01 19:52:00   1030s] (I)       Read net information..
[09/01 19:52:00   1030s] [NR-eGR] Read numTotalNets=44536  numIgnoredNets=264
[09/01 19:52:00   1030s] (I)       Read testcase time = 0.015 seconds
[09/01 19:52:00   1030s] 
[09/01 19:52:00   1030s] (I)       early_global_route_priority property id does not exist.
[09/01 19:52:00   1030s] (I)       Start initializing grid graph
[09/01 19:52:00   1030s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/01 19:52:00   1030s] (I)       End initializing grid graph
[09/01 19:52:00   1030s] (I)       Model blockages into capacity
[09/01 19:52:00   1030s] (I)       Read Num Blocks=103642  Num Prerouted Wires=16865  Num CS=0
[09/01 19:52:00   1030s] (I)       Started Modeling ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Layer 1 (H) : #blockages 66281 : #preroutes 12225
[09/01 19:52:00   1030s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/01 19:52:00   1030s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/01 19:52:00   1030s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       -- layer congestion ratio --
[09/01 19:52:00   1030s] (I)       Layer 1 : 0.100000
[09/01 19:52:00   1030s] (I)       Layer 2 : 0.700000
[09/01 19:52:00   1030s] (I)       Layer 3 : 0.700000
[09/01 19:52:00   1030s] (I)       Layer 4 : 0.700000
[09/01 19:52:00   1030s] (I)       ----------------------------
[09/01 19:52:00   1030s] (I)       Number of ignored nets = 264
[09/01 19:52:00   1030s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/01 19:52:00   1030s] (I)       Number of clock nets = 244.  Ignored: No
[09/01 19:52:00   1030s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/01 19:52:00   1030s] (I)       Number of special nets = 0.  Ignored: Yes
[09/01 19:52:00   1030s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/01 19:52:00   1030s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/01 19:52:00   1030s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/01 19:52:00   1030s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/01 19:52:00   1030s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/01 19:52:00   1030s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/01 19:52:00   1030s] (I)       Before initializing Early Global Route syMemory usage = 1765.0 MB
[09/01 19:52:00   1030s] (I)       Ndr track 0 does not exist
[09/01 19:52:00   1030s] (I)       Ndr track 0 does not exist
[09/01 19:52:00   1030s] (I)       Ndr track 0 does not exist
[09/01 19:52:00   1030s] (I)       ---------------------Grid Graph Info--------------------
[09/01 19:52:00   1030s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/01 19:52:00   1030s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/01 19:52:00   1030s] (I)       Site width          :   480  (dbu)
[09/01 19:52:00   1030s] (I)       Row height          :  3780  (dbu)
[09/01 19:52:00   1030s] (I)       GCell width         :  3780  (dbu)
[09/01 19:52:00   1030s] (I)       GCell height        :  3780  (dbu)
[09/01 19:52:00   1030s] (I)       Grid                :   487   487     4
[09/01 19:52:00   1030s] (I)       Layer numbers       :     1     2     3     4
[09/01 19:52:00   1030s] (I)       Vertical capacity   :     0     0  3780     0
[09/01 19:52:00   1030s] (I)       Horizontal capacity :     0  3780     0  3780
[09/01 19:52:00   1030s] (I)       Default wire width  :   160   200   200   200
[09/01 19:52:00   1030s] (I)       Default wire space  :   180   210   210   210
[09/01 19:52:00   1030s] (I)       Default wire pitch  :   340   410   410   410
[09/01 19:52:00   1030s] (I)       Default pitch size  :   340   420   480   420
[09/01 19:52:00   1030s] (I)       First track coord   :     0   240   480   240
[09/01 19:52:00   1030s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/01 19:52:00   1030s] (I)       Total num of tracks :     0  4381  3833  4381
[09/01 19:52:00   1030s] (I)       Num of masks        :     1     1     1     1
[09/01 19:52:00   1030s] (I)       Num of trim masks   :     0     0     0     0
[09/01 19:52:00   1030s] (I)       --------------------------------------------------------
[09/01 19:52:00   1030s] 
[09/01 19:52:00   1030s] [NR-eGR] ============ Routing rule table ============
[09/01 19:52:00   1030s] [NR-eGR] Rule id: 0  Nets: 44247 
[09/01 19:52:00   1030s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/01 19:52:00   1030s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/01 19:52:00   1030s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:52:00   1030s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/01 19:52:00   1030s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/01 19:52:00   1030s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/01 19:52:00   1030s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/01 19:52:00   1030s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:52:00   1030s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/01 19:52:00   1030s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/01 19:52:00   1030s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/01 19:52:00   1030s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/01 19:52:00   1030s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:52:00   1030s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/01 19:52:00   1030s] [NR-eGR] ========================================
[09/01 19:52:00   1030s] [NR-eGR] 
[09/01 19:52:00   1030s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/01 19:52:00   1030s] (I)       blocked tracks on layer2 : = 875220 / 2133547 (41.02%)
[09/01 19:52:00   1030s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/01 19:52:00   1030s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/01 19:52:00   1030s] (I)       After initializing Early Global Route syMemory usage = 1765.0 MB
[09/01 19:52:00   1030s] (I)       Finished Loading and Dumping File ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Reset routing kernel
[09/01 19:52:00   1030s] (I)       Started Global Routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       ============= Initialization =============
[09/01 19:52:00   1030s] (I)       totalPins=140035  totalGlobalPin=132952 (94.94%)
[09/01 19:52:00   1030s] (I)       Started Net group 1 ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Build MST ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Generate topology with single threads
[09/01 19:52:00   1030s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/01 19:52:00   1030s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/01 19:52:00   1030s] (I)       
[09/01 19:52:00   1030s] (I)       ============  Phase 1a Route ============
[09/01 19:52:00   1030s] (I)       Started Phase 1a ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Pattern routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/01 19:52:00   1030s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:52:00   1030s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       
[09/01 19:52:00   1030s] (I)       ============  Phase 1b Route ============
[09/01 19:52:00   1030s] (I)       Started Phase 1b ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Monotonic routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:52:00   1030s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:52:00   1030s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       
[09/01 19:52:00   1030s] (I)       ============  Phase 1c Route ============
[09/01 19:52:00   1030s] (I)       Started Phase 1c ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Two level routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Level2 Grid: 98 x 98
[09/01 19:52:00   1030s] (I)       Started Two Level Routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:52:00   1030s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       
[09/01 19:52:00   1030s] (I)       ============  Phase 1d Route ============
[09/01 19:52:00   1030s] (I)       Started Phase 1d ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Detoured routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:52:00   1030s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       
[09/01 19:52:00   1030s] (I)       ============  Phase 1e Route ============
[09/01 19:52:00   1030s] (I)       Started Phase 1e ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Route legalization ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/01 19:52:00   1030s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/01 19:52:00   1030s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Layer assignment ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Running layer assignment with 1 threads
[09/01 19:52:00   1030s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Net group 2 ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Build MST ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Generate topology with single threads
[09/01 19:52:00   1030s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       total 2D Cap : 3730859 = (2634097 H, 1096762 V)
[09/01 19:52:00   1030s] [NR-eGR] Layer group 2: route 44247 net(s) in layer range [2, 4]
[09/01 19:52:00   1030s] (I)       
[09/01 19:52:00   1030s] (I)       ============  Phase 1a Route ============
[09/01 19:52:00   1030s] (I)       Started Phase 1a ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1030s] (I)       Started Pattern routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Finished Pattern routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 233
[09/01 19:52:00   1031s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Usage: 518613 = (269102 H, 249511 V) = (10.22% H, 22.75% V) = (1.017e+06um H, 9.432e+05um V)
[09/01 19:52:00   1031s] (I)       Finished Phase 1a ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       
[09/01 19:52:00   1031s] (I)       ============  Phase 1b Route ============
[09/01 19:52:00   1031s] (I)       Started Phase 1b ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Started Monotonic routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Finished Monotonic routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Usage: 519708 = (269762 H, 249946 V) = (10.24% H, 22.79% V) = (1.020e+06um H, 9.448e+05um V)
[09/01 19:52:00   1031s] (I)       Overflow of layer group 2: 0.78% H + 4.51% V. EstWL: 1.964496e+06um
[09/01 19:52:00   1031s] (I)       Finished Phase 1b ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       
[09/01 19:52:00   1031s] (I)       ============  Phase 1c Route ============
[09/01 19:52:00   1031s] (I)       Started Phase 1c ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Started Two level routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Level2 Grid: 98 x 98
[09/01 19:52:00   1031s] (I)       Started Two Level Routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Finished Two level routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Usage: 525451 = (274872 H, 250579 V) = (10.44% H, 22.85% V) = (1.039e+06um H, 9.472e+05um V)
[09/01 19:52:00   1031s] (I)       Finished Phase 1c ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       
[09/01 19:52:00   1031s] (I)       ============  Phase 1d Route ============
[09/01 19:52:00   1031s] (I)       Started Phase 1d ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Started Detoured routing ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Usage: 525451 = (274872 H, 250579 V) = (10.44% H, 22.85% V) = (1.039e+06um H, 9.472e+05um V)
[09/01 19:52:00   1031s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       
[09/01 19:52:00   1031s] (I)       ============  Phase 1e Route ============
[09/01 19:52:00   1031s] (I)       Started Phase 1e ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Started Route legalization ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Usage: 525451 = (274872 H, 250579 V) = (10.44% H, 22.85% V) = (1.039e+06um H, 9.472e+05um V)
[09/01 19:52:00   1031s] [NR-eGR] Early Global Route overflow of layer group 2: 0.21% H + 3.99% V. EstWL: 1.986205e+06um
[09/01 19:52:00   1031s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Started Layer assignment ( Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Current Layer assignment [Initialization] ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:00   1031s] (I)       Running layer assignment with 1 threads
[09/01 19:52:01   1031s] (I)       Finished Layer assignment ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:01   1031s] (I)       Finished Net group 2 ( CPU: 0.82 sec, Real: 0.83 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:01   1031s] (I)       
[09/01 19:52:01   1031s] (I)       ============  Phase 1l Route ============
[09/01 19:52:01   1031s] (I)       Started Phase 1l ( Curr Mem: 1764.96 MB )
[09/01 19:52:01   1031s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:01   1031s] (I)       
[09/01 19:52:01   1031s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/01 19:52:01   1031s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/01 19:52:01   1031s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/01 19:52:01   1031s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[09/01 19:52:01   1031s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:52:01   1031s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/01 19:52:01   1031s] [NR-eGR]  Metal2  (2)       348( 0.22%)        44( 0.03%)         2( 0.00%)   ( 0.24%) 
[09/01 19:52:01   1031s] [NR-eGR]  Metal3  (3)      5524( 3.43%)       173( 0.11%)         2( 0.00%)   ( 3.54%) 
[09/01 19:52:01   1031s] [NR-eGR]  Metal4  (4)       111( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[09/01 19:52:01   1031s] [NR-eGR] --------------------------------------------------------------------------------
[09/01 19:52:01   1031s] [NR-eGR] Total             5983( 1.24%)       217( 0.04%)         4( 0.00%)   ( 1.28%) 
[09/01 19:52:01   1031s] [NR-eGR] 
[09/01 19:52:01   1031s] (I)       Finished Global Routing ( CPU: 0.88 sec, Real: 0.89 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:01   1031s] (I)       total 2D Cap : 3750843 = (2652455 H, 1098388 V)
[09/01 19:52:01   1031s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.55% V
[09/01 19:52:01   1031s] [NR-eGR] Overflow after Early Global Route 0.15% H + 4.34% V
[09/01 19:52:01   1031s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.26 sec, Real: 1.27 sec, Curr Mem: 1764.96 MB )
[09/01 19:52:01   1031s] OPERPROF: Starting HotSpotCal at level 1, MEM:1765.0M
[09/01 19:52:01   1031s] [hotspot] +------------+---------------+---------------+
[09/01 19:52:01   1031s] [hotspot] |            |   max hotspot | total hotspot |
[09/01 19:52:01   1031s] [hotspot] +------------+---------------+---------------+
[09/01 19:52:01   1031s] [hotspot] | normalized |         97.25 |        174.23 |
[09/01 19:52:01   1031s] [hotspot] +------------+---------------+---------------+
[09/01 19:52:01   1031s] Local HotSpot Analysis: normalized max congestion hotspot area = 97.25, normalized total congestion hotspot area = 174.23 (area is in unit of 4 std-cell row bins)
[09/01 19:52:01   1031s] [hotspot] max/total 97.25/174.23, big hotspot (>10) total 107.08
[09/01 19:52:01   1031s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/01 19:52:01   1031s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:52:01   1031s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/01 19:52:01   1031s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:52:01   1031s] [hotspot] |  1  |   544.56   423.60   665.52   726.00 |       97.05   |
[09/01 19:52:01   1031s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:52:01   1031s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        7.54   |
[09/01 19:52:01   1031s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:52:01   1031s] [hotspot] |  3  |  1300.56  1240.08  1361.04  1300.56 |        3.93   |
[09/01 19:52:01   1031s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:52:01   1031s] [hotspot] |  4  |  1119.12   846.96  1179.60   907.44 |        3.67   |
[09/01 19:52:01   1031s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:52:01   1031s] [hotspot] |  5  |   998.16   937.68  1058.64   998.16 |        3.67   |
[09/01 19:52:01   1031s] [hotspot] +-----+-------------------------------------+---------------+
[09/01 19:52:01   1031s] Top 5 hotspots total area: 115.87
[09/01 19:52:01   1031s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.015, MEM:1765.0M
[09/01 19:52:01   1031s] Starting delay calculation for Setup views
[09/01 19:52:01   1031s] #################################################################################
[09/01 19:52:01   1031s] # Design Stage: PreRoute
[09/01 19:52:01   1031s] # Design Name: croc_chip
[09/01 19:52:01   1031s] # Design Mode: 130nm
[09/01 19:52:01   1031s] # Analysis Mode: MMMC OCV 
[09/01 19:52:01   1031s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:52:01   1031s] # Signoff Settings: SI Off 
[09/01 19:52:01   1031s] #################################################################################
[09/01 19:52:02   1033s] Calculate early delays in OCV mode...
[09/01 19:52:02   1033s] Calculate late delays in OCV mode...
[09/01 19:52:02   1033s] Topological Sorting (REAL = 0:00:00.0, MEM = 1763.0M, InitMEM = 1763.0M)
[09/01 19:52:02   1033s] Start delay calculation (fullDC) (1 T). (MEM=1762.96)
[09/01 19:52:03   1033s] End AAE Lib Interpolated Model. (MEM=1788.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:52:11   1041s] Total number of fetched objects 49397
[09/01 19:52:11   1041s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:52:11   1041s] End delay calculation. (MEM=1775.12 CPU=0:00:07.4 REAL=0:00:07.0)
[09/01 19:52:11   1041s] End delay calculation (fullDC). (MEM=1775.12 CPU=0:00:08.7 REAL=0:00:09.0)
[09/01 19:52:11   1041s] *** CDM Built up (cpu=0:00:10.2  real=0:00:10.0  mem= 1775.1M) ***
[09/01 19:52:13   1043s] *** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:17:24 mem=1775.1M)
[09/01 19:52:13   1043s] Reported timing to dir ./timingReports
[09/01 19:52:13   1043s] **optDesign ... cpu = 0:02:16, real = 0:02:17, mem = 1563.1M, totSessionCpu=0:17:24 **
[09/01 19:52:13   1043s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1690.1M
[09/01 19:52:13   1043s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.033, MEM:1690.1M
[09/01 19:52:16   1046s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.111  |  0.006  |  1.815  | -3.111  |   N/A   |  6.812  |  0.012  |  0.645  |
|           TNS (ns):| -57.198 |  0.000  |  0.000  | -57.198 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.251   |    168 (168)     |
|   max_tran     |      2 (4)       |   -0.224   |     46 (183)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.141%
Routing Overflow: 0.15% H and 4.34% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:19, real = 0:02:20, mem = 1564.7M, totSessionCpu=0:17:26 **
[09/01 19:52:16   1046s] *** Finished optDesign ***
[09/01 19:52:16   1046s] Info: pop threads available for lower-level modules during optimization.
[09/01 19:52:16   1046s] Deleting Lib Analyzer.
[09/01 19:52:16   1046s] Info: Destroy the CCOpt slew target map.
[09/01 19:52:16   1046s] clean pInstBBox. size 0
[09/01 19:52:16   1046s] All LLGs are deleted
[09/01 19:52:16   1046s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1705.4M
[09/01 19:52:16   1046s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1705.4M
[09/01 19:52:16   1046s] 
[09/01 19:52:16   1046s] =============================================================================================
[09/01 19:52:16   1046s]  Final TAT Report for optDesign
[09/01 19:52:16   1046s] =============================================================================================
[09/01 19:52:16   1046s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:52:16   1046s] ---------------------------------------------------------------------------------------------
[09/01 19:52:16   1046s] [ WnsOpt                 ]      2   0:00:33.3  (  23.8 % )     0:00:37.5 /  0:00:37.3    1.0
[09/01 19:52:16   1046s] [ TnsOpt                 ]      3   0:00:15.3  (  11.0 % )     0:00:20.3 /  0:00:20.1    1.0
[09/01 19:52:16   1046s] [ AreaOpt                ]      1   0:00:25.0  (  17.9 % )     0:00:27.2 /  0:00:26.9    1.0
[09/01 19:52:16   1046s] [ ViewPruning            ]      4   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:52:16   1046s] [ RefinePlace            ]      5   0:00:11.3  (   8.1 % )     0:00:11.3 /  0:00:11.3    1.0
[09/01 19:52:16   1046s] [ TimingUpdate           ]      3   0:00:03.6  (   2.6 % )     0:00:23.0 /  0:00:22.9    1.0
[09/01 19:52:16   1046s] [ FullDelayCalc          ]      2   0:00:19.5  (  13.9 % )     0:00:19.5 /  0:00:19.3    1.0
[09/01 19:52:16   1046s] [ OptSummaryReport       ]      2   0:00:02.0  (   1.4 % )     0:00:16.5 /  0:00:16.0    1.0
[09/01 19:52:16   1046s] [ TimingReport           ]      2   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[09/01 19:52:16   1046s] [ DrvReport              ]      2   0:00:02.2  (   1.6 % )     0:00:02.2 /  0:00:01.7    0.8
[09/01 19:52:16   1046s] [ GenerateReports        ]      1   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[09/01 19:52:16   1046s] [ MISC                   ]          0:00:25.8  (  18.5 % )     0:00:25.8 /  0:00:25.8    1.0
[09/01 19:52:16   1046s] ---------------------------------------------------------------------------------------------
[09/01 19:52:16   1046s]  optDesign TOTAL                    0:02:19.6  ( 100.0 % )     0:02:19.6 /  0:02:18.5    1.0
[09/01 19:52:16   1046s] ---------------------------------------------------------------------------------------------
[09/01 19:52:16   1046s] 
[09/01 19:52:16   1046s] Deleting Cell Server ...
[09/01 19:54:42   1062s] <CMD> timeDesign -hold -postCTS -slackReports
[09/01 19:54:42   1062s] **Info: Trial Route has Max Route Layer 15/7.
[09/01 19:54:42   1062s] All LLGs are deleted
[09/01 19:54:42   1062s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1625.3M
[09/01 19:54:42   1062s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1625.3M
[09/01 19:54:42   1062s] Start to check current routing status for nets...
[09/01 19:54:42   1062s] All nets are already routed correctly.
[09/01 19:54:42   1062s] End to check current routing status for nets (mem=1625.3M)
[09/01 19:54:42   1062s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1625.3M
[09/01 19:54:42   1062s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1625.3M
[09/01 19:54:43   1062s] Fast DP-INIT is on for default
[09/01 19:54:43   1062s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.118, REAL:0.033, MEM:1642.1M
[09/01 19:54:43   1062s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.142, REAL:0.057, MEM:1642.1M
[09/01 19:54:43   1062s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1642.1M
[09/01 19:54:43   1062s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1642.1M
[09/01 19:54:43   1062s] Starting delay calculation for Hold views
[09/01 19:54:43   1062s] #################################################################################
[09/01 19:54:43   1062s] # Design Stage: PreRoute
[09/01 19:54:43   1062s] # Design Name: croc_chip
[09/01 19:54:43   1062s] # Design Mode: 130nm
[09/01 19:54:43   1062s] # Analysis Mode: MMMC OCV 
[09/01 19:54:43   1062s] # Parasitics Mode: No SPEF/RCDB
[09/01 19:54:43   1062s] # Signoff Settings: SI Off 
[09/01 19:54:43   1062s] #################################################################################
[09/01 19:54:44   1064s] Calculate late delays in OCV mode...
[09/01 19:54:44   1064s] Calculate early delays in OCV mode...
[09/01 19:54:44   1064s] Topological Sorting (REAL = 0:00:00.0, MEM = 1660.3M, InitMEM = 1653.6M)
[09/01 19:54:44   1064s] Start delay calculation (fullDC) (1 T). (MEM=1660.32)
[09/01 19:54:44   1064s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/01 19:54:44   1064s] End AAE Lib Interpolated Model. (MEM=1685.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/01 19:54:45   1065s] Type 'man IMPESI-3194' for more detail.
[09/01 19:54:45   1065s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/01 19:54:45   1065s] Type 'man IMPESI-3199' for more detail.
[09/01 19:54:45   1065s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/01 19:54:45   1065s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:54:45   1065s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/01 19:54:45   1065s] To increase the message display limit, refer to the product command reference manual.
[09/01 19:54:52   1072s] Total number of fetched objects 49397
[09/01 19:54:52   1072s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/01 19:54:52   1072s] End delay calculation. (MEM=1701.09 CPU=0:00:06.9 REAL=0:00:07.0)
[09/01 19:54:52   1072s] End delay calculation (fullDC). (MEM=1701.09 CPU=0:00:08.2 REAL=0:00:08.0)
[09/01 19:54:52   1072s] *** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1701.1M) ***
[09/01 19:54:54   1073s] *** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:17:54 mem=1701.1M)
[09/01 19:54:54   1074s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.633  | -0.633  |  0.071  |  2.648  |   N/A   |  0.000  |  2.325  | -0.554  |
|           TNS (ns):| -10.511 | -1.224  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -9.287  |
|    Violating Paths:|   27    |    5    |    0    |    0    |   N/A   |    0    |    0    |   22    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.141%
Routing Overflow: 0.15% H and 4.34% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/01 19:54:54   1074s] Total CPU time: 12.39 sec
[09/01 19:54:54   1074s] Total Real time: 12.0 sec
[09/01 19:54:54   1074s] Total Memory Usage: 1612.011719 Mbytes
[09/01 19:54:54   1074s] 
[09/01 19:54:54   1074s] =============================================================================================
[09/01 19:54:54   1074s]  Final TAT Report for timeDesign
[09/01 19:54:54   1074s] =============================================================================================
[09/01 19:54:54   1074s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/01 19:54:54   1074s] ---------------------------------------------------------------------------------------------
[09/01 19:54:54   1074s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/01 19:54:54   1074s] [ TimingUpdate           ]      1   0:00:01.4  (  11.0 % )     0:00:11.0 /  0:00:11.0    1.0
[09/01 19:54:54   1074s] [ FullDelayCalc          ]      1   0:00:09.7  (  78.1 % )     0:00:09.7 /  0:00:09.6    1.0
[09/01 19:54:54   1074s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:11.7 /  0:00:11.7    1.0
[09/01 19:54:54   1074s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:54:54   1074s] [ GenerateReports        ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/01 19:54:54   1074s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/01 19:54:54   1074s] [ MISC                   ]          0:00:00.7  (   5.7 % )     0:00:00.7 /  0:00:00.7    1.0
[09/01 19:54:54   1074s] ---------------------------------------------------------------------------------------------
[09/01 19:54:54   1074s]  timeDesign TOTAL                   0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:12.4    1.0
[09/01 19:54:54   1074s] ---------------------------------------------------------------------------------------------
[09/01 19:54:54   1074s] 
[09/02 23:07:42  11662s] <CMD> timeDesign -hold -postcTS -slackReports
[09/02 23:07:42  11662s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:07:42  11662s] All LLGs are deleted
[09/02 23:07:42  11662s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1612.0M
[09/02 23:07:42  11662s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1612.0M
[09/02 23:07:42  11662s] Start to check current routing status for nets...
[09/02 23:07:42  11663s] All nets are already routed correctly.
[09/02 23:07:42  11663s] End to check current routing status for nets (mem=1612.0M)
[09/02 23:07:42  11663s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1612.0M
[09/02 23:07:42  11663s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1612.0M
[09/02 23:07:42  11663s] Fast DP-INIT is on for default
[09/02 23:07:42  11663s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.160, REAL:0.046, MEM:1644.0M
[09/02 23:07:43  11663s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.189, REAL:0.075, MEM:1644.0M
[09/02 23:07:43  11663s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1644.0M
[09/02 23:07:43  11663s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.002, MEM:1644.0M
[09/02 23:07:43  11663s] Starting delay calculation for Hold views
[09/02 23:07:43  11663s] #################################################################################
[09/02 23:07:43  11663s] # Design Stage: PreRoute
[09/02 23:07:43  11663s] # Design Name: croc_chip
[09/02 23:07:43  11663s] # Design Mode: 130nm
[09/02 23:07:43  11663s] # Analysis Mode: MMMC OCV 
[09/02 23:07:43  11663s] # Parasitics Mode: No SPEF/RCDB
[09/02 23:07:43  11663s] # Signoff Settings: SI Off 
[09/02 23:07:43  11663s] #################################################################################
[09/02 23:07:44  11664s] Calculate late delays in OCV mode...
[09/02 23:07:44  11664s] Calculate early delays in OCV mode...
[09/02 23:07:44  11665s] Topological Sorting (REAL = 0:00:00.0, MEM = 1662.3M, InitMEM = 1655.6M)
[09/02 23:07:44  11665s] Start delay calculation (fullDC) (1 T). (MEM=1662.28)
[09/02 23:07:44  11665s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/02 23:07:44  11665s] End AAE Lib Interpolated Model. (MEM=1687.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:07:46  11666s] Type 'man IMPESI-3194' for more detail.
[09/02 23:07:46  11666s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:07:46  11666s] Type 'man IMPESI-3199' for more detail.
[09/02 23:07:54  11674s] Total number of fetched objects 49397
[09/02 23:07:54  11674s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/02 23:07:54  11674s] End delay calculation. (MEM=1703.05 CPU=0:00:08.1 REAL=0:00:08.0)
[09/02 23:07:54  11674s] End delay calculation (fullDC). (MEM=1703.05 CPU=0:00:09.8 REAL=0:00:10.0)
[09/02 23:07:54  11674s] *** CDM Built up (cpu=0:00:11.3  real=0:00:11.0  mem= 1703.1M) ***
[09/02 23:07:56  11676s] *** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=3:14:37 mem=1703.1M)
[09/02 23:07:56  11677s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.633  | -0.633  |  0.071  |  2.648  |   N/A   |  0.000  |  2.325  | -0.554  |
|           TNS (ns):| -10.511 | -1.224  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -9.287  |
|    Violating Paths:|   27    |    5    |    0    |    0    |   N/A   |    0    |    0    |   22    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.141%
Routing Overflow: 0.15% H and 4.34% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/02 23:07:57  11677s] Total CPU time: 14.89 sec
[09/02 23:07:57  11677s] Total Real time: 15.0 sec
[09/02 23:07:57  11677s] Total Memory Usage: 1612.972656 Mbytes
[09/02 23:07:57  11677s] 
[09/02 23:07:57  11677s] =============================================================================================
[09/02 23:07:57  11677s]  Final TAT Report for timeDesign
[09/02 23:07:57  11677s] =============================================================================================
[09/02 23:07:57  11677s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/02 23:07:57  11677s] ---------------------------------------------------------------------------------------------
[09/02 23:07:57  11677s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/02 23:07:57  11677s] [ TimingUpdate           ]      1   0:00:01.6  (  10.9 % )     0:00:13.1 /  0:00:13.0    1.0
[09/02 23:07:57  11677s] [ FullDelayCalc          ]      1   0:00:11.5  (  77.0 % )     0:00:11.5 /  0:00:11.4    1.0
[09/02 23:07:57  11677s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.3 % )     0:00:13.9 /  0:00:13.9    1.0
[09/02 23:07:57  11677s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/02 23:07:57  11677s] [ GenerateReports        ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/02 23:07:57  11677s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[09/02 23:07:57  11677s] [ MISC                   ]          0:00:01.0  (   6.7 % )     0:00:01.0 /  0:00:01.0    1.0
[09/02 23:07:57  11677s] ---------------------------------------------------------------------------------------------
[09/02 23:07:57  11677s]  timeDesign TOTAL                   0:00:14.9  ( 100.0 % )     0:00:14.9 /  0:00:14.9    1.0
[09/02 23:07:57  11677s] ---------------------------------------------------------------------------------------------
[09/02 23:07:57  11677s] 
[09/02 23:18:35  11734s] <CMD> optDesign -postCTS -hold
[09/02 23:18:35  11734s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1483.3M, totSessionCpu=3:15:35 **
[09/02 23:18:35  11734s] **INFO: User settings:
[09/02 23:18:35  11734s] setDesignMode -bottomRoutingLayer               Metal2
[09/02 23:18:35  11734s] setDesignMode -congEffort                       high
[09/02 23:18:35  11734s] setDesignMode -flowEffort                       standard
[09/02 23:18:35  11734s] setDesignMode -process                          130
[09/02 23:18:35  11734s] setDesignMode -topRoutingLayer                  Metal4
[09/02 23:18:35  11734s] setExtractRCMode -coupling_c_th                 0.4
[09/02 23:18:35  11734s] setExtractRCMode -defViaCap                     true
[09/02 23:18:35  11734s] setExtractRCMode -engine                        preRoute
[09/02 23:18:35  11734s] setExtractRCMode -layerIndependent              1
[09/02 23:18:35  11734s] setExtractRCMode -relative_c_th                 1
[09/02 23:18:35  11734s] setExtractRCMode -total_c_th                    0
[09/02 23:18:35  11734s] setUsefulSkewMode -ecoRoute                     false
[09/02 23:18:35  11734s] setDelayCalMode -enable_high_fanout             true
[09/02 23:18:35  11734s] setDelayCalMode -eng_copyNetPropToNewNet        true
[09/02 23:18:35  11734s] setDelayCalMode -engine                         aae
[09/02 23:18:35  11734s] setDelayCalMode -ignoreNetLoad                  false
[09/02 23:18:35  11734s] setOptMode -activeSetupViews                    { func_view_wc }
[09/02 23:18:35  11734s] setOptMode -addInstancePrefix                   ictc_postCTS_hold
[09/02 23:18:35  11734s] setOptMode -autoSetupViews                      { func_view_wc}
[09/02 23:18:35  11734s] setOptMode -autoTDGRSetupViews                  { func_view_wc}
[09/02 23:18:35  11734s] setOptMode -drcMargin                           0
[09/02 23:18:35  11734s] setOptMode -expExtremeCongestionAwareBuffering  true
[09/02 23:18:35  11734s] setOptMode -fixCap                              true
[09/02 23:18:35  11734s] setOptMode -fixDrc                              true
[09/02 23:18:35  11734s] setOptMode -fixFanoutLoad                       true
[09/02 23:18:35  11734s] setOptMode -fixTran                             true
[09/02 23:18:35  11734s] setOptMode -optimizeFF                          true
[09/02 23:18:35  11734s] setOptMode -preserveAllSequential               false
[09/02 23:18:35  11734s] setOptMode -setupTargetSlack                    0
[09/02 23:18:35  11734s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/libs/misc/place_opt_post_place.tcl
[09/02 23:18:35  11734s] setAnalysisMode -analysisType                   onChipVariation
[09/02 23:18:35  11734s] setAnalysisMode -checkType                      setup
[09/02 23:18:35  11734s] setAnalysisMode -clkSrcPath                     true
[09/02 23:18:35  11734s] setAnalysisMode -clockGatingCheck               true
[09/02 23:18:35  11734s] setAnalysisMode -clockPropagation               sdcControl
[09/02 23:18:35  11734s] setAnalysisMode -cppr                           both
[09/02 23:18:35  11734s] setAnalysisMode -enableMultipleDriveNet         true
[09/02 23:18:35  11734s] setAnalysisMode -log                            true
[09/02 23:18:35  11734s] setAnalysisMode -sequentialConstProp            true
[09/02 23:18:35  11734s] setAnalysisMode -skew                           true
[09/02 23:18:35  11734s] setAnalysisMode -timeBorrowing                  true
[09/02 23:18:35  11734s] setAnalysisMode -timingSelfLoopsNoSkew          false
[09/02 23:18:35  11734s] setAnalysisMode -usefulSkew                     true
[09/02 23:18:35  11734s] setAnalysisMode -useOutputPinCap                true
[09/02 23:18:35  11734s] setAnalysisMode -warn                           true
[09/02 23:18:35  11734s] 
[09/02 23:18:35  11734s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/02 23:18:35  11734s] GigaOpt running with 1 threads.
[09/02 23:18:35  11734s] Info: 1 threads available for lower-level modules during optimization.
[09/02 23:18:37  11736s] Creating Cell Server ...(0, 0, 0, 0)
[09/02 23:18:37  11736s] Summary for sequential cells identification: 
[09/02 23:18:37  11736s]   Identified SBFF number: 3
[09/02 23:18:37  11736s]   Identified MBFF number: 0
[09/02 23:18:37  11736s]   Identified SB Latch number: 0
[09/02 23:18:37  11736s]   Identified MB Latch number: 0
[09/02 23:18:37  11736s]   Not identified SBFF number: 0
[09/02 23:18:37  11736s]   Not identified MBFF number: 0
[09/02 23:18:37  11736s]   Not identified SB Latch number: 0
[09/02 23:18:37  11736s]   Not identified MB Latch number: 0
[09/02 23:18:37  11736s]   Number of sequential cells which are not FFs: 7
[09/02 23:18:37  11736s]  Visiting view : func_view_wc
[09/02 23:18:37  11736s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/02 23:18:37  11736s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/02 23:18:37  11736s]  Visiting view : func_view_bc
[09/02 23:18:37  11736s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/02 23:18:37  11736s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/02 23:18:37  11736s]  Setting StdDelay to 38.40
[09/02 23:18:37  11736s] Creating Cell Server, finished. 
[09/02 23:18:37  11736s] 
[09/02 23:18:37  11736s] Need call spDPlaceInit before registerPrioInstLoc.
[09/02 23:18:37  11736s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:18:37  11736s] OPERPROF: Starting DPlace-Init at level 1, MEM:1628.5M
[09/02 23:18:37  11736s] #spOpts: N=130 mergeVia=F 
[09/02 23:18:37  11736s] All LLGs are deleted
[09/02 23:18:37  11736s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1628.5M
[09/02 23:18:37  11736s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1628.5M
[09/02 23:18:37  11736s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1628.5M
[09/02 23:18:37  11736s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1628.5M
[09/02 23:18:37  11736s] Core basic site is CoreSite
[09/02 23:18:37  11736s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/02 23:18:37  11736s] Fast DP-INIT is on for default
[09/02 23:18:37  11736s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/02 23:18:37  11736s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.153, REAL:0.042, MEM:1660.5M
[09/02 23:18:37  11736s] OPERPROF:     Starting CMU at level 3, MEM:1660.5M
[09/02 23:18:37  11736s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:1660.5M
[09/02 23:18:37  11736s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.182, REAL:0.071, MEM:1660.5M
[09/02 23:18:37  11736s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1660.5MB).
[09/02 23:18:37  11736s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.255, REAL:0.144, MEM:1660.5M
[09/02 23:18:37  11736s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:18:37  11736s] 
[09/02 23:18:37  11736s] Creating Lib Analyzer ...
[09/02 23:18:37  11736s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:18:37  11736s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/02 23:18:37  11736s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/02 23:18:37  11736s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/02 23:18:37  11736s] 
[09/02 23:18:37  11736s] {RT default_rc_corner 0 4 4 0}
[09/02 23:18:37  11736s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:15:37 mem=1664.5M
[09/02 23:18:37  11736s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:15:37 mem=1664.5M
[09/02 23:18:37  11736s] Creating Lib Analyzer, finished. 
[09/02 23:18:37  11736s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1522.6M, totSessionCpu=3:15:37 **
[09/02 23:18:37  11736s] *** optDesign -postCTS ***
[09/02 23:18:37  11736s] DRC Margin: user margin 0.0
[09/02 23:18:37  11736s] Hold Target Slack: user slack 0
[09/02 23:18:37  11736s] Setup Target Slack: user slack 0;
[09/02 23:18:37  11736s] setUsefulSkewMode -ecoRoute false
[09/02 23:18:37  11736s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1664.5M
[09/02 23:18:37  11736s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.033, MEM:1664.5M
[09/02 23:18:37  11736s] Deleting Cell Server ...
[09/02 23:18:37  11736s] Deleting Lib Analyzer.
[09/02 23:18:37  11736s] Creating Cell Server ...(0, 0, 0, 0)
[09/02 23:18:37  11736s] Summary for sequential cells identification: 
[09/02 23:18:37  11736s]   Identified SBFF number: 3
[09/02 23:18:37  11736s]   Identified MBFF number: 0
[09/02 23:18:37  11736s]   Identified SB Latch number: 0
[09/02 23:18:37  11736s]   Identified MB Latch number: 0
[09/02 23:18:37  11736s]   Not identified SBFF number: 0
[09/02 23:18:37  11736s]   Not identified MBFF number: 0
[09/02 23:18:37  11736s]   Not identified SB Latch number: 0
[09/02 23:18:37  11736s]   Not identified MB Latch number: 0
[09/02 23:18:37  11736s]   Number of sequential cells which are not FFs: 7
[09/02 23:18:37  11736s]  Visiting view : func_view_wc
[09/02 23:18:37  11736s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/02 23:18:37  11736s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/02 23:18:37  11736s]  Visiting view : func_view_bc
[09/02 23:18:37  11736s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/02 23:18:37  11736s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/02 23:18:37  11736s]  Setting StdDelay to 38.40
[09/02 23:18:37  11736s] Creating Cell Server, finished. 
[09/02 23:18:37  11736s] 
[09/02 23:18:37  11736s] Deleting Cell Server ...
[09/02 23:18:37  11736s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:18:37  11736s] All LLGs are deleted
[09/02 23:18:37  11736s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1664.5M
[09/02 23:18:37  11736s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1664.5M
[09/02 23:18:37  11736s] Start to check current routing status for nets...
[09/02 23:18:38  11737s] All nets are already routed correctly.
[09/02 23:18:38  11737s] End to check current routing status for nets (mem=1664.5M)
[09/02 23:18:38  11737s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/02 23:18:38  11737s] ### Creating PhyDesignMc. totSessionCpu=3:15:37 mem=1664.5M
[09/02 23:18:38  11737s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/02 23:18:38  11737s] OPERPROF: Starting DPlace-Init at level 1, MEM:1664.5M
[09/02 23:18:38  11737s] #spOpts: N=130 mergeVia=F 
[09/02 23:18:38  11737s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1664.5M
[09/02 23:18:38  11737s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1664.5M
[09/02 23:18:38  11737s] Core basic site is CoreSite
[09/02 23:18:38  11737s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/02 23:18:38  11737s] Fast DP-INIT is on for default
[09/02 23:18:38  11737s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/02 23:18:38  11737s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.113, REAL:0.035, MEM:1664.5M
[09/02 23:18:38  11737s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.138, REAL:0.059, MEM:1664.5M
[09/02 23:18:38  11737s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1664.5MB).
[09/02 23:18:38  11737s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.187, REAL:0.109, MEM:1664.5M
[09/02 23:18:38  11737s] TotalInstCnt at PhyDesignMc Initialization: 43,878
[09/02 23:18:38  11737s] ### Creating PhyDesignMc, finished. totSessionCpu=3:15:37 mem=1664.5M
[09/02 23:18:38  11737s] TotalInstCnt at PhyDesignMc Destruction: 43,878
[09/02 23:18:38  11737s] GigaOpt Hold Optimizer is used
[09/02 23:18:38  11737s] End AAE Lib Interpolated Model. (MEM=1664.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 23:18:38  11737s] 
[09/02 23:18:38  11737s] Creating Lib Analyzer ...
[09/02 23:18:38  11737s] Creating Cell Server ...(0, 0, 0, 0)
[09/02 23:18:38  11737s] Summary for sequential cells identification: 
[09/02 23:18:38  11737s]   Identified SBFF number: 3
[09/02 23:18:38  11737s]   Identified MBFF number: 0
[09/02 23:18:38  11737s]   Identified SB Latch number: 0
[09/02 23:18:38  11737s]   Identified MB Latch number: 0
[09/02 23:18:38  11737s]   Not identified SBFF number: 0
[09/02 23:18:38  11737s]   Not identified MBFF number: 0
[09/02 23:18:38  11737s]   Not identified SB Latch number: 0
[09/02 23:18:38  11737s]   Not identified MB Latch number: 0
[09/02 23:18:38  11737s]   Number of sequential cells which are not FFs: 7
[09/02 23:18:38  11737s]  Visiting view : func_view_wc
[09/02 23:18:38  11737s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/02 23:18:38  11737s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/02 23:18:38  11737s]  Visiting view : func_view_bc
[09/02 23:18:38  11737s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/02 23:18:38  11737s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/02 23:18:38  11737s]  Setting StdDelay to 38.40
[09/02 23:18:38  11737s] Creating Cell Server, finished. 
[09/02 23:18:38  11737s] 
[09/02 23:18:38  11737s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:18:38  11737s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/02 23:18:38  11737s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/02 23:18:38  11737s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/02 23:18:38  11737s] 
[09/02 23:18:38  11737s] {RT default_rc_corner 0 4 4 0}
[09/02 23:18:38  11737s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:15:38 mem=1664.5M
[09/02 23:18:38  11737s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:15:38 mem=1664.5M
[09/02 23:18:38  11737s] Creating Lib Analyzer, finished. 
[09/02 23:18:38  11737s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=3:15:38 mem=1664.5M ***
[09/02 23:18:40  11739s] Starting delay calculation for Hold views
[09/02 23:18:40  11739s] #################################################################################
[09/02 23:18:40  11739s] # Design Stage: PreRoute
[09/02 23:18:40  11739s] # Design Name: croc_chip
[09/02 23:18:40  11739s] # Design Mode: 130nm
[09/02 23:18:40  11739s] # Analysis Mode: MMMC OCV 
[09/02 23:18:40  11739s] # Parasitics Mode: No SPEF/RCDB
[09/02 23:18:40  11739s] # Signoff Settings: SI Off 
[09/02 23:18:40  11739s] #################################################################################
[09/02 23:18:40  11739s] Calculate late delays in OCV mode...
[09/02 23:18:40  11739s] Calculate early delays in OCV mode...
[09/02 23:18:40  11739s] Topological Sorting (REAL = 0:00:00.0, MEM = 1672.3M, InitMEM = 1665.5M)
[09/02 23:18:40  11739s] Start delay calculation (fullDC) (1 T). (MEM=1672.26)
[09/02 23:18:40  11739s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/02 23:18:40  11739s] End AAE Lib Interpolated Model. (MEM=1697.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:18:42  11741s] Type 'man IMPESI-3194' for more detail.
[09/02 23:18:42  11741s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:18:42  11741s] Type 'man IMPESI-3199' for more detail.
[09/02 23:18:49  11748s] Total number of fetched objects 49397
[09/02 23:18:49  11748s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/02 23:18:49  11748s] End delay calculation. (MEM=1713.04 CPU=0:00:07.1 REAL=0:00:07.0)
[09/02 23:18:49  11748s] End delay calculation (fullDC). (MEM=1713.04 CPU=0:00:08.5 REAL=0:00:09.0)
[09/02 23:18:49  11748s] *** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 1713.0M) ***
[09/02 23:18:51  11750s] *** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:11.0 totSessionCpu=3:15:50 mem=1713.0M)
[09/02 23:18:52  11751s] 
[09/02 23:18:52  11751s] Active hold views:
[09/02 23:18:52  11751s]  func_view_bc
[09/02 23:18:52  11751s]   Dominating endpoints: 0
[09/02 23:18:52  11751s]   Dominating TNS: -0.000
[09/02 23:18:52  11751s] 
[09/02 23:18:52  11751s] Done building cte hold timing graph (fixHold) cpu=0:00:13.5 real=0:00:14.0 totSessionCpu=3:15:51 mem=1728.3M ***
[09/02 23:18:53  11752s] *WARN* failed to init 1 edge(s) in building hold timer
[09/02 23:18:53  11752s] Done building hold timer [10136 node(s), 11765 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=3:15:53 mem=1728.3M ***
[09/02 23:18:55  11754s] Starting delay calculation for Setup views
[09/02 23:18:55  11754s] #################################################################################
[09/02 23:18:55  11754s] # Design Stage: PreRoute
[09/02 23:18:55  11754s] # Design Name: croc_chip
[09/02 23:18:55  11754s] # Design Mode: 130nm
[09/02 23:18:55  11754s] # Analysis Mode: MMMC OCV 
[09/02 23:18:55  11754s] # Parasitics Mode: No SPEF/RCDB
[09/02 23:18:55  11754s] # Signoff Settings: SI Off 
[09/02 23:18:55  11754s] #################################################################################
[09/02 23:18:55  11754s] Calculate early delays in OCV mode...
[09/02 23:18:55  11754s] Calculate late delays in OCV mode...
[09/02 23:18:55  11754s] Topological Sorting (REAL = 0:00:00.0, MEM = 1703.2M, InitMEM = 1703.2M)
[09/02 23:18:55  11754s] Start delay calculation (fullDC) (1 T). (MEM=1703.22)
[09/02 23:18:55  11754s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/02 23:18:55  11754s] End AAE Lib Interpolated Model. (MEM=1728.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 23:19:04  11763s] Total number of fetched objects 49397
[09/02 23:19:04  11763s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/02 23:19:04  11763s] End delay calculation. (MEM=1713.04 CPU=0:00:07.9 REAL=0:00:08.0)
[09/02 23:19:04  11763s] End delay calculation (fullDC). (MEM=1713.04 CPU=0:00:09.2 REAL=0:00:09.0)
[09/02 23:19:04  11763s] *** CDM Built up (cpu=0:00:09.4  real=0:00:09.0  mem= 1713.0M) ***
[09/02 23:19:06  11765s] *** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:11.0 totSessionCpu=3:16:06 mem=1713.0M)
[09/02 23:19:06  11765s] Done building cte setup timing graph (fixHold) cpu=0:00:28.1 real=0:00:28.0 totSessionCpu=3:16:06 mem=1713.0M ***
[09/02 23:19:08  11767s] *info: category slack lower bound [L -3111.2] in2out in2reg reg2out default
[09/02 23:19:08  11767s] *info: category slack lower bound [H 0.0] mem2reg 
[09/02 23:19:08  11767s] *info: category slack lower bound [H 0.0] reg2mem 
[09/02 23:19:08  11767s] *info: category slack lower bound [H 0.0] reg2reg 
[09/02 23:19:08  11767s] --------------------------------------------------- 
[09/02 23:19:08  11767s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/02 23:19:08  11767s] --------------------------------------------------- 
[09/02 23:19:08  11767s]          WNS    reg2regWNS
[09/02 23:19:08  11767s]    -3.111 ns      0.006 ns
[09/02 23:19:08  11767s] --------------------------------------------------- 
[09/02 23:19:08  11767s] 
[09/02 23:19:08  11767s] *Info: minBufDelay = 108.9 ps, libStdDelay = 38.4 ps, minBufSize = 7257600 (4.0)
[09/02 23:19:08  11767s] *Info: worst delay setup view: func_view_wc
[09/02 23:19:08  11767s] Footprint list for hold buffering (delay unit: ps)
[09/02 23:19:08  11767s] =================================================================
[09/02 23:19:08  11767s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[09/02 23:19:08  11767s] ------------------------------------------------------------------
[09/02 23:19:08  11767s] *Info:       48.0       2.36    4.0  40.42 sg13g2_buf_1 (A,X)
[09/02 23:19:08  11767s] *Info:       47.3       2.34    5.0  20.30 sg13g2_buf_2 (A,X)
[09/02 23:19:08  11767s] *Info:       47.7       2.32    8.0  10.22 sg13g2_buf_4 (A,X)
[09/02 23:19:08  11767s] *Info:       84.4       2.47    8.0  40.40 sg13g2_dlygate4sd1_1 (A,X)
[09/02 23:19:08  11767s] *Info:      122.4       2.35    8.0  40.63 sg13g2_dlygate4sd2_1 (A,X)
[09/02 23:19:08  11767s] *Info:      250.0       2.32    9.0  41.64 sg13g2_dlygate4sd3_1 (A,X)
[09/02 23:19:08  11767s] *Info:       46.8       2.33   13.0   5.11 sg13g2_buf_8 (A,X)
[09/02 23:19:08  11767s] =================================================================
[09/02 23:19:08  11767s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1713.0M
[09/02 23:19:08  11767s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.038, MEM:1713.0M
[09/02 23:19:09  11768s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc
Hold  views included:
 func_view_bc

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.111  |  0.006  |  1.815  | -3.111  |   N/A   |  6.812  |  0.012  |  0.645  |
|           TNS (ns):| -57.198 |  0.000  |  0.000  | -57.198 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.633  | -0.633  |  0.071  |  2.648  |   N/A   |  0.000  |  2.325  | -0.554  |
|           TNS (ns):| -10.511 | -1.224  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -9.287  |
|    Violating Paths:|   27    |    5    |    0    |    0    |   N/A   |    0    |    0    |   22    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.251   |    168 (168)     |
|   max_tran     |      2 (4)       |   -0.224   |     46 (183)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.141%
Routing Overflow: 0.15% H and 4.34% V
------------------------------------------------------------
Deleting Cell Server ...
[09/02 23:19:09  11768s] Deleting Lib Analyzer.
[09/02 23:19:09  11768s] Creating Cell Server ...(0, 0, 0, 0)
[09/02 23:19:09  11768s] Summary for sequential cells identification: 
[09/02 23:19:09  11768s]   Identified SBFF number: 3
[09/02 23:19:09  11768s]   Identified MBFF number: 0
[09/02 23:19:09  11768s]   Identified SB Latch number: 0
[09/02 23:19:09  11768s]   Identified MB Latch number: 0
[09/02 23:19:09  11768s]   Not identified SBFF number: 0
[09/02 23:19:09  11768s]   Not identified MBFF number: 0
[09/02 23:19:09  11768s]   Not identified SB Latch number: 0
[09/02 23:19:09  11768s]   Not identified MB Latch number: 0
[09/02 23:19:09  11768s]   Number of sequential cells which are not FFs: 7
[09/02 23:19:09  11768s]  Visiting view : func_view_wc
[09/02 23:19:09  11768s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/02 23:19:09  11768s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/02 23:19:09  11768s]  Visiting view : func_view_bc
[09/02 23:19:09  11768s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/02 23:19:09  11768s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/02 23:19:09  11768s]  Setting StdDelay to 38.40
[09/02 23:19:09  11768s] Creating Cell Server, finished. 
[09/02 23:19:09  11768s] 
[09/02 23:19:09  11768s] Deleting Cell Server ...
[09/02 23:19:09  11768s] 
[09/02 23:19:09  11768s] Creating Lib Analyzer ...
[09/02 23:19:09  11768s] Creating Cell Server ...(0, 0, 0, 0)
[09/02 23:19:09  11768s] Summary for sequential cells identification: 
[09/02 23:19:09  11768s]   Identified SBFF number: 3
[09/02 23:19:09  11768s]   Identified MBFF number: 0
[09/02 23:19:09  11768s]   Identified SB Latch number: 0
[09/02 23:19:09  11768s]   Identified MB Latch number: 0
[09/02 23:19:09  11768s]   Not identified SBFF number: 0
[09/02 23:19:09  11768s]   Not identified MBFF number: 0
[09/02 23:19:09  11768s]   Not identified SB Latch number: 0
[09/02 23:19:09  11768s]   Not identified MB Latch number: 0
[09/02 23:19:09  11768s]   Number of sequential cells which are not FFs: 7
[09/02 23:19:09  11768s]  Visiting view : func_view_wc
[09/02 23:19:09  11768s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/02 23:19:09  11768s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/02 23:19:09  11768s]  Visiting view : func_view_bc
[09/02 23:19:09  11768s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/02 23:19:09  11768s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/02 23:19:09  11768s]  Setting StdDelay to 38.40
[09/02 23:19:09  11768s] Creating Cell Server, finished. 
[09/02 23:19:09  11768s] 
[09/02 23:19:09  11768s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:19:09  11768s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/02 23:19:09  11768s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/02 23:19:09  11768s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/02 23:19:09  11768s] 
[09/02 23:19:09  11768s] {RT default_rc_corner 0 4 4 0}
[09/02 23:19:10  11769s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:16:09 mem=1744.3M
[09/02 23:19:10  11769s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:16:09 mem=1744.3M
[09/02 23:19:10  11769s] Creating Lib Analyzer, finished. 
[09/02 23:19:10  11769s] Hold Timer stdDelay = 38.4ps
[09/02 23:19:10  11769s]  Visiting view : func_view_bc
[09/02 23:19:10  11769s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/02 23:19:10  11769s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/02 23:19:10  11769s] **optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1567.0M, totSessionCpu=3:16:09 **
[09/02 23:19:10  11769s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:16:09.1/27:53:48.4 (0.1), mem = 1691.3M
[09/02 23:19:10  11769s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.24
[09/02 23:19:10  11769s] ### Creating LA Mngr. totSessionCpu=3:16:09 mem=1768.1M
[09/02 23:19:10  11769s] ### Creating LA Mngr, finished. totSessionCpu=3:16:09 mem=1768.1M
[09/02 23:19:10  11769s] gigaOpt Hold fixing search radius: 151.200000 Microns (40 stdCellHgt)
[09/02 23:19:10  11769s] gigaOpt Hold fixing search radius on new term: 18.900000 Microns (5 stdCellHgt)
[09/02 23:19:10  11769s] gigaOpt Hold fixing search radius: 151.200000 Microns (40 stdCellHgt)
[09/02 23:19:10  11769s] gigaOpt Hold fixing search radius on new term: 18.900000 Microns (5 stdCellHgt)
[09/02 23:19:10  11769s] *info: Run optDesign holdfix with 1 thread.
[09/02 23:19:10  11769s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/02 23:19:10  11769s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/02 23:19:10  11769s] *info: 48 skip_routing nets excluded.
[09/02 23:19:10  11769s] Info: 48 io nets excluded
[09/02 23:19:10  11769s] Info: 216 nets with fixed/cover wires excluded.
[09/02 23:19:10  11769s] Info: 243 clock nets excluded from IPO operation.
[09/02 23:19:10  11769s] --------------------------------------------------- 
[09/02 23:19:10  11769s]    Hold Timing Summary  - Initial 
[09/02 23:19:10  11769s] --------------------------------------------------- 
[09/02 23:19:10  11769s]  Target slack:       0.0000 ns
[09/02 23:19:10  11769s]  View: func_view_bc 
[09/02 23:19:10  11769s]    WNS:      -0.6327
[09/02 23:19:10  11769s]    TNS:     -10.5105
[09/02 23:19:10  11769s]    VP :           27
[09/02 23:19:10  11769s]    Worst hold path end point: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_187__reg/D 
[09/02 23:19:10  11769s] --------------------------------------------------- 
[09/02 23:19:10  11769s] Info: Done creating the CCOpt slew target map.
[09/02 23:19:10  11769s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/02 23:19:10  11769s] ### Creating PhyDesignMc. totSessionCpu=3:16:10 mem=1787.2M
[09/02 23:19:10  11769s] OPERPROF: Starting DPlace-Init at level 1, MEM:1787.2M
[09/02 23:19:10  11769s] #spOpts: N=130 mergeVia=F 
[09/02 23:19:10  11769s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1787.2M
[09/02 23:19:10  11769s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/02 23:19:10  11769s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.038, MEM:1787.2M
[09/02 23:19:10  11769s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1787.2MB).
[09/02 23:19:10  11769s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.102, MEM:1787.2M
[09/02 23:19:11  11770s] TotalInstCnt at PhyDesignMc Initialization: 43,878
[09/02 23:19:11  11770s] ### Creating PhyDesignMc, finished. totSessionCpu=3:16:10 mem=1787.2M
[09/02 23:19:11  11770s] 
[09/02 23:19:11  11770s] *** Starting Core Fixing (fixHold) cpu=0:00:32.4 real=0:00:33.0 totSessionCpu=3:16:10 mem=1787.2M density=61.141% ***
[09/02 23:19:11  11770s] Optimizer Target Slack 0.000 StdDelay is 0.038  
[09/02 23:19:12  11771s] 
[09/02 23:19:12  11771s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.111  |  0.006  |  1.815  | -3.111  |   N/A   |  6.812  |  0.012  |  0.645  |
|           TNS (ns):| -57.198 |  0.000  |  0.000  | -57.198 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.141%
Routing Overflow: 0.15% H and 4.34% V
------------------------------------------------------------
[09/02 23:19:12  11771s] *info: Hold Batch Commit is enabled
[09/02 23:19:12  11771s] *info: Levelized Batch Commit is enabled
[09/02 23:19:12  11771s] 
[09/02 23:19:12  11771s] Phase I ......
[09/02 23:19:12  11771s] Executing transform: ECO Safe Resize
[09/02 23:19:12  11771s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[09/02 23:19:12  11771s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[09/02 23:19:12  11771s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[09/02 23:19:12  11771s] Worst hold path end point:
[09/02 23:19:12  11771s]   i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_187__reg/D
[09/02 23:19:12  11771s]     net: i_croc_soc/i_croc/i_gpio/hw2reg_139_ (nrTerm=2)
[09/02 23:19:12  11771s] |   0|  -0.633|   -10.51|      27|          0|       0(     0)|    61.14%|   0:00:00.0|  1787.2M|
[09/02 23:19:12  11771s] Worst hold path end point:
[09/02 23:19:12  11771s]   i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_187__reg/D
[09/02 23:19:12  11771s]     net: i_croc_soc/i_croc/i_gpio/hw2reg_139_ (nrTerm=2)
[09/02 23:19:12  11771s] |   1|  -0.633|   -10.51|      27|          0|       0(     0)|    61.14%|   0:00:00.0|  1787.2M|
[09/02 23:19:12  11771s] 
[09/02 23:19:12  11771s] Capturing REF for hold ...
[09/02 23:19:12  11771s]    Hold Timing Snapshot: (REF)
[09/02 23:19:12  11771s]              All PG WNS: -0.633
[09/02 23:19:12  11771s]              All PG TNS: -10.511
[09/02 23:19:12  11771s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[09/02 23:19:12  11771s] Executing transform: AddBuffer + LegalResize
[09/02 23:19:12  11771s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[09/02 23:19:12  11771s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[09/02 23:19:12  11771s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[09/02 23:19:12  11771s] Worst hold path end point:
[09/02 23:19:12  11771s]   i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_187__reg/D
[09/02 23:19:12  11771s]     net: i_croc_soc/i_croc/i_gpio/hw2reg_139_ (nrTerm=2)
[09/02 23:19:12  11771s] |   0|  -0.633|   -10.51|      27|          0|       0(     0)|    61.14%|   0:00:00.0|  1787.2M|
[09/02 23:19:14  11772s] Worst hold path end point:
[09/02 23:19:14  11772s]   i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut/A_ADDR[0]
[09/02 23:19:14  11772s]     net: i_croc_soc/i_croc/gen_sram_bank_1__i_sram/FE_PHN24379_FE_OFN1667_all_sbr_obi_req_267 (nrTerm=2)
[09/02 23:19:14  11772s] |   1|  -0.438|    -4.05|      23|         53|       0(     0)|    61.22%|   0:00:02.0|  1814.3M|
[09/02 23:19:14  11773s] Worst hold path end point:
[09/02 23:19:14  11773s]   i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_187__reg/D
[09/02 23:19:14  11773s]     net: i_croc_soc/i_croc/i_gpio/hw2reg_139_ (nrTerm=2)
[09/02 23:19:14  11773s] |   2|  -0.120|    -0.25|       7|         29|       0(     0)|    61.26%|   0:00:00.0|  1814.3M|
[09/02 23:19:14  11773s] |   3|   0.000|     0.00|       0|          6|       0(     0)|    61.26%|   0:00:00.0|  1814.3M|
[09/02 23:19:14  11773s] 
[09/02 23:19:14  11773s] Capturing REF for hold ...
[09/02 23:19:14  11773s]    Hold Timing Snapshot: (REF)
[09/02 23:19:14  11773s]              All PG WNS: 0.000
[09/02 23:19:14  11773s]              All PG TNS: 0.000
[09/02 23:19:14  11773s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[09/02 23:19:14  11773s] 
[09/02 23:19:14  11773s] *info:    Total 88 cells added for Phase I
[09/02 23:19:14  11773s] --------------------------------------------------- 
[09/02 23:19:14  11773s]    Hold Timing Summary  - Phase I 
[09/02 23:19:14  11773s] --------------------------------------------------- 
[09/02 23:19:14  11773s]  Target slack:       0.0000 ns
[09/02 23:19:14  11773s]  View: func_view_bc 
[09/02 23:19:14  11773s]    WNS:       0.0000
[09/02 23:19:14  11773s]    TNS:       0.0000
[09/02 23:19:14  11773s]    VP :            0
[09/02 23:19:14  11773s]    Worst hold path end point: i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut/A_ADDR[0] 
[09/02 23:19:14  11773s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.111  |  0.006  |  1.815  | -3.111  |   N/A   |  6.812  |  0.012  |  0.662  |
|           TNS (ns):| -57.198 |  0.000  |  0.000  | -57.198 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.265%
Routing Overflow: 0.15% H and 4.34% V
------------------------------------------------------------
[09/02 23:19:15  11774s] 
[09/02 23:19:15  11774s] *** Finished Core Fixing (fixHold) cpu=0:00:36.3 real=0:00:37.0 totSessionCpu=3:16:14 mem=1814.3M density=61.265% ***
[09/02 23:19:15  11774s] 
[09/02 23:19:15  11774s] *info:
[09/02 23:19:15  11774s] *info: Added a total of 88 cells to fix/reduce hold violation
[09/02 23:19:15  11774s] *info:          in which 46 termBuffering
[09/02 23:19:15  11774s] *info:          in which 0 dummyBuffering
[09/02 23:19:15  11774s] *info:
[09/02 23:19:15  11774s] *info: Summary: 
[09/02 23:19:15  11774s] *info:            9 cells of type 'sg13g2_buf_1' (4.0, 	40.424) used
[09/02 23:19:15  11774s] *info:            3 cells of type 'sg13g2_buf_2' (5.0, 	20.302) used
[09/02 23:19:15  11774s] *info:            1 cell  of type 'sg13g2_buf_4' (8.0, 	10.218) used
[09/02 23:19:15  11774s] *info:            2 cells of type 'sg13g2_dlygate4sd1_1' (8.0, 	40.396) used
[09/02 23:19:15  11774s] *info:            5 cells of type 'sg13g2_dlygate4sd2_1' (8.0, 	40.629) used
[09/02 23:19:15  11774s] *info:           68 cells of type 'sg13g2_dlygate4sd3_1' (9.0, 	41.638) used
[09/02 23:19:15  11774s] 
[09/02 23:19:15  11774s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1814.3M
[09/02 23:19:15  11774s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1814.3M
[09/02 23:19:15  11774s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1814.3M
[09/02 23:19:15  11774s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.063, REAL:0.064, MEM:1814.3M
[09/02 23:19:15  11774s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.111, REAL:0.112, MEM:1814.3M
[09/02 23:19:15  11774s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.111, REAL:0.112, MEM:1814.3M
[09/02 23:19:15  11774s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.24
[09/02 23:19:15  11774s] OPERPROF: Starting RefinePlace at level 1, MEM:1814.3M
[09/02 23:19:15  11774s] *** Starting refinePlace (3:16:14 mem=1814.3M) ***
[09/02 23:19:15  11774s] Total net bbox length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 3.889e+04)
[09/02 23:19:15  11774s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 23:19:15  11774s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1814.3M
[09/02 23:19:15  11774s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:1814.3M
[09/02 23:19:15  11774s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1814.3M
[09/02 23:19:15  11774s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:1814.3M
[09/02 23:19:15  11774s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1814.3M
[09/02 23:19:15  11774s] Starting refinePlace ...
[09/02 23:19:15  11774s]   Spread Effort: high, pre-route mode, useDDP on.
[09/02 23:19:15  11774s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1814.3MB) @(3:16:15 - 3:16:15).
[09/02 23:19:15  11774s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 23:19:15  11774s] wireLenOptFixPriorityInst 5271 inst fixed
[09/02 23:19:16  11775s] 
[09/02 23:19:16  11775s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/02 23:19:17  11776s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 23:19:17  11776s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:02.0, mem=1814.3MB) @(3:16:15 - 3:16:16).
[09/02 23:19:17  11776s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 23:19:17  11776s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1814.3MB
[09/02 23:19:17  11776s] Statistics of distance of Instance movement in refine placement:
[09/02 23:19:17  11776s]   maximum (X+Y) =         0.00 um
[09/02 23:19:17  11776s]   mean    (X+Y) =         0.00 um
[09/02 23:19:17  11776s] Summary Report:
[09/02 23:19:17  11776s] Instances move: 0 (out of 43750 movable)
[09/02 23:19:17  11776s] Instances flipped: 0
[09/02 23:19:17  11776s] Mean displacement: 0.00 um
[09/02 23:19:17  11776s] Max displacement: 0.00 um 
[09/02 23:19:17  11776s] Total instances moved : 0
[09/02 23:19:17  11776s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.608, REAL:1.621, MEM:1814.3M
[09/02 23:19:17  11776s] Total net bbox length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 3.889e+04)
[09/02 23:19:17  11776s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1814.3MB
[09/02 23:19:17  11776s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=1814.3MB) @(3:16:14 - 3:16:16).
[09/02 23:19:17  11776s] *** Finished refinePlace (3:16:16 mem=1814.3M) ***
[09/02 23:19:17  11776s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.24
[09/02 23:19:17  11776s] OPERPROF: Finished RefinePlace at level 1, CPU:1.765, REAL:1.779, MEM:1814.3M
[09/02 23:19:17  11776s] *** maximum move = 0.00 um ***
[09/02 23:19:17  11776s] *** Finished re-routing un-routed nets (1814.3M) ***
[09/02 23:19:17  11776s] OPERPROF: Starting DPlace-Init at level 1, MEM:1814.3M
[09/02 23:19:17  11776s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1814.3M
[09/02 23:19:17  11776s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.053, MEM:1814.3M
[09/02 23:19:17  11776s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.103, REAL:0.104, MEM:1814.3M
[09/02 23:19:18  11776s] 
[09/02 23:19:18  11776s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1814.3M) ***

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.111  |  0.006  |  1.815  | -3.111  |   N/A   |  6.812  |  0.012  |  0.662  |
|           TNS (ns):| -57.198 |  0.000  |  0.000  | -57.198 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.265%
Routing Overflow: 0.15% H and 4.34% V
------------------------------------------------------------
[09/02 23:19:18  11777s] *** Finish Post CTS Hold Fixing (cpu=0:00:39.5 real=0:00:40.0 totSessionCpu=3:16:17 mem=1814.3M density=61.265%) ***
[09/02 23:19:18  11777s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.24
[09/02 23:19:18  11777s] *** HoldOpt [finish] : cpu/real = 0:00:08.3/0:00:08.4 (1.0), totSession cpu/real = 3:16:17.4/27:53:56.8 (0.1), mem = 1795.2M
[09/02 23:19:18  11777s] **INFO: total 88 insts, 0 nets marked don't touch
[09/02 23:19:18  11777s] **INFO: total 88 insts, 0 nets marked don't touch DB property
[09/02 23:19:18  11777s] **INFO: total 88 insts, 0 nets unmarked don't touch

[09/02 23:19:18  11777s] TotalInstCnt at PhyDesignMc Destruction: 43,966
[09/02 23:19:18  11777s] 
[09/02 23:19:18  11777s] =============================================================================================
[09/02 23:19:18  11777s]  Step TAT Report for HoldOpt #1
[09/02 23:19:18  11777s] =============================================================================================
[09/02 23:19:18  11777s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/02 23:19:18  11777s] ---------------------------------------------------------------------------------------------
[09/02 23:19:18  11777s] [ ViewPruning            ]      5   0:00:00.2  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[09/02 23:19:18  11777s] [ RefinePlace            ]      1   0:00:02.8  (   7.0 % )     0:00:02.8 /  0:00:02.8    1.0
[09/02 23:19:18  11777s] [ TimingUpdate           ]      7   0:00:04.2  (  10.5 % )     0:00:22.5 /  0:00:22.4    1.0
[09/02 23:19:18  11777s] [ FullDelayCalc          ]      2   0:00:18.3  (  45.6 % )     0:00:18.3 /  0:00:18.2    1.0
[09/02 23:19:18  11777s] [ OptSummaryReport       ]      4   0:00:00.2  (   0.4 % )     0:00:02.2 /  0:00:02.1    1.0
[09/02 23:19:18  11777s] [ TimingReport           ]      5   0:00:00.0  (   0.0 % )     0:00:02.0 /  0:00:02.0    1.0
[09/02 23:19:18  11777s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/02 23:19:18  11777s] [ SlackTraversorInit     ]      5   0:00:03.0  (   7.5 % )     0:00:03.0 /  0:00:03.0    1.0
[09/02 23:19:18  11777s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[09/02 23:19:18  11777s] [ LibAnalyzerInit        ]      2   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.6    1.0
[09/02 23:19:18  11777s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/02 23:19:18  11777s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/02 23:19:18  11777s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/02 23:19:18  11777s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/02 23:19:18  11777s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:01.7 /  0:00:01.7    1.0
[09/02 23:19:18  11777s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/02 23:19:18  11777s] [ OptEval                ]      4   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.6    1.0
[09/02 23:19:18  11777s] [ OptCommit              ]      4   0:00:00.1  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[09/02 23:19:18  11777s] [ IncrTimingUpdate       ]     12   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[09/02 23:19:18  11777s] [ PostCommitDelayCalc    ]      9   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/02 23:19:18  11777s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/02 23:19:18  11777s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[09/02 23:19:18  11777s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/02 23:19:18  11777s] [ HoldTimerSlackGraph    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/02 23:19:18  11777s] [ HoldTimerNodeList      ]      2   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/02 23:19:18  11777s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/02 23:19:18  11777s] [ HoldReEval             ]      8   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.1
[09/02 23:19:18  11777s] [ HoldCollectNode        ]      7   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.6
[09/02 23:19:18  11777s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/02 23:19:18  11777s] [ HoldBottleneckCount    ]      5   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/02 23:19:18  11777s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/02 23:19:18  11777s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[09/02 23:19:18  11777s] [ HoldDBCommit           ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[09/02 23:19:18  11777s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/02 23:19:18  11777s] [ GenerateDrvReportData  ]      1   0:00:00.8  (   1.9 % )     0:00:00.8 /  0:00:00.7    1.0
[09/02 23:19:18  11777s] [ ReportAnalysisSummary  ]     10   0:00:02.0  (   4.9 % )     0:00:02.0 /  0:00:02.0    1.0
[09/02 23:19:18  11777s] [ MISC                   ]          0:00:04.4  (  11.0 % )     0:00:04.4 /  0:00:04.4    1.0
[09/02 23:19:18  11777s] ---------------------------------------------------------------------------------------------
[09/02 23:19:18  11777s]  HoldOpt #1 TOTAL                   0:00:40.1  ( 100.0 % )     0:00:40.1 /  0:00:39.9    1.0
[09/02 23:19:18  11777s] ---------------------------------------------------------------------------------------------
[09/02 23:19:18  11777s] 
[09/02 23:19:18  11777s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1737.2M
[09/02 23:19:18  11777s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.037, MEM:1737.2M
[09/02 23:19:18  11777s] *** Steiner Routed Nets: 0.684%; Threshold: 100; Threshold for Hold: 100
[09/02 23:19:18  11777s] ### Creating LA Mngr. totSessionCpu=3:16:18 mem=1737.2M
[09/02 23:19:18  11777s] ### Creating LA Mngr, finished. totSessionCpu=3:16:18 mem=1737.2M
[09/02 23:19:18  11777s] Re-routed 0 nets
[09/02 23:19:18  11777s] GigaOpt_HOLD: Recover setup timing after hold fixing
[09/02 23:19:18  11777s] Deleting Cell Server ...
[09/02 23:19:18  11777s] Deleting Lib Analyzer.
[09/02 23:19:18  11777s] Creating Cell Server ...(0, 0, 0, 0)
[09/02 23:19:18  11777s] Summary for sequential cells identification: 
[09/02 23:19:18  11777s]   Identified SBFF number: 3
[09/02 23:19:18  11777s]   Identified MBFF number: 0
[09/02 23:19:18  11777s]   Identified SB Latch number: 0
[09/02 23:19:18  11777s]   Identified MB Latch number: 0
[09/02 23:19:18  11777s]   Not identified SBFF number: 0
[09/02 23:19:18  11777s]   Not identified MBFF number: 0
[09/02 23:19:18  11777s]   Not identified SB Latch number: 0
[09/02 23:19:18  11777s]   Not identified MB Latch number: 0
[09/02 23:19:18  11777s]   Number of sequential cells which are not FFs: 7
[09/02 23:19:18  11777s]  Visiting view : func_view_wc
[09/02 23:19:18  11777s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/02 23:19:18  11777s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/02 23:19:18  11777s]  Visiting view : func_view_bc
[09/02 23:19:18  11777s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/02 23:19:18  11777s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/02 23:19:18  11777s]  Setting StdDelay to 38.40
[09/02 23:19:18  11777s] Creating Cell Server, finished. 
[09/02 23:19:18  11777s] 
[09/02 23:19:18  11777s] Deleting Cell Server ...
[09/02 23:19:19  11777s] Creating Cell Server ...(0, 0, 0, 0)
[09/02 23:19:19  11777s] Summary for sequential cells identification: 
[09/02 23:19:19  11777s]   Identified SBFF number: 3
[09/02 23:19:19  11777s]   Identified MBFF number: 0
[09/02 23:19:19  11777s]   Identified SB Latch number: 0
[09/02 23:19:19  11777s]   Identified MB Latch number: 0
[09/02 23:19:19  11777s]   Not identified SBFF number: 0
[09/02 23:19:19  11777s]   Not identified MBFF number: 0
[09/02 23:19:19  11777s]   Not identified SB Latch number: 0
[09/02 23:19:19  11777s]   Not identified MB Latch number: 0
[09/02 23:19:19  11777s]   Number of sequential cells which are not FFs: 7
[09/02 23:19:19  11777s]  Visiting view : func_view_wc
[09/02 23:19:19  11777s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/02 23:19:19  11777s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/02 23:19:19  11777s]  Visiting view : func_view_bc
[09/02 23:19:19  11777s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/02 23:19:19  11777s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/02 23:19:19  11777s]  Setting StdDelay to 38.40
[09/02 23:19:19  11777s] Creating Cell Server, finished. 
[09/02 23:19:19  11777s] 
[09/02 23:19:19  11777s] GigaOpt: WNS changes after routing: -0.111 -> -0.111 (bump = 0.0)
[09/02 23:19:19  11777s] GigaOpt: WNS bump threshold: 0.0192
[09/02 23:19:19  11777s] GigaOpt: Skipping postEco optimization
[09/02 23:19:19  11778s] GigaOpt: WNS changes after postEco optimization: -0.111 -> -0.111 (bump = 0.0)
[09/02 23:19:19  11778s] GigaOpt: Skipping nonLegal postEco optimization
[09/02 23:19:19  11778s] *** Steiner Routed Nets: 0.684%; Threshold: 100; Threshold for Hold: 100
[09/02 23:19:19  11778s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:19:19  11778s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:19:19  11778s] ### Creating LA Mngr. totSessionCpu=3:16:18 mem=1737.2M
[09/02 23:19:19  11778s] ### Creating LA Mngr, finished. totSessionCpu=3:16:18 mem=1737.2M
[09/02 23:19:19  11778s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:19:19  11778s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:19:19  11778s] Re-routed 0 nets
[09/02 23:19:19  11778s] GigaOpt: WNS changes after postEco optimization: -0.111 -> -0.111 (bump = 0.0, threshold = 0.0192)
[09/02 23:19:19  11778s] GigaOpt: Skipping post-eco TNS optimization
[09/02 23:19:19  11778s] 
[09/02 23:19:19  11778s] Active setup views:
[09/02 23:19:19  11778s]  func_view_wc
[09/02 23:19:19  11778s]   Dominating endpoints: 0
[09/02 23:19:19  11778s]   Dominating TNS: -0.000
[09/02 23:19:19  11778s] 
[09/02 23:19:19  11778s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1737.19 MB )
[09/02 23:19:19  11778s] (I)       Started Loading and Dumping File ( Curr Mem: 1737.19 MB )
[09/02 23:19:19  11778s] (I)       Reading DB...
[09/02 23:19:19  11778s] (I)       Read data from FE... (mem=1737.2M)
[09/02 23:19:19  11778s] (I)       Read nodes and places... (mem=1737.2M)
[09/02 23:19:20  11778s] (I)       Done Read nodes and places (cpu=0.063s, mem=1752.1M)
[09/02 23:19:20  11778s] (I)       Read nets... (mem=1752.1M)
[09/02 23:19:20  11779s] (I)       Done Read nets (cpu=0.145s, mem=1769.1M)
[09/02 23:19:20  11779s] (I)       Done Read data from FE (cpu=0.208s, mem=1769.1M)
[09/02 23:19:20  11779s] (I)       before initializing RouteDB syMemory usage = 1769.1 MB
[09/02 23:19:20  11779s] (I)       == Non-default Options ==
[09/02 23:19:20  11779s] (I)       Build term to term wires                           : false
[09/02 23:19:20  11779s] (I)       Maximum routing layer                              : 4
[09/02 23:19:20  11779s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/02 23:19:20  11779s] (I)       Use row-based GCell size
[09/02 23:19:20  11779s] (I)       GCell unit size  : 3780
[09/02 23:19:20  11779s] (I)       GCell multiplier : 1
[09/02 23:19:20  11779s] (I)       build grid graph
[09/02 23:19:20  11779s] (I)       build grid graph start
[09/02 23:19:20  11779s] [NR-eGR] Track table information for default rule: 
[09/02 23:19:20  11779s] [NR-eGR] Metal1 has no routable track
[09/02 23:19:20  11779s] [NR-eGR] Metal2 has single uniform track structure
[09/02 23:19:20  11779s] [NR-eGR] Metal3 has single uniform track structure
[09/02 23:19:20  11779s] [NR-eGR] Metal4 has single uniform track structure
[09/02 23:19:20  11779s] (I)       build grid graph end
[09/02 23:19:20  11779s] (I)       ===========================================================================
[09/02 23:19:20  11779s] (I)       == Report All Rule Vias ==
[09/02 23:19:20  11779s] (I)       ===========================================================================
[09/02 23:19:20  11779s] (I)        Via Rule : (Default)
[09/02 23:19:20  11779s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/02 23:19:20  11779s] (I)       ---------------------------------------------------------------------------
[09/02 23:19:20  11779s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/02 23:19:20  11779s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/02 23:19:20  11779s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/02 23:19:20  11779s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/02 23:19:20  11779s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/02 23:19:20  11779s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/02 23:19:20  11779s] (I)       ===========================================================================
[09/02 23:19:20  11779s] (I)        Via Rule : ndr_1w2s
[09/02 23:19:20  11779s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/02 23:19:20  11779s] (I)       ---------------------------------------------------------------------------
[09/02 23:19:20  11779s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/02 23:19:20  11779s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/02 23:19:20  11779s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/02 23:19:20  11779s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/02 23:19:20  11779s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/02 23:19:20  11779s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/02 23:19:20  11779s] (I)       ===========================================================================
[09/02 23:19:20  11779s] (I)        Via Rule : ndr_3w3s
[09/02 23:19:20  11779s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/02 23:19:20  11779s] (I)       ---------------------------------------------------------------------------
[09/02 23:19:20  11779s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/02 23:19:20  11779s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/02 23:19:20  11779s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/02 23:19:20  11779s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/02 23:19:20  11779s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/02 23:19:20  11779s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/02 23:19:20  11779s] (I)       ===========================================================================
[09/02 23:19:20  11779s] (I)        Via Rule : ndr_2w2s
[09/02 23:19:20  11779s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/02 23:19:20  11779s] (I)       ---------------------------------------------------------------------------
[09/02 23:19:20  11779s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/02 23:19:20  11779s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/02 23:19:20  11779s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/02 23:19:20  11779s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/02 23:19:20  11779s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/02 23:19:20  11779s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/02 23:19:20  11779s] (I)       ===========================================================================
[09/02 23:19:20  11779s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1769.06 MB )
[09/02 23:19:20  11779s] (I)       Num PG vias on layer 2 : 0
[09/02 23:19:20  11779s] (I)       Num PG vias on layer 3 : 0
[09/02 23:19:20  11779s] (I)       Num PG vias on layer 4 : 0
[09/02 23:19:20  11779s] [NR-eGR] Read 74663 PG shapes
[09/02 23:19:20  11779s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1769.06 MB )
[09/02 23:19:20  11779s] [NR-eGR] #Routing Blockages  : 0
[09/02 23:19:20  11779s] [NR-eGR] #Instance Blockages : 7049
[09/02 23:19:20  11779s] [NR-eGR] #PG Blockages       : 74663
[09/02 23:19:20  11779s] [NR-eGR] #Halo Blockages     : 0
[09/02 23:19:20  11779s] [NR-eGR] #Boundary Blockages : 0
[09/02 23:19:20  11779s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/02 23:19:20  11779s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/02 23:19:20  11779s] (I)       readDataFromPlaceDB
[09/02 23:19:20  11779s] (I)       Read net information..
[09/02 23:19:20  11779s] [NR-eGR] Read numTotalNets=44624  numIgnoredNets=264
[09/02 23:19:20  11779s] (I)       Read testcase time = 0.018 seconds
[09/02 23:19:20  11779s] 
[09/02 23:19:20  11779s] (I)       early_global_route_priority property id does not exist.
[09/02 23:19:20  11779s] (I)       Start initializing grid graph
[09/02 23:19:20  11779s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/02 23:19:20  11779s] (I)       End initializing grid graph
[09/02 23:19:20  11779s] (I)       Model blockages into capacity
[09/02 23:19:20  11779s] (I)       Read Num Blocks=103642  Num Prerouted Wires=16865  Num CS=0
[09/02 23:19:20  11779s] (I)       Started Modeling ( Curr Mem: 1778.88 MB )
[09/02 23:19:20  11779s] (I)       Layer 1 (H) : #blockages 66281 : #preroutes 12225
[09/02 23:19:20  11779s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/02 23:19:20  11779s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/02 23:19:20  11779s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1778.88 MB )
[09/02 23:19:20  11779s] (I)       -- layer congestion ratio --
[09/02 23:19:20  11779s] (I)       Layer 1 : 0.100000
[09/02 23:19:20  11779s] (I)       Layer 2 : 0.700000
[09/02 23:19:20  11779s] (I)       Layer 3 : 0.700000
[09/02 23:19:20  11779s] (I)       Layer 4 : 0.700000
[09/02 23:19:20  11779s] (I)       ----------------------------
[09/02 23:19:20  11779s] (I)       Number of ignored nets = 264
[09/02 23:19:20  11779s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/02 23:19:20  11779s] (I)       Number of clock nets = 244.  Ignored: No
[09/02 23:19:20  11779s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/02 23:19:20  11779s] (I)       Number of special nets = 0.  Ignored: Yes
[09/02 23:19:20  11779s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/02 23:19:20  11779s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/02 23:19:20  11779s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/02 23:19:20  11779s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/02 23:19:20  11779s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/02 23:19:20  11779s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/02 23:19:20  11779s] (I)       Before initializing Early Global Route syMemory usage = 1778.9 MB
[09/02 23:19:20  11779s] (I)       Ndr track 0 does not exist
[09/02 23:19:20  11779s] (I)       Ndr track 0 does not exist
[09/02 23:19:20  11779s] (I)       Ndr track 0 does not exist
[09/02 23:19:20  11779s] (I)       ---------------------Grid Graph Info--------------------
[09/02 23:19:20  11779s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/02 23:19:20  11779s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/02 23:19:20  11779s] (I)       Site width          :   480  (dbu)
[09/02 23:19:20  11779s] (I)       Row height          :  3780  (dbu)
[09/02 23:19:20  11779s] (I)       GCell width         :  3780  (dbu)
[09/02 23:19:20  11779s] (I)       GCell height        :  3780  (dbu)
[09/02 23:19:20  11779s] (I)       Grid                :   487   487     4
[09/02 23:19:20  11779s] (I)       Layer numbers       :     1     2     3     4
[09/02 23:19:20  11779s] (I)       Vertical capacity   :     0     0  3780     0
[09/02 23:19:20  11779s] (I)       Horizontal capacity :     0  3780     0  3780
[09/02 23:19:20  11779s] (I)       Default wire width  :   160   200   200   200
[09/02 23:19:20  11779s] (I)       Default wire space  :   180   210   210   210
[09/02 23:19:20  11779s] (I)       Default wire pitch  :   340   410   410   410
[09/02 23:19:20  11779s] (I)       Default pitch size  :   340   420   480   420
[09/02 23:19:20  11779s] (I)       First track coord   :     0   240   480   240
[09/02 23:19:20  11779s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/02 23:19:20  11779s] (I)       Total num of tracks :     0  4381  3833  4381
[09/02 23:19:20  11779s] (I)       Num of masks        :     1     1     1     1
[09/02 23:19:20  11779s] (I)       Num of trim masks   :     0     0     0     0
[09/02 23:19:20  11779s] (I)       --------------------------------------------------------
[09/02 23:19:20  11779s] 
[09/02 23:19:20  11779s] [NR-eGR] ============ Routing rule table ============
[09/02 23:19:20  11779s] [NR-eGR] Rule id: 0  Nets: 44335 
[09/02 23:19:20  11779s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/02 23:19:20  11779s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/02 23:19:20  11779s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/02 23:19:20  11779s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/02 23:19:20  11779s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/02 23:19:20  11779s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/02 23:19:20  11779s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/02 23:19:20  11779s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/02 23:19:20  11779s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/02 23:19:20  11779s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/02 23:19:20  11779s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/02 23:19:20  11779s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/02 23:19:20  11779s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/02 23:19:20  11779s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/02 23:19:20  11779s] [NR-eGR] ========================================
[09/02 23:19:20  11779s] [NR-eGR] 
[09/02 23:19:20  11779s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/02 23:19:20  11779s] (I)       blocked tracks on layer2 : = 875220 / 2133547 (41.02%)
[09/02 23:19:20  11779s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/02 23:19:20  11779s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/02 23:19:20  11779s] (I)       After initializing Early Global Route syMemory usage = 1788.4 MB
[09/02 23:19:20  11779s] (I)       Finished Loading and Dumping File ( CPU: 0.39 sec, Real: 0.40 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Reset routing kernel
[09/02 23:19:20  11779s] (I)       Started Global Routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       ============= Initialization =============
[09/02 23:19:20  11779s] (I)       totalPins=140211  totalGlobalPin=133111 (94.94%)
[09/02 23:19:20  11779s] (I)       Started Net group 1 ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Build MST ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Generate topology with single threads
[09/02 23:19:20  11779s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/02 23:19:20  11779s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/02 23:19:20  11779s] (I)       
[09/02 23:19:20  11779s] (I)       ============  Phase 1a Route ============
[09/02 23:19:20  11779s] (I)       Started Phase 1a ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Pattern routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/02 23:19:20  11779s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/02 23:19:20  11779s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       
[09/02 23:19:20  11779s] (I)       ============  Phase 1b Route ============
[09/02 23:19:20  11779s] (I)       Started Phase 1b ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Monotonic routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/02 23:19:20  11779s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/02 23:19:20  11779s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       
[09/02 23:19:20  11779s] (I)       ============  Phase 1c Route ============
[09/02 23:19:20  11779s] (I)       Started Phase 1c ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Two level routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Level2 Grid: 98 x 98
[09/02 23:19:20  11779s] (I)       Started Two Level Routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/02 23:19:20  11779s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       
[09/02 23:19:20  11779s] (I)       ============  Phase 1d Route ============
[09/02 23:19:20  11779s] (I)       Started Phase 1d ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Detoured routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/02 23:19:20  11779s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       
[09/02 23:19:20  11779s] (I)       ============  Phase 1e Route ============
[09/02 23:19:20  11779s] (I)       Started Phase 1e ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Route legalization ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/02 23:19:20  11779s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/02 23:19:20  11779s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Layer assignment ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Running layer assignment with 1 threads
[09/02 23:19:20  11779s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Net group 2 ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Build MST ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Generate topology with single threads
[09/02 23:19:20  11779s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       total 2D Cap : 3730859 = (2634097 H, 1096762 V)
[09/02 23:19:20  11779s] [NR-eGR] Layer group 2: route 44335 net(s) in layer range [2, 4]
[09/02 23:19:20  11779s] (I)       
[09/02 23:19:20  11779s] (I)       ============  Phase 1a Route ============
[09/02 23:19:20  11779s] (I)       Started Phase 1a ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Pattern routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Pattern routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 231
[09/02 23:19:20  11779s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Usage: 519039 = (269414 H, 249625 V) = (10.23% H, 22.76% V) = (1.018e+06um H, 9.436e+05um V)
[09/02 23:19:20  11779s] (I)       Finished Phase 1a ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       
[09/02 23:19:20  11779s] (I)       ============  Phase 1b Route ============
[09/02 23:19:20  11779s] (I)       Started Phase 1b ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Monotonic routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Usage: 520129 = (270076 H, 250053 V) = (10.25% H, 22.80% V) = (1.021e+06um H, 9.452e+05um V)
[09/02 23:19:20  11779s] (I)       Overflow of layer group 2: 0.77% H + 4.47% V. EstWL: 1.966088e+06um
[09/02 23:19:20  11779s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       
[09/02 23:19:20  11779s] (I)       ============  Phase 1c Route ============
[09/02 23:19:20  11779s] (I)       Started Phase 1c ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Two level routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Level2 Grid: 98 x 98
[09/02 23:19:20  11779s] (I)       Started Two Level Routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Usage: 525716 = (275114 H, 250602 V) = (10.44% H, 22.85% V) = (1.040e+06um H, 9.473e+05um V)
[09/02 23:19:20  11779s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       
[09/02 23:19:20  11779s] (I)       ============  Phase 1d Route ============
[09/02 23:19:20  11779s] (I)       Started Phase 1d ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Detoured routing ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Usage: 525716 = (275114 H, 250602 V) = (10.44% H, 22.85% V) = (1.040e+06um H, 9.473e+05um V)
[09/02 23:19:20  11779s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       
[09/02 23:19:20  11779s] (I)       ============  Phase 1e Route ============
[09/02 23:19:20  11779s] (I)       Started Phase 1e ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Route legalization ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Usage: 525716 = (275114 H, 250602 V) = (10.44% H, 22.85% V) = (1.040e+06um H, 9.473e+05um V)
[09/02 23:19:20  11779s] [NR-eGR] Early Global Route overflow of layer group 2: 0.20% H + 3.92% V. EstWL: 1.987206e+06um
[09/02 23:19:20  11779s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:20  11779s] (I)       Started Layer assignment ( Curr Mem: 1788.38 MB )
[09/02 23:19:21  11779s] (I)       Current Layer assignment [Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:21  11779s] (I)       Running layer assignment with 1 threads
[09/02 23:19:21  11780s] (I)       Finished Layer assignment ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:21  11780s] (I)       Finished Net group 2 ( CPU: 0.78 sec, Real: 0.79 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:21  11780s] (I)       
[09/02 23:19:21  11780s] (I)       ============  Phase 1l Route ============
[09/02 23:19:21  11780s] (I)       Started Phase 1l ( Curr Mem: 1788.38 MB )
[09/02 23:19:21  11780s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:21  11780s] (I)       
[09/02 23:19:21  11780s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/02 23:19:21  11780s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/02 23:19:21  11780s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/02 23:19:21  11780s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[09/02 23:19:21  11780s] [NR-eGR] --------------------------------------------------------------------------------
[09/02 23:19:21  11780s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/02 23:19:21  11780s] [NR-eGR]  Metal2  (2)       399( 0.25%)        36( 0.02%)         1( 0.00%)   ( 0.27%) 
[09/02 23:19:21  11780s] [NR-eGR]  Metal3  (3)      5409( 3.36%)       182( 0.11%)         3( 0.00%)   ( 3.47%) 
[09/02 23:19:21  11780s] [NR-eGR]  Metal4  (4)        99( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[09/02 23:19:21  11780s] [NR-eGR] --------------------------------------------------------------------------------
[09/02 23:19:21  11780s] [NR-eGR] Total             5907( 1.22%)       218( 0.05%)         4( 0.00%)   ( 1.27%) 
[09/02 23:19:21  11780s] [NR-eGR] 
[09/02 23:19:21  11780s] (I)       Finished Global Routing ( CPU: 0.83 sec, Real: 0.84 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:21  11780s] (I)       total 2D Cap : 3750843 = (2652455 H, 1098388 V)
[09/02 23:19:21  11780s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.09% H + 3.48% V
[09/02 23:19:21  11780s] [NR-eGR] Overflow after Early Global Route 0.13% H + 4.27% V
[09/02 23:19:21  11780s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 1.27 sec, Curr Mem: 1788.38 MB )
[09/02 23:19:21  11780s] OPERPROF: Starting HotSpotCal at level 1, MEM:1788.4M
[09/02 23:19:21  11780s] [hotspot] +------------+---------------+---------------+
[09/02 23:19:21  11780s] [hotspot] |            |   max hotspot | total hotspot |
[09/02 23:19:21  11780s] [hotspot] +------------+---------------+---------------+
[09/02 23:19:21  11780s] [hotspot] | normalized |         85.25 |        163.87 |
[09/02 23:19:21  11780s] [hotspot] +------------+---------------+---------------+
[09/02 23:19:21  11780s] Local HotSpot Analysis: normalized max congestion hotspot area = 85.25, normalized total congestion hotspot area = 163.87 (area is in unit of 4 std-cell row bins)
[09/02 23:19:21  11780s] [hotspot] max/total 85.25/163.87, big hotspot (>10) total 97.97
[09/02 23:19:21  11780s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/02 23:19:21  11780s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:19:21  11780s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/02 23:19:21  11780s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:19:21  11780s] [hotspot] |  1  |   544.56   453.84   665.52   726.00 |       88.26   |
[09/02 23:19:21  11780s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:19:21  11780s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        8.20   |
[09/02 23:19:21  11780s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:19:21  11780s] [hotspot] |  3  |  1300.56  1240.08  1361.04  1300.56 |        4.20   |
[09/02 23:19:21  11780s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:19:21  11780s] [hotspot] |  4  |   998.16   937.68  1058.64   998.16 |        4.00   |
[09/02 23:19:21  11780s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:19:21  11780s] [hotspot] |  5  |   846.96  1028.40   907.44  1088.88 |        3.28   |
[09/02 23:19:21  11780s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:19:21  11780s] Top 5 hotspots total area: 107.93
[09/02 23:19:21  11780s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.015, MEM:1788.4M
[09/02 23:19:21  11780s] Reported timing to dir ./timingReports
[09/02 23:19:21  11780s] **optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 1527.0M, totSessionCpu=3:16:21 **
[09/02 23:19:21  11780s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1692.3M
[09/02 23:19:21  11780s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.049, REAL:0.049, MEM:1692.3M
[09/02 23:19:23  11782s] Starting delay calculation for Hold views
[09/02 23:19:23  11782s] #################################################################################
[09/02 23:19:23  11782s] # Design Stage: PreRoute
[09/02 23:19:23  11782s] # Design Name: croc_chip
[09/02 23:19:23  11782s] # Design Mode: 130nm
[09/02 23:19:23  11782s] # Analysis Mode: MMMC OCV 
[09/02 23:19:23  11782s] # Parasitics Mode: No SPEF/RCDB
[09/02 23:19:23  11782s] # Signoff Settings: SI Off 
[09/02 23:19:23  11782s] #################################################################################
[09/02 23:19:23  11782s] Calculate late delays in OCV mode...
[09/02 23:19:23  11782s] Calculate early delays in OCV mode...
[09/02 23:19:24  11782s] Topological Sorting (REAL = 0:00:01.0, MEM = 1702.6M, InitMEM = 1695.9M)
[09/02 23:19:24  11782s] Start delay calculation (fullDC) (1 T). (MEM=1702.58)
[09/02 23:19:24  11782s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/02 23:19:24  11783s] End AAE Lib Interpolated Model. (MEM=1727.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 23:19:34  11793s] Total number of fetched objects 49485
[09/02 23:19:34  11793s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/02 23:19:34  11793s] End delay calculation. (MEM=1744.09 CPU=0:00:08.9 REAL=0:00:09.0)
[09/02 23:19:34  11793s] End delay calculation (fullDC). (MEM=1744.09 CPU=0:00:10.4 REAL=0:00:10.0)
[09/02 23:19:34  11793s] *** CDM Built up (cpu=0:00:10.6  real=0:00:11.0  mem= 1744.1M) ***
[09/02 23:19:36  11795s] *** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=3:16:35 mem=1744.1M)
[09/02 23:19:39  11798s] Starting delay calculation for Setup views
[09/02 23:19:39  11798s] #################################################################################
[09/02 23:19:39  11798s] # Design Stage: PreRoute
[09/02 23:19:39  11798s] # Design Name: croc_chip
[09/02 23:19:39  11798s] # Design Mode: 130nm
[09/02 23:19:39  11798s] # Analysis Mode: MMMC OCV 
[09/02 23:19:39  11798s] # Parasitics Mode: No SPEF/RCDB
[09/02 23:19:39  11798s] # Signoff Settings: SI Off 
[09/02 23:19:39  11798s] #################################################################################
[09/02 23:19:39  11798s] Calculate early delays in OCV mode...
[09/02 23:19:39  11798s] Calculate late delays in OCV mode...
[09/02 23:19:39  11798s] Topological Sorting (REAL = 0:00:00.0, MEM = 1675.7M, InitMEM = 1669.0M)
[09/02 23:19:39  11798s] Start delay calculation (fullDC) (1 T). (MEM=1675.74)
[09/02 23:19:39  11798s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/02 23:19:39  11798s] End AAE Lib Interpolated Model. (MEM=1700.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 23:19:48  11807s] Total number of fetched objects 49485
[09/02 23:19:48  11807s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/02 23:19:48  11807s] End delay calculation. (MEM=1748.51 CPU=0:00:07.5 REAL=0:00:07.0)
[09/02 23:19:48  11807s] End delay calculation (fullDC). (MEM=1748.51 CPU=0:00:09.0 REAL=0:00:09.0)
[09/02 23:19:48  11807s] *** CDM Built up (cpu=0:00:09.3  real=0:00:09.0  mem= 1748.5M) ***
[09/02 23:19:50  11809s] *** Done Building Timing Graph (cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=3:16:49 mem=1748.5M)
[09/02 23:19:53  11811s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 
Hold  views included:
 func_view_bc

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.111  |  0.006  |  1.815  | -3.111  |   N/A   |  6.812  |  0.012  |  0.663  |
|           TNS (ns):| -57.198 |  0.000  |  0.000  | -57.198 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.009  |  0.071  |  2.648  |   N/A   |  0.000  |  2.325  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.251   |    168 (168)     |
|   max_tran     |      2 (4)       |   -0.224   |     46 (183)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.265%
Routing Overflow: 0.13% H and 4.27% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:31.4, REAL=0:00:32.0, MEM=1709.8M
[09/02 23:19:53  11811s] **optDesign ... cpu = 0:01:17, real = 0:01:18, mem = 1598.3M, totSessionCpu=3:16:52 **
[09/02 23:19:53  11811s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/02 23:19:53  11811s] *** Finished optDesign ***
[09/02 23:19:53  11811s] Info: pop threads available for lower-level modules during optimization.
[09/02 23:19:53  11811s] Info: Destroy the CCOpt slew target map.
[09/02 23:19:53  11811s] clean pInstBBox. size 0
[09/02 23:19:53  11812s] All LLGs are deleted
[09/02 23:19:53  11812s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1709.8M
[09/02 23:19:53  11812s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:1709.8M
[09/02 23:19:53  11812s] 
[09/02 23:19:53  11812s] =============================================================================================
[09/02 23:19:53  11812s]  Final TAT Report for optDesign
[09/02 23:19:53  11812s] =============================================================================================
[09/02 23:19:53  11812s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/02 23:19:53  11812s] ---------------------------------------------------------------------------------------------
[09/02 23:19:53  11812s] [ HoldOpt                ]      1   0:00:10.7  (  13.9 % )     0:00:40.1 /  0:00:39.9    1.0
[09/02 23:19:53  11812s] [ ViewPruning            ]      8   0:00:01.6  (   2.1 % )     0:00:01.6 /  0:00:01.6    1.0
[09/02 23:19:53  11812s] [ RefinePlace            ]      1   0:00:02.8  (   3.6 % )     0:00:02.8 /  0:00:02.8    1.0
[09/02 23:19:53  11812s] [ TimingUpdate           ]     10   0:00:08.3  (  10.8 % )     0:00:46.6 /  0:00:46.4    1.0
[09/02 23:19:53  11812s] [ FullDelayCalc          ]      4   0:00:38.4  (  50.0 % )     0:00:38.4 /  0:00:38.2    1.0
[09/02 23:19:53  11812s] [ OptSummaryReport       ]      5   0:00:04.1  (   5.4 % )     0:00:34.2 /  0:00:33.6    1.0
[09/02 23:19:53  11812s] [ TimingReport           ]      7   0:00:02.8  (   3.6 % )     0:00:02.8 /  0:00:02.8    1.0
[09/02 23:19:53  11812s] [ DrvReport              ]      2   0:00:02.5  (   3.3 % )     0:00:02.5 /  0:00:02.0    0.8
[09/02 23:19:53  11812s] [ GenerateReports        ]      2   0:00:01.4  (   1.8 % )     0:00:01.4 /  0:00:01.4    1.0
[09/02 23:19:53  11812s] [ MISC                   ]          0:00:04.1  (   5.4 % )     0:00:04.1 /  0:00:04.3    1.0
[09/02 23:19:53  11812s] ---------------------------------------------------------------------------------------------
[09/02 23:19:53  11812s]  optDesign TOTAL                    0:01:16.7  ( 100.0 % )     0:01:16.7 /  0:01:16.0    1.0
[09/02 23:19:53  11812s] ---------------------------------------------------------------------------------------------
[09/02 23:19:53  11812s] 
[09/02 23:19:53  11812s] Deleting Cell Server ...
[09/02 23:21:33  11821s] <CMD> timeDesign -hold -postcTS -slackReports
[09/02 23:21:33  11821s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:21:33  11821s] All LLGs are deleted
[09/02 23:21:33  11821s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1640.7M
[09/02 23:21:33  11821s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1640.7M
[09/02 23:21:33  11821s] Start to check current routing status for nets...
[09/02 23:21:33  11822s] All nets are already routed correctly.
[09/02 23:21:33  11822s] End to check current routing status for nets (mem=1640.7M)
[09/02 23:21:33  11822s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1640.7M
[09/02 23:21:33  11822s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1640.7M
[09/02 23:21:33  11822s] Fast DP-INIT is on for default
[09/02 23:21:33  11822s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.138, REAL:0.038, MEM:1657.4M
[09/02 23:21:33  11822s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.164, REAL:0.064, MEM:1657.4M
[09/02 23:21:33  11822s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1657.4M
[09/02 23:21:33  11822s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:1657.4M
[09/02 23:21:33  11822s] Starting delay calculation for Hold views
[09/02 23:21:33  11822s] #################################################################################
[09/02 23:21:33  11822s] # Design Stage: PreRoute
[09/02 23:21:33  11822s] # Design Name: croc_chip
[09/02 23:21:33  11822s] # Design Mode: 130nm
[09/02 23:21:33  11822s] # Analysis Mode: MMMC OCV 
[09/02 23:21:33  11822s] # Parasitics Mode: No SPEF/RCDB
[09/02 23:21:33  11822s] # Signoff Settings: SI Off 
[09/02 23:21:33  11822s] #################################################################################
[09/02 23:21:35  11823s] Calculate late delays in OCV mode...
[09/02 23:21:35  11823s] Calculate early delays in OCV mode...
[09/02 23:21:35  11823s] Topological Sorting (REAL = 0:00:00.0, MEM = 1675.7M, InitMEM = 1669.0M)
[09/02 23:21:35  11823s] Start delay calculation (fullDC) (1 T). (MEM=1675.71)
[09/02 23:21:35  11823s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/02 23:21:35  11824s] End AAE Lib Interpolated Model. (MEM=1700.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:36  11825s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:36  11825s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/02 23:21:36  11825s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:36  11825s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/02 23:21:36  11825s] To increase the message display limit, refer to the product command reference manual.
[09/02 23:21:36  11825s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/02 23:21:36  11825s] To increase the message display limit, refer to the product command reference manual.
[09/02 23:21:45  11833s] Total number of fetched objects 49485
[09/02 23:21:45  11833s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/02 23:21:45  11833s] End delay calculation. (MEM=1716.48 CPU=0:00:08.6 REAL=0:00:09.0)
[09/02 23:21:45  11833s] End delay calculation (fullDC). (MEM=1716.48 CPU=0:00:10.1 REAL=0:00:10.0)
[09/02 23:21:45  11833s] *** CDM Built up (cpu=0:00:11.6  real=0:00:12.0  mem= 1716.5M) ***
[09/02 23:21:47  11835s] *** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:14.0 totSessionCpu=3:17:16 mem=1716.5M)
[09/02 23:21:47  11836s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.009  |  0.071  |  2.648  |   N/A   |  0.000  |  2.325  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.265%
Routing Overflow: 0.13% H and 4.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/02 23:21:48  11836s] Total CPU time: 15.01 sec
[09/02 23:21:48  11836s] Total Real time: 15.0 sec
[09/02 23:21:48  11836s] Total Memory Usage: 1626.402344 Mbytes
[09/02 23:21:48  11836s] 
[09/02 23:21:48  11836s] =============================================================================================
[09/02 23:21:48  11836s]  Final TAT Report for timeDesign
[09/02 23:21:48  11836s] =============================================================================================
[09/02 23:21:48  11836s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/02 23:21:48  11836s] ---------------------------------------------------------------------------------------------
[09/02 23:21:48  11836s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/02 23:21:48  11836s] [ TimingUpdate           ]      1   0:00:01.8  (  11.7 % )     0:00:13.5 /  0:00:13.4    1.0
[09/02 23:21:48  11836s] [ FullDelayCalc          ]      1   0:00:11.7  (  78.1 % )     0:00:11.7 /  0:00:11.6    1.0
[09/02 23:21:48  11836s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:14.2 /  0:00:14.2    1.0
[09/02 23:21:48  11836s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/02 23:21:48  11836s] [ GenerateReports        ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/02 23:21:48  11836s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[09/02 23:21:48  11836s] [ MISC                   ]          0:00:00.8  (   5.3 % )     0:00:00.8 /  0:00:00.8    1.0
[09/02 23:21:48  11836s] ---------------------------------------------------------------------------------------------
[09/02 23:21:48  11836s]  timeDesign TOTAL                   0:00:15.0  ( 100.0 % )     0:00:15.0 /  0:00:15.0    1.0
[09/02 23:21:48  11836s] ---------------------------------------------------------------------------------------------
[09/02 23:21:48  11836s] 
[09/02 23:21:56  11837s] <CMD> timeDesign -postcTS -slackReports
[09/02 23:21:56  11837s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:21:56  11837s] All LLGs are deleted
[09/02 23:21:56  11837s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1626.4M
[09/02 23:21:56  11837s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1626.4M
[09/02 23:21:56  11837s] Start to check current routing status for nets...
[09/02 23:21:56  11837s] All nets are already routed correctly.
[09/02 23:21:56  11837s] End to check current routing status for nets (mem=1626.4M)
[09/02 23:21:56  11837s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1626.4M
[09/02 23:21:56  11837s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1626.4M
[09/02 23:21:56  11837s] Fast DP-INIT is on for default
[09/02 23:21:56  11837s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.134, REAL:0.040, MEM:1658.4M
[09/02 23:21:56  11837s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.163, REAL:0.069, MEM:1658.4M
[09/02 23:21:56  11837s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1658.4M
[09/02 23:21:56  11837s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.002, MEM:1658.4M
[09/02 23:21:56  11837s] Starting delay calculation for Setup views
[09/02 23:21:56  11837s] #################################################################################
[09/02 23:21:56  11837s] # Design Stage: PreRoute
[09/02 23:21:56  11837s] # Design Name: croc_chip
[09/02 23:21:56  11837s] # Design Mode: 130nm
[09/02 23:21:56  11837s] # Analysis Mode: MMMC OCV 
[09/02 23:21:56  11837s] # Parasitics Mode: No SPEF/RCDB
[09/02 23:21:56  11837s] # Signoff Settings: SI Off 
[09/02 23:21:56  11837s] #################################################################################
[09/02 23:21:58  11839s] Calculate early delays in OCV mode...
[09/02 23:21:58  11839s] Calculate late delays in OCV mode...
[09/02 23:21:58  11839s] Topological Sorting (REAL = 0:00:00.0, MEM = 1676.7M, InitMEM = 1669.9M)
[09/02 23:21:58  11839s] Start delay calculation (fullDC) (1 T). (MEM=1676.68)
[09/02 23:21:58  11839s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/02 23:21:58  11839s] End AAE Lib Interpolated Model. (MEM=1701.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:21:59  11841s] Type 'man IMPESI-3194' for more detail.
[09/02 23:21:59  11841s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:21:59  11841s] Type 'man IMPESI-3199' for more detail.
[09/02 23:22:07  11848s] Total number of fetched objects 49485
[09/02 23:22:07  11848s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/02 23:22:07  11848s] End delay calculation. (MEM=1717.45 CPU=0:00:07.7 REAL=0:00:08.0)
[09/02 23:22:07  11848s] End delay calculation (fullDC). (MEM=1717.45 CPU=0:00:09.2 REAL=0:00:09.0)
[09/02 23:22:07  11848s] *** CDM Built up (cpu=0:00:10.9  real=0:00:11.0  mem= 1717.4M) ***
[09/02 23:22:09  11850s] *** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=3:17:30 mem=1717.4M)
[09/02 23:22:10  11851s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.111  |  0.006  |  1.815  | -3.111  |   N/A   |  6.812  |  0.012  |  0.663  |
|           TNS (ns):| -57.198 |  0.000  |  0.000  | -57.198 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.251   |    168 (168)     |
|   max_tran     |      2 (4)       |   -0.224   |     46 (183)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.265%
Routing Overflow: 0.13% H and 4.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/02 23:22:10  11851s] Total CPU time: 14.46 sec
[09/02 23:22:10  11851s] Total Real time: 14.0 sec
[09/02 23:22:10  11851s] Total Memory Usage: 1681.710938 Mbytes
[09/02 23:22:10  11851s] 
[09/02 23:22:10  11851s] =============================================================================================
[09/02 23:22:10  11851s]  Final TAT Report for timeDesign
[09/02 23:22:10  11851s] =============================================================================================
[09/02 23:22:10  11851s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/02 23:22:10  11851s] ---------------------------------------------------------------------------------------------
[09/02 23:22:10  11851s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/02 23:22:10  11851s] [ TimingUpdate           ]      1   0:00:01.6  (  11.1 % )     0:00:12.6 /  0:00:12.5    1.0
[09/02 23:22:10  11851s] [ FullDelayCalc          ]      1   0:00:11.0  (  76.2 % )     0:00:11.0 /  0:00:10.9    1.0
[09/02 23:22:10  11851s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:14.1 /  0:00:14.1    1.0
[09/02 23:22:10  11851s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/02 23:22:10  11851s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[09/02 23:22:10  11851s] [ GenerateReports        ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[09/02 23:22:10  11851s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/02 23:22:10  11851s] [ GenerateDrvReportData  ]      1   0:00:00.7  (   4.9 % )     0:00:00.7 /  0:00:00.7    1.0
[09/02 23:22:10  11851s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   2.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/02 23:22:10  11851s] [ MISC                   ]          0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    0.9
[09/02 23:22:10  11851s] ---------------------------------------------------------------------------------------------
[09/02 23:22:10  11851s]  timeDesign TOTAL                   0:00:14.4  ( 100.0 % )     0:00:14.4 /  0:00:14.4    1.0
[09/02 23:22:10  11851s] ---------------------------------------------------------------------------------------------
[09/02 23:22:10  11851s] 
[09/02 23:22:10  11851s] Info: pop threads available for lower-level modules during optimization.
[09/02 23:22:37  11854s] <CMD> win
[09/02 23:22:39  11854s] <CMD> fit
[09/02 23:22:40  11854s] <CMD> zoomBox 269.17100 134.88700 1526.06100 1377.88900
[09/02 23:22:41  11854s] <CMD> zoomBox 497.82700 274.22300 1269.71600 1037.58300
[09/02 23:22:41  11854s] <CMD> zoomBox 671.77300 380.22100 1074.70500 778.70100
[09/02 23:22:42  11854s] <CMD> zoomBox 537.49000 317.74300 1193.59900 966.60200
[09/02 23:22:43  11854s] <CMD> zoomBox 403.83300 255.55500 1311.94200 1153.63000
[09/02 23:22:43  11854s] <CMD> zoomBox 318.83600 216.00800 1387.20000 1272.56700
[09/02 23:22:43  11854s] <CMD> zoomBox 101.19700 114.74500 1579.90100 1577.11000
[09/02 23:22:46  11855s] <CMD> setLayerPreference node_layer -isVisible 1
[09/02 23:22:47  11855s] <CMD> setLayerPreference node_layer -isVisible 0
[09/02 23:24:40  11865s] <CMD> saveDesign 04ctstimingclean
[09/02 23:24:40  11865s] #% Begin save design ... (date=09/02 23:24:40, mem=1561.2M)
[09/02 23:24:40  11865s] % Begin Save ccopt configuration ... (date=09/02 23:24:40, mem=1563.2M)
[09/02 23:24:41  11865s] % End Save ccopt configuration ... (date=09/02 23:24:40, total cpu=0:00:00.2, real=0:00:01.0, peak res=1563.6M, current mem=1563.6M)
[09/02 23:24:41  11865s] % Begin Save netlist data ... (date=09/02 23:24:41, mem=1563.6M)
[09/02 23:24:41  11865s] Writing Binary DB to 04ctstimingclean.dat/croc_chip.v.bin in single-threaded mode...
[09/02 23:24:41  11865s] % End Save netlist data ... (date=09/02 23:24:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1564.1M, current mem=1564.1M)
[09/02 23:24:41  11865s] Saving symbol-table file ...
[09/02 23:24:41  11865s] Saving congestion map file 04ctstimingclean.dat/croc_chip.route.congmap.gz ...
[09/02 23:24:41  11865s] % Begin Save AAE data ... (date=09/02 23:24:41, mem=1565.4M)
[09/02 23:24:41  11865s] Saving AAE Data ...
[09/02 23:24:41  11865s] % End Save AAE data ... (date=09/02 23:24:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1565.6M, current mem=1565.6M)
[09/02 23:24:41  11866s] Saving /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/scheduling_file.cts in 04ctstimingclean.dat/scheduling_file.cts
[09/02 23:24:41  11866s] Saving preference file 04ctstimingclean.dat/gui.pref.tcl ...
[09/02 23:24:41  11866s] Saving mode setting ...
[09/02 23:24:41  11866s] Saving global file ...
[09/02 23:24:41  11866s] % Begin Save floorplan data ... (date=09/02 23:24:41, mem=1566.4M)
[09/02 23:24:41  11866s] Saving floorplan file ...
[09/02 23:24:42  11866s] % End Save floorplan data ... (date=09/02 23:24:42, total cpu=0:00:00.2, real=0:00:01.0, peak res=1567.0M, current mem=1567.0M)
[09/02 23:24:42  11866s] Saving PG file 04ctstimingclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025)
[09/02 23:24:42  11866s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1681.2M) ***
[09/02 23:24:42  11866s] Saving Drc markers ...
[09/02 23:24:42  11866s] ... 2012 markers are saved ...
[09/02 23:24:42  11866s] ... 1000 geometry drc markers are saved ...
[09/02 23:24:42  11866s] ... 0 antenna drc markers are saved ...
[09/02 23:24:42  11866s] % Begin Save placement data ... (date=09/02 23:24:42, mem=1567.4M)
[09/02 23:24:42  11866s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/02 23:24:42  11866s] Save Adaptive View Pruning View Names to Binary file
[09/02 23:24:42  11866s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1684.2M) ***
[09/02 23:24:42  11866s] % End Save placement data ... (date=09/02 23:24:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1567.6M, current mem=1567.6M)
[09/02 23:24:42  11866s] % Begin Save routing data ... (date=09/02 23:24:42, mem=1567.6M)
[09/02 23:24:42  11866s] Saving route file ...
[09/02 23:24:42  11867s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1681.2M) ***
[09/02 23:24:42  11867s] % End Save routing data ... (date=09/02 23:24:42, total cpu=0:00:00.5, real=0:00:00.0, peak res=1567.9M, current mem=1567.9M)
[09/02 23:24:43  11867s] Saving property file 04ctstimingclean.dat/croc_chip.prop
[09/02 23:24:43  11867s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1684.2M) ***
[09/02 23:24:43  11867s] #Saving pin access data to file 04ctstimingclean.dat/croc_chip.apa ...
[09/02 23:24:43  11867s] Saving rc congestion map 04ctstimingclean.dat/croc_chip.congmap.gz ...
[09/02 23:24:43  11867s] % Begin Save power constraints data ... (date=09/02 23:24:43, mem=1568.6M)
[09/02 23:24:43  11867s] % End Save power constraints data ... (date=09/02 23:24:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1568.9M, current mem=1568.9M)
[09/02 23:24:48  11871s] Generated self-contained design 04ctstimingclean.dat
[09/02 23:24:48  11871s] #% End save design ... (date=09/02 23:24:48, total cpu=0:00:05.9, real=0:00:08.0, peak res=1570.6M, current mem=1570.6M)
[09/02 23:24:48  11871s] *** Message Summary: 0 warning(s), 0 error(s)
[09/02 23:24:48  11871s] 
[09/02 23:30:14  11899s] **ERROR: (IMPDBTCL-206):	'core' is not a recognized object/attribute. For help use 'dbGet <object>.?' to get list of all supported objects and attributes.
0x0
[09/02 23:42:38  11967s] <CMD> setMultiCpuUsage -localCpu 8
[09/02 23:42:38  11967s] <CMD> setPreference ConstraintUserXGrid 0.1
[09/02 23:42:38  11967s] <CMD> setPreference ConstraintUserXOffset 0.1
[09/02 23:42:38  11967s] <CMD> setPreference ConstraintUserYGrid 0.1
[09/02 23:42:38  11967s] <CMD> setPreference ConstraintUserYOffset 0.1
[09/02 23:42:38  11967s] <CMD> setPreference SnapAllCorners 1
[09/02 23:42:38  11967s] <CMD> setAnalysisMode -analysisType onchipvariation
[09/02 23:42:38  11967s] <CMD> all_constraint_modes -active
[09/02 23:42:38  11967s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[09/02 23:42:38  11967s] <CMD> set_propagated_clock [all_clocks]
[09/02 23:42:38  11967s] <CMD> current_design
[09/02 23:42:38  11967s] <CMD> set_max_fanout 32 [current_design]
[09/02 23:42:38  11967s] <CMD> current_design
[09/02 23:42:38  11967s] <CMD> set_max_transition 0.5 [current_design] 
[09/02 23:42:38  11967s] <CMD> setExtractRCMode -layerIndependent 1
[09/02 23:42:38  11967s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/02 23:42:38  11967s] Type 'man IMPEXT-3493' for more detail.
[09/02 23:42:38  11967s] <CMD> setExtractRCMode -defViaCap true
[09/02 23:42:38  11967s] <CMD> setDesignMode -reset -congEffort
[09/02 23:42:38  11967s] -congEffort auto
[09/02 23:42:38  11967s] <CMD> setDesignMode -flowEffort standard -process 130
[09/02 23:42:38  11967s] ##  Process: 130           (User Set)               
[09/02 23:42:38  11967s] ##     Node: (not set)                           
[09/02 23:42:38  11967s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/02 23:42:38  11967s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/02 23:42:38  11967s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/02 23:42:38  11967s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/02 23:42:38  11967s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/02 23:42:38  11967s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/02 23:42:38  11967s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/02 23:42:38  11967s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[09/02 23:42:38  11967s] <CMD> setDesignMode -congEffort high
[09/02 23:42:38  11967s] <CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/02 23:42:39  11967s] <CMD> set_table_style -no_frame_fix_width
[09/02 23:42:39  11967s] <CMD> set_global timing_report_enable_auto_column_width true
[09/02 23:42:39  11967s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[09/02 23:42:39  11967s] <CMD> reset_path_group -all
[09/02 23:42:39  11967s] Multithreaded Timing Analysis is initialized with 8 threads
[09/02 23:42:39  11967s] 
[09/02 23:42:39  11967s] <CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/02 23:42:39  11968s] <CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/02 23:42:39  11968s] <CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
[09/02 23:42:39  11968s] <CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/02 23:42:39  11968s] <CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
[09/02 23:42:39  11968s] <CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/02 23:42:39  11968s] <CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/02 23:42:39  11968s] <CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
[09/02 23:42:39  11968s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[09/02 23:42:39  11968s] Effort level <high> specified for reg2reg path_group
[09/02 23:42:39  11968s] <CMD> setPathGroupOptions reg2icg -effortLevel high
[09/02 23:42:39  11968s] **WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
[09/02 23:42:39  11968s] Type 'man IMPOPT-3602' for more detail.
[09/02 23:42:39  11968s] Effort level <high> specified for reg2icg path_group
[09/02 23:42:39  11968s] <CMD> setPathGroupOptions reg2mem -effortLevel high
[09/02 23:42:39  11968s] Effort level <high> specified for reg2mem path_group
[09/02 23:42:39  11968s] <CMD> setPathGroupOptions mem2reg -effortLevel high
[09/02 23:42:39  11968s] Effort level <high> specified for mem2reg path_group
[09/02 23:42:39  11968s] <CMD> setPathGroupOptions reg2out -effortLevel low
[09/02 23:42:39  11968s] Effort level <low> specified for reg2out path_group
[09/02 23:42:39  11968s] <CMD> setPathGroupOptions in2reg -effortLevel low
[09/02 23:42:39  11968s] Effort level <low> specified for in2reg path_group
[09/02 23:42:39  11968s] <CMD> setPathGroupOptions in2icg -effortLevel low
[09/02 23:42:39  11968s] **WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
[09/02 23:42:39  11968s] Type 'man IMPOPT-3602' for more detail.
[09/02 23:42:39  11968s] Effort level <low> specified for in2icg path_group
[09/02 23:42:39  11968s] <CMD> setPathGroupOptions in2out -effortLevel low
[09/02 23:42:39  11968s] Effort level <low> specified for in2out path_group
[09/02 23:42:39  11968s] <CMD> reportPathGroupOptions
[09/02 23:42:39  11968s]  ------------------------------------------------------------------------------------------------------------------------
[09/02 23:42:39  11968s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[09/02 23:42:39  11968s]  ------------------------------------------------------------------------------------------------------------------------
[09/02 23:42:39  11968s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/02 23:42:39  11968s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/02 23:42:39  11968s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/02 23:42:39  11968s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/02 23:42:39  11968s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/02 23:42:39  11968s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/02 23:42:39  11968s]  ------------------------------------------------------------------------------------------------------------------------
[09/02 23:42:39  11968s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/02 23:42:39  11968s] Type 'man IMPOPT-6115' for more detail.
[09/02 23:42:39  11968s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:42:39  11968s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:42:39  11968s] **Info: Trial Route has Max Route Layer 15/7.
[09/02 23:42:39  11968s] #################################################################################
[09/02 23:42:39  11968s] # Design Stage: PreRoute
[09/02 23:42:39  11968s] # Design Name: croc_chip
[09/02 23:42:39  11968s] # Design Mode: 130nm
[09/02 23:42:39  11968s] # Analysis Mode: MMMC OCV 
[09/02 23:42:39  11968s] # Parasitics Mode: No SPEF/RCDB
[09/02 23:42:39  11968s] # Signoff Settings: SI Off 
[09/02 23:42:39  11968s] #################################################################################
[09/02 23:42:39  11968s] Add inst i_croc_soc/i_croc/i_timer/clockman_RO571XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/02 23:42:40  11968s] Add inst i_croc_soc/i_croc/i_timer/backintime_RO812VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/02 23:42:40  11968s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/02 23:42:40  11968s] Type 'man IMPOPT-6115' for more detail.
[09/02 23:42:40  11968s] Add inst i_croc_soc/i_croc/i_timer/clockman_RO581XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/02 23:42:40  11968s] Add inst i_croc_soc/i_croc/i_timer/backintime_RO842VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -reset
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -dbProcessNode 130
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/02 23:42:40  11968s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
[09/02 23:42:40  11968s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
[09/02 23:42:40  11968s] <CMD> routeDesign -globalDetail
[09/02 23:42:40  11968s] #% Begin routeDesign (date=09/02 23:42:40, mem=1593.8M)
[09/02 23:42:40  11968s] ### Time Record (routeDesign) is installed.
[09/02 23:42:40  11968s] #WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
[09/02 23:42:40  11968s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.81 (MB), peak = 1714.05 (MB)
[09/02 23:42:40  11968s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/02 23:42:40  11968s] **INFO: User settings:
[09/02 23:42:40  11968s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/02 23:42:40  11968s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/02 23:42:40  11968s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/02 23:42:40  11968s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/02 23:42:40  11968s] setNanoRouteMode -routeWithSiDriven                             true
[09/02 23:42:40  11968s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/02 23:42:40  11968s] setNanoRouteMode -routeWithTimingDriven                         true
[09/02 23:42:40  11968s] setNanoRouteMode -timingEngine                                  {}
[09/02 23:42:40  11968s] setDesignMode -bottomRoutingLayer                               Metal2
[09/02 23:42:40  11968s] setDesignMode -congEffort                                       high
[09/02 23:42:40  11968s] setDesignMode -flowEffort                                       standard
[09/02 23:42:40  11968s] setDesignMode -process                                          130
[09/02 23:42:40  11968s] setDesignMode -topRoutingLayer                                  Metal4
[09/02 23:42:40  11968s] setExtractRCMode -coupling_c_th                                 0.4
[09/02 23:42:40  11968s] setExtractRCMode -defViaCap                                     true
[09/02 23:42:40  11968s] setExtractRCMode -engine                                        preRoute
[09/02 23:42:40  11968s] setExtractRCMode -layerIndependent                              1
[09/02 23:42:40  11968s] setExtractRCMode -relative_c_th                                 1
[09/02 23:42:40  11968s] setExtractRCMode -total_c_th                                    0
[09/02 23:42:40  11968s] setDelayCalMode -enable_high_fanout                             true
[09/02 23:42:40  11968s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/02 23:42:40  11968s] setDelayCalMode -engine                                         aae
[09/02 23:42:40  11968s] setDelayCalMode -ignoreNetLoad                                  false
[09/02 23:42:40  11968s] setSIMode -separate_delta_delay_on_data                         true
[09/02 23:42:40  11968s] 
[09/02 23:42:40  11968s] #default_rc_corner has no qx tech file defined
[09/02 23:42:40  11968s] #No active RC corner or QRC tech file is missing.
[09/02 23:42:40  11968s] #**INFO: setDesignMode -flowEffort standard
[09/02 23:42:40  11968s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/02 23:42:40  11968s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/02 23:42:40  11968s] OPERPROF: Starting checkPlace at level 1, MEM:1824.7M
[09/02 23:42:40  11968s] #spOpts: N=130 
[09/02 23:42:40  11968s] All LLGs are deleted
[09/02 23:42:40  11968s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1824.7M
[09/02 23:42:40  11968s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1824.7M
[09/02 23:42:40  11968s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1824.7M
[09/02 23:42:40  11968s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1824.7M
[09/02 23:42:40  11968s] Core basic site is CoreSite
[09/02 23:42:40  11969s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/02 23:42:40  11969s] SiteArray: use 3,092,480 bytes
[09/02 23:42:40  11969s] SiteArray: current memory after site array memory allocation 1856.7M
[09/02 23:42:40  11969s] SiteArray: FP blocked sites are writable
[09/02 23:42:40  11969s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.164, REAL:0.038, MEM:1856.7M
[09/02 23:42:40  11969s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.171, REAL:0.045, MEM:1856.7M
[09/02 23:42:40  11969s] Begin checking placement ... (start mem=1824.7M, init mem=1856.7M)
[09/02 23:42:40  11969s] 
[09/02 23:42:40  11969s] Running CheckPlace using 8 threads!...
[09/02 23:42:40  11969s] 
[09/02 23:42:40  11969s] ...checkPlace MT is done!
[09/02 23:42:40  11969s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1856.7M
[09/02 23:42:40  11969s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.028, REAL:0.028, MEM:1856.7M
[09/02 23:42:40  11969s] Overlapping with other instance:	6
[09/02 23:42:40  11969s] Orientation Violation:	1
[09/02 23:42:40  11969s] *info: Placed = 52076          (Fixed = 8322)
[09/02 23:42:40  11969s] *info: Unplaced = 0           
[09/02 23:42:40  11969s] Placement Density:61.27%(651713/1063714)
[09/02 23:42:40  11969s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/02 23:42:40  11969s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1856.7M
[09/02 23:42:40  11969s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.019, REAL:0.019, MEM:1856.7M
[09/02 23:42:40  11969s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=1856.7M)
[09/02 23:42:40  11969s] OPERPROF: Finished checkPlace at level 1, CPU:0.800, REAL:0.350, MEM:1856.7M
[09/02 23:42:40  11969s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[09/02 23:42:40  11969s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[09/02 23:42:40  11969s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[09/02 23:42:40  11969s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/02 23:42:40  11969s] 
[09/02 23:42:40  11969s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/02 23:42:40  11969s] *** Changed status on (216) nets in Clock.
[09/02 23:42:40  11969s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1856.7M) ***
[09/02 23:42:40  11969s] % Begin globalDetailRoute (date=09/02 23:42:40, mem=1605.2M)
[09/02 23:42:40  11969s] 
[09/02 23:42:40  11969s] globalDetailRoute
[09/02 23:42:40  11969s] 
[09/02 23:42:40  11969s] ### Time Record (globalDetailRoute) is installed.
[09/02 23:42:40  11969s] #Start globalDetailRoute on Tue Sep  2 23:42:40 2025
[09/02 23:42:40  11969s] #
[09/02 23:42:40  11969s] ### Time Record (Pre Callback) is installed.
[09/02 23:42:40  11969s] ### Time Record (Pre Callback) is uninstalled.
[09/02 23:42:40  11969s] ### Time Record (DB Import) is installed.
[09/02 23:42:40  11969s] ### Time Record (Timing Data Generation) is installed.
[09/02 23:42:40  11969s] #Generating timing data, please wait...
[09/02 23:42:40  11969s] #49459 total nets, 44578 already routed, 44578 will ignore in trialRoute
[09/02 23:42:40  11969s] ### run_trial_route starts on Tue Sep  2 23:42:40 2025 with memory = 1605.62 (MB), peak = 1714.05 (MB)
[09/02 23:42:41  11970s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[09/02 23:42:41  11970s] ### dump_timing_file starts on Tue Sep  2 23:42:41 2025 with memory = 1659.74 (MB), peak = 1714.05 (MB)
[09/02 23:42:41  11970s] ### extractRC starts on Tue Sep  2 23:42:41 2025 with memory = 1659.74 (MB), peak = 1714.05 (MB)
[09/02 23:42:41  11970s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/02 23:42:41  11970s] {RT default_rc_corner 0 4 4 0}
[09/02 23:42:41  11970s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[09/02 23:42:41  11970s] #Dump tif for version 2.1
[09/02 23:42:43  11973s] End AAE Lib Interpolated Model. (MEM=1921.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/02 23:42:43  11974s] Type 'man IMPESI-3194' for more detail.
[09/02 23:42:43  11974s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/02 23:42:43  11974s] Type 'man IMPESI-3199' for more detail.
[09/02 23:42:44  11982s] Total number of fetched objects 49489
[09/02 23:42:45  11982s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[09/02 23:42:45  11982s] End delay calculation. (MEM=2200.36 CPU=0:00:08.2 REAL=0:00:02.0)
[09/02 23:42:49  11989s] #Generating timing data took: cpu time = 00:00:19, elapsed time = 00:00:09, memory = 1725.11 (MB), peak = 1832.68 (MB)
[09/02 23:42:49  11989s] ### dump_timing_file cpu:00:00:19, real:00:00:09, mem:1.7 GB, peak:1.8 GB
[09/02 23:42:49  11989s] #Done generating timing data.
[09/02 23:42:49  11989s] ### Time Record (Timing Data Generation) is uninstalled.
[09/02 23:42:49  11989s] #create default rule from bind_ndr_rule rule=0x7f04bf5561c0 0x7f0468fa6a98
[09/02 23:42:50  11989s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/02 23:42:50  11989s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/02 23:42:50  11989s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/02 23:42:50  11989s] #To increase the message display limit, refer to the product command reference manual.
[09/02 23:42:50  11989s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/02 23:42:50  11989s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/02 23:42:50  11989s] #To increase the message display limit, refer to the product command reference manual.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/02 23:42:50  11989s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/02 23:42:50  11989s] #To increase the message display limit, refer to the product command reference manual.
[09/02 23:42:50  11990s] ### Net info: total nets: 50814
[09/02 23:42:50  11990s] ### Net info: dirty nets: 309
[09/02 23:42:50  11990s] ### Net info: marked as disconnected nets: 0
[09/02 23:42:50  11990s] #num needed restored net=48
[09/02 23:42:50  11990s] #need_extraction net=48 (total=50814)
[09/02 23:42:50  11990s] ### Net info: fully routed nets: 216
[09/02 23:42:50  11990s] ### Net info: trivial (< 2 pins) nets: 6234
[09/02 23:42:50  11990s] ### Net info: unrouted nets: 44364
[09/02 23:42:50  11990s] ### Net info: re-extraction nets: 0
[09/02 23:42:50  11990s] ### Net info: ignored nets: 0
[09/02 23:42:50  11990s] ### Net info: skip routing nets: 48
[09/02 23:42:50  11990s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/02 23:42:50  11990s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/02 23:42:50  11990s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/02 23:42:50  11990s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/02 23:42:50  11990s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/02 23:42:50  11990s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/02 23:42:50  11990s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/02 23:42:50  11990s] #Start reading timing information from file .timing_file_83442.tif.gz ...
[09/02 23:42:51  11991s] #Read in timing information for 48 ports, 44036 instances from timing file .timing_file_83442.tif.gz.
[09/02 23:42:51  11991s] ### import design signature (2): route=1599072171 flt_obj=0 vio=682761228 swire=282492057 shield_wire=1 net_attr=1604169257 dirty_area=387325159, del_dirty_area=0 cell=1297058440 placement=1602714521 pin_access=1
[09/02 23:42:51  11991s] ### Time Record (DB Import) is uninstalled.
[09/02 23:42:51  11991s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/02 23:42:51  11991s] #RTESIG:78da8dd04d4fc3300c0660cefb1556b64391e870bed6f48ab4eb4015708dba25fdd0b614
[09/02 23:42:51  11991s] #       25e9817f4f24aeb4e166c98f2dfbddee3e8f0d10867b8ae517a2d0144e0d4b05e525322e
[09/02 23:42:51  11991s] #       9e19ead4fa78219bedeef5ed9dd70a108ad145db5bff0473b01e828d7174fde32fa15c4a
[09/02 23:42:51  11991s] #       e8da5bb0509ca7e9f637128ce791a408245cbf2947dd191d2e7a305a9b71325633024588
[09/02 23:42:51  11991s] #       3ee98559c6800c633fe49cac52003954f374486c9d69bd49d6baf9be2405103739bbaaaa
[09/02 23:42:51  11991s] #       0342f4f3eaf395a259a3a4f88739e493562985e5450f3f398fa69f
[09/02 23:42:51  11991s] #
[09/02 23:42:51  11991s] ### Time Record (Data Preparation) is installed.
[09/02 23:42:51  11991s] #RTESIG:78da8dd1b16ec3201006e0ce798a13c9e0484d7b1c6093b552d6b68adaaec809c4b69ae0
[09/02 23:42:51  11991s] #       08f0d0b72f6ad73a743b89ef0ef86fb9fad8ed81113e70dc5c11a5e1f0bca75c70b14112
[09/02 23:42:51  11991s] #       f291d0e4a3f727b658ae5e5edfc456034235f8e43a17ee618a2e4074290dbe5bff122e94
[09/02 23:42:51  11991s] #       82537b8e0eaac3389eff46924419298ec0e2e71717684ed6c4a3e9ad317618ad33c4a08a
[09/02 23:42:51  11991s] #       29643dd34b04ac1fbabee454930328a1adc80f49adb76db0d93a3f5de6a404e647ef6eaa
[09/02 23:42:51  11991s] #       9a34b09fef172e6e6a8414a69b29359a178d56f21fa62eaf44e7b8e607dd7d03dfa8b354
[09/02 23:42:51  11991s] #
[09/02 23:42:51  11991s] ### Time Record (Data Preparation) is uninstalled.
[09/02 23:42:51  11991s] #Using multithreading with 8 threads.
[09/02 23:42:51  11991s] ### Time Record (Data Preparation) is installed.
[09/02 23:42:51  11991s] #Start routing data preparation on Tue Sep  2 23:42:51 2025
[09/02 23:42:51  11991s] #
[09/02 23:42:52  11992s] #Minimum voltage of a net in the design = 0.000.
[09/02 23:42:52  11992s] #Maximum voltage of a net in the design = 1.320.
[09/02 23:42:52  11992s] #Voltage range [0.000 - 1.320] has 50812 nets.
[09/02 23:42:52  11992s] #Voltage range [1.080 - 1.320] has 1 net.
[09/02 23:42:52  11992s] #Voltage range [0.000 - 0.000] has 1 net.
[09/02 23:42:52  11992s] ### Time Record (Cell Pin Access) is installed.
[09/02 23:42:52  11992s] #Restoring pin access data from file /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/croc_chip.apa ...
[09/02 23:42:52  11992s] #WARNING (NRDB-2002) Failed to read APA of cell sg13g2_mux2_1.
[09/02 23:42:52  11992s] #Could not restore pin access data
[09/02 23:42:52  11992s] #WARNING (NRDB-1026) Fail to import pin access information for croc_chip. Pin access information is recalculated.
[09/02 23:42:56  12008s] ### Time Record (Cell Pin Access) is uninstalled.
[09/02 23:42:57  12009s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/02 23:42:57  12009s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/02 23:42:57  12009s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/02 23:42:57  12009s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/02 23:42:57  12009s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/02 23:42:57  12009s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/02 23:42:57  12009s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/02 23:42:57  12009s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/02 23:42:57  12009s] #Monitoring time of adding inner blkg by smac
[09/02 23:42:57  12009s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1841.12 (MB), peak = 2102.73 (MB)
[09/02 23:42:58  12010s] #Regenerating Ggrids automatically.
[09/02 23:42:58  12010s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/02 23:42:58  12010s] #Using automatically generated G-grids.
[09/02 23:42:58  12010s] #Done routing data preparation.
[09/02 23:42:58  12010s] #cpu time = 00:00:19, elapsed time = 00:00:07, memory = 2073.87 (MB), peak = 2102.73 (MB)
[09/02 23:42:58  12010s] #Start instance access analysis using 8 threads...
[09/02 23:42:58  12010s] ### Time Record (Instance Pin Access) is installed.
[09/02 23:42:59  12011s] #0 instance pins are hard to access
[09/02 23:42:59  12011s] #Instance access analysis statistics:
[09/02 23:42:59  12011s] #Cpu time = 00:00:01
[09/02 23:42:59  12011s] #Elapsed time = 00:00:01
[09/02 23:42:59  12011s] #Increased memory = 4.55 (MB)
[09/02 23:42:59  12011s] #Total memory = 2078.64 (MB)
[09/02 23:42:59  12011s] #Peak memory = 2282.74 (MB)
[09/02 23:42:59  12011s] ### Time Record (Instance Pin Access) is uninstalled.
[09/02 23:42:59  12011s] #
[09/02 23:42:59  12011s] #Finished routing data preparation on Tue Sep  2 23:42:59 2025
[09/02 23:42:59  12011s] #
[09/02 23:42:59  12011s] #Cpu time = 00:00:20
[09/02 23:42:59  12011s] #Elapsed time = 00:00:07
[09/02 23:42:59  12011s] #Increased memory = 261.83 (MB)
[09/02 23:42:59  12011s] #Total memory = 2078.64 (MB)
[09/02 23:42:59  12011s] #Peak memory = 2282.74 (MB)
[09/02 23:42:59  12011s] #
[09/02 23:42:59  12011s] ### Time Record (Data Preparation) is uninstalled.
[09/02 23:42:59  12011s] ### Time Record (Global Routing) is installed.
[09/02 23:42:59  12011s] #
[09/02 23:42:59  12011s] #Start global routing on Tue Sep  2 23:42:59 2025
[09/02 23:42:59  12011s] #
[09/02 23:42:59  12011s] #
[09/02 23:42:59  12011s] #Start global routing initialization on Tue Sep  2 23:42:59 2025
[09/02 23:42:59  12011s] #
[09/02 23:42:59  12011s] #Number of eco nets is 194
[09/02 23:42:59  12011s] #
[09/02 23:42:59  12011s] #Start global routing data preparation on Tue Sep  2 23:42:59 2025
[09/02 23:42:59  12011s] #
[09/02 23:42:59  12011s] ### build_merged_routing_blockage_rect_list starts on Tue Sep  2 23:42:59 2025 with memory = 2078.86 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12011s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:42:59  12011s] #Start routing resource analysis on Tue Sep  2 23:42:59 2025
[09/02 23:42:59  12011s] #
[09/02 23:42:59  12011s] ### init_is_bin_blocked starts on Tue Sep  2 23:42:59 2025 with memory = 2078.86 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12011s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:42:59  12011s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Sep  2 23:42:59 2025 with memory = 2081.40 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:2.0 GB, peak:2.2 GB --6.68 [8]--
[09/02 23:42:59  12012s] ### adjust_flow_cap starts on Tue Sep  2 23:42:59 2025 with memory = 2087.80 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.52 [8]--
[09/02 23:42:59  12012s] ### adjust_partial_route_blockage starts on Tue Sep  2 23:42:59 2025 with memory = 2088.39 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:42:59  12012s] ### set_via_blocked starts on Tue Sep  2 23:42:59 2025 with memory = 2088.39 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.94 [8]--
[09/02 23:42:59  12012s] ### copy_flow starts on Tue Sep  2 23:42:59 2025 with memory = 2088.39 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --2.20 [8]--
[09/02 23:42:59  12012s] #Routing resource analysis is done on Tue Sep  2 23:42:59 2025
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] ### report_flow_cap starts on Tue Sep  2 23:42:59 2025 with memory = 2083.47 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] #  Resource Analysis:
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/02 23:42:59  12012s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/02 23:42:59  12012s] #  --------------------------------------------------------------
[09/02 23:42:59  12012s] #  Metal1         V        2501        1332       47961    65.19%
[09/02 23:42:59  12012s] #  Metal2         H        2854        1527       47961    33.22%
[09/02 23:42:59  12012s] #  Metal3         V        2506        1327       47961    33.04%
[09/02 23:42:59  12012s] #  Metal4         H        3104        1277       47961    33.34%
[09/02 23:42:59  12012s] #  --------------------------------------------------------------
[09/02 23:42:59  12012s] #  Total                  10966      33.34%      191844    41.20%
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.06 [8]--
[09/02 23:42:59  12012s] ### analyze_m2_tracks starts on Tue Sep  2 23:42:59 2025 with memory = 2083.42 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --0.97 [8]--
[09/02 23:42:59  12012s] ### report_initial_resource starts on Tue Sep  2 23:42:59 2025 with memory = 2083.42 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:42:59  12012s] ### mark_pg_pins_accessibility starts on Tue Sep  2 23:42:59 2025 with memory = 2083.42 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:42:59  12012s] ### set_net_region starts on Tue Sep  2 23:42:59 2025 with memory = 2083.42 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] #Global routing data preparation is done on Tue Sep  2 23:42:59 2025
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2083.42 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] ### prepare_level starts on Tue Sep  2 23:42:59 2025 with memory = 2083.42 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### init level 1 starts on Tue Sep  2 23:42:59 2025 with memory = 2083.42 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:42:59  12012s] ### Level 1 hgrid = 219 X 219
[09/02 23:42:59  12012s] ### init level 2 starts on Tue Sep  2 23:42:59 2025 with memory = 2083.42 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.66 [8]--
[09/02 23:42:59  12012s] ### Level 2 hgrid = 55 X 55
[09/02 23:42:59  12012s] ### prepare_level_flow starts on Tue Sep  2 23:42:59 2025 with memory = 2083.98 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:42:59  12012s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.37 [8]--
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] #Global routing initialization is done on Tue Sep  2 23:42:59 2025
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2083.98 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] #
[09/02 23:42:59  12012s] #start global routing iteration 1...
[09/02 23:42:59  12012s] ### init_flow_edge starts on Tue Sep  2 23:42:59 2025 with memory = 2084.20 (MB), peak = 2282.74 (MB)
[09/02 23:42:59  12012s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.40 [8]--
[09/02 23:42:59  12012s] ### Uniform Hboxes (6x6)
[09/02 23:42:59  12012s] ### routing at level 1 iter 0 for 0 hboxes
[09/02 23:43:02  12017s] ### measure_qor starts on Tue Sep  2 23:43:02 2025 with memory = 2157.84 (MB), peak = 2282.74 (MB)
[09/02 23:43:02  12017s] ### measure_congestion starts on Tue Sep  2 23:43:02 2025 with memory = 2157.84 (MB), peak = 2282.74 (MB)
[09/02 23:43:02  12017s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:02  12017s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --5.23 [8]--
[09/02 23:43:02  12017s] ### Uniform Hboxes (6x6)
[09/02 23:43:02  12017s] ### routing at level 1 iter 1 for 0 hboxes
[09/02 23:43:05  12023s] ### measure_qor starts on Tue Sep  2 23:43:05 2025 with memory = 2162.71 (MB), peak = 2282.74 (MB)
[09/02 23:43:05  12023s] ### measure_congestion starts on Tue Sep  2 23:43:05 2025 with memory = 2162.71 (MB), peak = 2282.74 (MB)
[09/02 23:43:05  12023s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:05  12023s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --4.88 [8]--
[09/02 23:43:05  12023s] ### Uniform Hboxes (6x6)
[09/02 23:43:05  12023s] ### routing at level 1 iter 2 for 0 hboxes
[09/02 23:43:09  12029s] ### measure_qor starts on Tue Sep  2 23:43:09 2025 with memory = 2166.33 (MB), peak = 2282.74 (MB)
[09/02 23:43:09  12029s] ### measure_congestion starts on Tue Sep  2 23:43:09 2025 with memory = 2166.33 (MB), peak = 2282.74 (MB)
[09/02 23:43:09  12029s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:09  12029s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --5.23 [8]--
[09/02 23:43:09  12029s] #cpu time = 00:00:17, elapsed time = 00:00:10, memory = 2117.21 (MB), peak = 2282.74 (MB)
[09/02 23:43:09  12029s] #
[09/02 23:43:09  12029s] #start global routing iteration 2...
[09/02 23:43:09  12029s] ### init_flow_edge starts on Tue Sep  2 23:43:09 2025 with memory = 2117.21 (MB), peak = 2282.74 (MB)
[09/02 23:43:09  12029s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.78 [8]--
[09/02 23:43:09  12029s] ### routing at level 2 (topmost level) iter 0
[09/02 23:43:10  12030s] ### measure_qor starts on Tue Sep  2 23:43:10 2025 with memory = 2117.21 (MB), peak = 2282.74 (MB)
[09/02 23:43:10  12030s] ### measure_congestion starts on Tue Sep  2 23:43:10 2025 with memory = 2117.21 (MB), peak = 2282.74 (MB)
[09/02 23:43:10  12030s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:43:10  12030s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --6.24 [8]--
[09/02 23:43:10  12030s] ### routing at level 2 (topmost level) iter 1
[09/02 23:43:11  12031s] ### measure_qor starts on Tue Sep  2 23:43:11 2025 with memory = 2117.21 (MB), peak = 2282.74 (MB)
[09/02 23:43:11  12031s] ### measure_congestion starts on Tue Sep  2 23:43:11 2025 with memory = 2117.21 (MB), peak = 2282.74 (MB)
[09/02 23:43:11  12031s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:43:11  12031s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --6.45 [8]--
[09/02 23:43:11  12031s] ### routing at level 2 (topmost level) iter 2
[09/02 23:43:12  12032s] ### measure_qor starts on Tue Sep  2 23:43:12 2025 with memory = 2117.21 (MB), peak = 2282.74 (MB)
[09/02 23:43:12  12032s] ### measure_congestion starts on Tue Sep  2 23:43:12 2025 with memory = 2117.21 (MB), peak = 2282.74 (MB)
[09/02 23:43:12  12032s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:43:12  12032s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --6.46 [8]--
[09/02 23:43:12  12032s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2117.21 (MB), peak = 2282.74 (MB)
[09/02 23:43:12  12032s] #
[09/02 23:43:12  12032s] #start global routing iteration 3...
[09/02 23:43:12  12032s] ### Uniform Hboxes (6x6)
[09/02 23:43:12  12032s] ### routing at level 1 iter 0 for 0 hboxes
[09/02 23:43:13  12035s] ### measure_qor starts on Tue Sep  2 23:43:13 2025 with memory = 2131.59 (MB), peak = 2282.74 (MB)
[09/02 23:43:13  12035s] ### measure_congestion starts on Tue Sep  2 23:43:13 2025 with memory = 2131.59 (MB), peak = 2282.74 (MB)
[09/02 23:43:13  12035s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.98 [8]--
[09/02 23:43:13  12035s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --5.14 [8]--
[09/02 23:43:13  12035s] ### measure_congestion starts on Tue Sep  2 23:43:13 2025 with memory = 2131.59 (MB), peak = 2282.74 (MB)
[09/02 23:43:13  12035s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:13  12035s] ### Uniform Hboxes (6x6)
[09/02 23:43:13  12035s] ### routing at level 1 iter 1 for 0 hboxes
[09/02 23:43:15  12038s] ### measure_qor starts on Tue Sep  2 23:43:15 2025 with memory = 2138.52 (MB), peak = 2282.74 (MB)
[09/02 23:43:15  12038s] ### measure_congestion starts on Tue Sep  2 23:43:15 2025 with memory = 2138.52 (MB), peak = 2282.74 (MB)
[09/02 23:43:15  12038s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.95 [8]--
[09/02 23:43:15  12038s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --4.50 [8]--
[09/02 23:43:15  12038s] ### measure_congestion starts on Tue Sep  2 23:43:15 2025 with memory = 2138.52 (MB), peak = 2282.74 (MB)
[09/02 23:43:15  12038s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:15  12038s] ### Uniform Hboxes (6x6)
[09/02 23:43:15  12038s] ### routing at level 1 iter 2 for 0 hboxes
[09/02 23:43:16  12040s] ### measure_qor starts on Tue Sep  2 23:43:16 2025 with memory = 2140.79 (MB), peak = 2282.74 (MB)
[09/02 23:43:16  12040s] ### measure_congestion starts on Tue Sep  2 23:43:16 2025 with memory = 2140.79 (MB), peak = 2282.74 (MB)
[09/02 23:43:16  12040s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:16  12041s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --4.94 [8]--
[09/02 23:43:16  12041s] ### measure_congestion starts on Tue Sep  2 23:43:16 2025 with memory = 2140.79 (MB), peak = 2282.74 (MB)
[09/02 23:43:16  12041s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:16  12041s] ### Uniform Hboxes (6x6)
[09/02 23:43:16  12041s] ### routing at level 1 iter 3 for 0 hboxes
[09/02 23:43:22  12051s] ### measure_qor starts on Tue Sep  2 23:43:22 2025 with memory = 2153.60 (MB), peak = 2282.74 (MB)
[09/02 23:43:22  12051s] ### measure_congestion starts on Tue Sep  2 23:43:22 2025 with memory = 2153.60 (MB), peak = 2282.74 (MB)
[09/02 23:43:22  12051s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:22  12051s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --4.53 [8]--
[09/02 23:43:22  12051s] ### measure_congestion starts on Tue Sep  2 23:43:22 2025 with memory = 2153.60 (MB), peak = 2282.74 (MB)
[09/02 23:43:22  12051s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:22  12051s] ### Uniform Hboxes (6x6)
[09/02 23:43:22  12051s] ### routing at level 1 iter 4 for 0 hboxes
[09/02 23:43:27  12061s] ### measure_qor starts on Tue Sep  2 23:43:27 2025 with memory = 2155.38 (MB), peak = 2282.74 (MB)
[09/02 23:43:27  12061s] ### measure_congestion starts on Tue Sep  2 23:43:27 2025 with memory = 2155.38 (MB), peak = 2282.74 (MB)
[09/02 23:43:27  12061s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:27  12061s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --4.68 [8]--
[09/02 23:43:27  12061s] ### measure_congestion starts on Tue Sep  2 23:43:27 2025 with memory = 2155.38 (MB), peak = 2282.74 (MB)
[09/02 23:43:27  12061s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:28  12061s] ### routing at level 1 iter 5 for 5 hboxes
[09/02 23:43:28  12061s] ### measure_qor starts on Tue Sep  2 23:43:28 2025 with memory = 2155.38 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] ### measure_congestion starts on Tue Sep  2 23:43:28 2025 with memory = 2155.38 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:28  12061s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --4.68 [8]--
[09/02 23:43:28  12061s] #cpu time = 00:00:29, elapsed time = 00:00:16, memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] #
[09/02 23:43:28  12061s] ### route_end starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] #
[09/02 23:43:28  12061s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/02 23:43:28  12061s] #Total number of routable nets = 44580.
[09/02 23:43:28  12061s] #Total number of nets in the design = 50814.
[09/02 23:43:28  12061s] #
[09/02 23:43:28  12061s] #44558 routable nets have only global wires.
[09/02 23:43:28  12061s] #22 routable nets have only detail routed wires.
[09/02 23:43:28  12061s] #219 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/02 23:43:28  12061s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/02 23:43:28  12061s] #
[09/02 23:43:28  12061s] #Routed nets constraints summary:
[09/02 23:43:28  12061s] #------------------------------------------
[09/02 23:43:28  12061s] #        Rules   Pref Layer   Unconstrained  
[09/02 23:43:28  12061s] #------------------------------------------
[09/02 23:43:28  12061s] #      Default            0           44339  
[09/02 23:43:28  12061s] #     ndr_3w3s           40               0  
[09/02 23:43:28  12061s] #     ndr_2w2s          179               0  
[09/02 23:43:28  12061s] #------------------------------------------
[09/02 23:43:28  12061s] #        Total          219           44339  
[09/02 23:43:28  12061s] #------------------------------------------
[09/02 23:43:28  12061s] #
[09/02 23:43:28  12061s] #Routing constraints summary of the whole design:
[09/02 23:43:28  12061s] #------------------------------------------
[09/02 23:43:28  12061s] #        Rules   Pref Layer   Unconstrained  
[09/02 23:43:28  12061s] #------------------------------------------
[09/02 23:43:28  12061s] #      Default            0           44339  
[09/02 23:43:28  12061s] #     ndr_3w3s           58               0  
[09/02 23:43:28  12061s] #     ndr_2w2s          183               0  
[09/02 23:43:28  12061s] #------------------------------------------
[09/02 23:43:28  12061s] #        Total          241           44339  
[09/02 23:43:28  12061s] #------------------------------------------
[09/02 23:43:28  12061s] #
[09/02 23:43:28  12061s] ### cal_base_flow starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] ### init_flow_edge starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.14 [8]--
[09/02 23:43:28  12061s] ### cal_flow starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:28  12061s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:43:28  12061s] ### report_overcon starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] #
[09/02 23:43:28  12061s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/02 23:43:28  12061s] #
[09/02 23:43:28  12061s] #                 OverCon       OverCon       OverCon       OverCon          
[09/02 23:43:28  12061s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[09/02 23:43:28  12061s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon  Flow/Cap
[09/02 23:43:28  12061s] #  ----------------------------------------------------------------------------------------
[09/02 23:43:28  12061s] #  Metal2      396(1.24%)     91(0.28%)     15(0.05%)      3(0.01%)   (1.58%)     0.36  
[09/02 23:43:28  12061s] #  Metal3     1050(3.27%)     56(0.17%)      2(0.01%)      0(0.00%)   (3.45%)     0.43  
[09/02 23:43:28  12061s] #  Metal4       18(0.06%)     24(0.07%)      4(0.01%)      0(0.00%)   (0.14%)     0.22  
[09/02 23:43:28  12061s] #  ----------------------------------------------------------------------------------------
[09/02 23:43:28  12061s] #     Total   1464(1.52%)    171(0.18%)     21(0.02%)      3(0.00%)   (1.73%)
[09/02 23:43:28  12061s] #
[09/02 23:43:28  12061s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[09/02 23:43:28  12061s] #  Overflow after GR: 0.57% H + 1.15% V
[09/02 23:43:28  12061s] #
[09/02 23:43:28  12061s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:28  12061s] ### cal_base_flow starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] ### init_flow_edge starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.35 [8]--
[09/02 23:43:28  12061s] ### cal_flow starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:28  12061s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:43:28  12061s] ### export_cong_map starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] ### PDZT_Export::export_cong_map starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.01 [8]--
[09/02 23:43:28  12061s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.64 [8]--
[09/02 23:43:28  12061s] ### import_cong_map starts on Tue Sep  2 23:43:28 2025 with memory = 2120.44 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12061s] #Hotspot report including placement blocked areas
[09/02 23:43:28  12061s] OPERPROF: Starting HotSpotCal at level 1, MEM:2439.4M
[09/02 23:43:28  12061s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/02 23:43:28  12061s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/02 23:43:28  12061s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/02 23:43:28  12061s] [hotspot] |   Metal1(V)    |           4566.22 |           4566.22 |   362.88   347.75  1481.76  1496.88 |
[09/02 23:43:28  12062s] [hotspot] |   Metal2(H)    |             19.11 |             74.56 |  1315.43   529.20  1451.52   574.56 |
[09/02 23:43:28  12062s] [hotspot] |   Metal3(V)    |            121.00 |            432.22 |   967.68   695.51  1315.43   846.72 |
[09/02 23:43:28  12062s] [hotspot] |   Metal4(H)    |            837.44 |            837.89 |   635.03   423.36  1451.52   680.39 |
[09/02 23:43:28  12062s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/02 23:43:28  12062s] [hotspot] |      worst     | (Metal1)  4566.22 | (Metal1)  4566.22 |                                     |
[09/02 23:43:28  12062s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/02 23:43:28  12062s] [hotspot] |   all layers   |            790.00 |           1227.56 |                                     |
[09/02 23:43:28  12062s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/02 23:43:28  12062s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 790.00, normalized total congestion hotspot area = 1227.56 (area is in unit of 4 std-cell row bins)
[09/02 23:43:28  12062s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 790.00/1227.56 (area is in unit of 4 std-cell row bins)
[09/02 23:43:28  12062s] [hotspot] max/total 790.00/1227.56, big hotspot (>10) total 1126.22
[09/02 23:43:28  12062s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[09/02 23:43:28  12062s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:43:28  12062s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/02 23:43:28  12062s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:43:28  12062s] [hotspot] |  1  |   619.91   438.48  1451.52   680.39 |      790.44   |
[09/02 23:43:28  12062s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:43:28  12062s] [hotspot] |  2  |   695.51   846.72  1134.00   982.80 |      120.89   |
[09/02 23:43:28  12062s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:43:28  12062s] [hotspot] |  3  |   967.68   695.51  1315.43   846.72 |      112.44   |
[09/02 23:43:28  12062s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:43:28  12062s] [hotspot] |  4  |  1028.15  1375.91  1194.48  1466.63 |       36.22   |
[09/02 23:43:28  12062s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:43:28  12062s] [hotspot] |  5  |   574.56   922.32   680.39   997.92 |       23.33   |
[09/02 23:43:28  12062s] [hotspot] +-----+-------------------------------------+---------------+
[09/02 23:43:28  12062s] Top 5 hotspots total area: 1083.33
[09/02 23:43:28  12062s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.091, REAL:0.053, MEM:2439.4M
[09/02 23:43:28  12062s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.67 [8]--
[09/02 23:43:28  12062s] ### update starts on Tue Sep  2 23:43:28 2025 with memory = 2120.34 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12062s] #Complete Global Routing.
[09/02 23:43:28  12062s] #Total number of nets with non-default rule or having extra spacing = 241
[09/02 23:43:28  12062s] #Total wire length = 2195617 um.
[09/02 23:43:28  12062s] #Total half perimeter of net bounding box = 1916969 um.
[09/02 23:43:28  12062s] #Total wire length on LAYER Metal1 = 0 um.
[09/02 23:43:28  12062s] #Total wire length on LAYER Metal2 = 525375 um.
[09/02 23:43:28  12062s] #Total wire length on LAYER Metal3 = 933422 um.
[09/02 23:43:28  12062s] #Total wire length on LAYER Metal4 = 736820 um.
[09/02 23:43:28  12062s] #Total wire length on LAYER Metal5 = 0 um.
[09/02 23:43:28  12062s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/02 23:43:28  12062s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/02 23:43:28  12062s] #Total number of vias = 239756
[09/02 23:43:28  12062s] #Up-Via Summary (total 239756):
[09/02 23:43:28  12062s] #           
[09/02 23:43:28  12062s] #-----------------------
[09/02 23:43:28  12062s] # Metal1         129921
[09/02 23:43:28  12062s] # Metal2          82123
[09/02 23:43:28  12062s] # Metal3          27712
[09/02 23:43:28  12062s] #-----------------------
[09/02 23:43:28  12062s] #                239756 
[09/02 23:43:28  12062s] #
[09/02 23:43:28  12062s] ### update cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --3.30 [8]--
[09/02 23:43:28  12062s] ### report_overcon starts on Tue Sep  2 23:43:28 2025 with memory = 2122.30 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12062s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.00 [8]--
[09/02 23:43:28  12062s] ### report_overcon starts on Tue Sep  2 23:43:28 2025 with memory = 2122.30 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12062s] #Max overcon = 8 tracks.
[09/02 23:43:28  12062s] #Total overcon = 1.73%.
[09/02 23:43:28  12062s] #Worst layer Gcell overcon rate = 3.45%.
[09/02 23:43:28  12062s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --0.99 [8]--
[09/02 23:43:28  12062s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.1 GB, peak:2.2 GB --1.29 [8]--
[09/02 23:43:28  12062s] ### global_route design signature (5): route=1931486302 net_attr=1673781698
[09/02 23:43:28  12062s] #
[09/02 23:43:28  12062s] #Global routing statistics:
[09/02 23:43:28  12062s] #Cpu time = 00:00:51
[09/02 23:43:28  12062s] #Elapsed time = 00:00:30
[09/02 23:43:28  12062s] #Increased memory = 30.11 (MB)
[09/02 23:43:28  12062s] #Total memory = 2108.75 (MB)
[09/02 23:43:28  12062s] #Peak memory = 2282.74 (MB)
[09/02 23:43:28  12062s] #
[09/02 23:43:28  12062s] #Finished global routing on Tue Sep  2 23:43:28 2025
[09/02 23:43:28  12062s] #
[09/02 23:43:28  12062s] #
[09/02 23:43:28  12062s] ### Time Record (Global Routing) is uninstalled.
[09/02 23:43:28  12062s] ### Time Record (Data Preparation) is installed.
[09/02 23:43:28  12062s] ### Time Record (Data Preparation) is uninstalled.
[09/02 23:43:28  12062s] ### track-assign external-init starts on Tue Sep  2 23:43:28 2025 with memory = 2106.20 (MB), peak = 2282.74 (MB)
[09/02 23:43:28  12062s] ### Time Record (Track Assignment) is installed.
[09/02 23:43:29  12062s] ### Time Record (Track Assignment) is uninstalled.
[09/02 23:43:29  12062s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.57 [8]--
[09/02 23:43:29  12062s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2106.20 (MB), peak = 2282.74 (MB)
[09/02 23:43:29  12062s] ### track-assign engine-init starts on Tue Sep  2 23:43:29 2025 with memory = 2106.20 (MB), peak = 2282.74 (MB)
[09/02 23:43:29  12062s] ### Time Record (Track Assignment) is installed.
[09/02 23:43:29  12063s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB --1.31 [8]--
[09/02 23:43:29  12063s] ### track-assign core-engine starts on Tue Sep  2 23:43:29 2025 with memory = 2106.20 (MB), peak = 2282.74 (MB)
[09/02 23:43:29  12063s] #Start Track Assignment.
[09/02 23:43:32  12068s] #Done with 59480 horizontal wires in 7 hboxes and 48436 vertical wires in 7 hboxes.
[09/02 23:43:35  12075s] #Done with 16597 horizontal wires in 7 hboxes and 8708 vertical wires in 7 hboxes.
[09/02 23:43:36  12076s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[09/02 23:43:36  12076s] #
[09/02 23:43:36  12076s] #Track assignment summary:
[09/02 23:43:36  12076s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/02 23:43:36  12076s] #------------------------------------------------------------------------
[09/02 23:43:36  12076s] # Metal2    490428.98 	  0.34%  	  0.06% 	  0.04%
[09/02 23:43:36  12076s] # Metal3    883205.69 	  0.52%  	  0.05% 	  0.09%
[09/02 23:43:36  12076s] # Metal4    712689.01 	  0.13%  	  0.06% 	  0.01%
[09/02 23:43:36  12076s] #------------------------------------------------------------------------
[09/02 23:43:36  12076s] # All     2086323.68  	  0.34% 	  0.05% 	  0.01%
[09/02 23:43:36  12076s] #Complete Track Assignment.
[09/02 23:43:36  12076s] #Total number of nets with non-default rule or having extra spacing = 241
[09/02 23:43:36  12076s] #Total wire length = 2228043 um.
[09/02 23:43:36  12076s] #Total half perimeter of net bounding box = 1916969 um.
[09/02 23:43:36  12076s] #Total wire length on LAYER Metal1 = 0 um.
[09/02 23:43:36  12076s] #Total wire length on LAYER Metal2 = 562988 um.
[09/02 23:43:36  12076s] #Total wire length on LAYER Metal3 = 921804 um.
[09/02 23:43:36  12076s] #Total wire length on LAYER Metal4 = 743252 um.
[09/02 23:43:36  12076s] #Total wire length on LAYER Metal5 = 0 um.
[09/02 23:43:36  12076s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/02 23:43:36  12076s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/02 23:43:36  12076s] #Total number of vias = 239756
[09/02 23:43:36  12076s] #Up-Via Summary (total 239756):
[09/02 23:43:36  12076s] #           
[09/02 23:43:36  12076s] #-----------------------
[09/02 23:43:36  12076s] # Metal1         129921
[09/02 23:43:36  12076s] # Metal2          82123
[09/02 23:43:36  12076s] # Metal3          27712
[09/02 23:43:36  12076s] #-----------------------
[09/02 23:43:36  12076s] #                239756 
[09/02 23:43:36  12076s] #
[09/02 23:43:36  12076s] ### track_assign design signature (8): route=774517614
[09/02 23:43:36  12076s] ### track-assign core-engine cpu:00:00:13, real:00:00:07, mem:2.1 GB, peak:2.2 GB --1.80 [8]--
[09/02 23:43:36  12076s] ### Time Record (Track Assignment) is uninstalled.
[09/02 23:43:36  12076s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 2105.69 (MB), peak = 2282.74 (MB)
[09/02 23:43:36  12076s] #
[09/02 23:43:36  12076s] #number of short segments in preferred routing layers
[09/02 23:43:36  12076s] #	Metal2    Metal3    Metal4    Total 
[09/02 23:43:36  12076s] #	443       66        13        522       
[09/02 23:43:36  12076s] #
[09/02 23:43:36  12076s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/02 23:43:36  12076s] #Cpu time = 00:01:25
[09/02 23:43:36  12076s] #Elapsed time = 00:00:45
[09/02 23:43:36  12076s] #Increased memory = 289.75 (MB)
[09/02 23:43:36  12076s] #Total memory = 2106.57 (MB)
[09/02 23:43:36  12076s] #Peak memory = 2282.74 (MB)
[09/02 23:43:36  12076s] #Using multithreading with 8 threads.
[09/02 23:43:36  12076s] ### Time Record (Detail Routing) is installed.
[09/02 23:43:37  12077s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/02 23:43:42  12082s] #
[09/02 23:43:42  12082s] #Start Detail Routing..
[09/02 23:43:42  12082s] #start initial detail routing ...
[09/02 23:43:42  12082s] ### Design has 78 dirty nets, 58208 dirty-areas)
[09/02 23:45:19  12842s] #   number of violations = 1795
[09/02 23:45:19  12842s] #
[09/02 23:45:19  12842s] #    By Layer and Type :
[09/02 23:45:19  12842s] #	         MetSpc    Short     Loop   CShort      Mar WireFuse   Totals
[09/02 23:45:19  12842s] #	Metal1        8        9        0        1        0        0       18
[09/02 23:45:19  12842s] #	Metal2      847      682        3        0        2        7     1541
[09/02 23:45:19  12842s] #	Metal3       58      143        0        0        3        2      206
[09/02 23:45:19  12842s] #	Metal4        7       23        0        0        0        0       30
[09/02 23:45:19  12842s] #	Totals      920      857        3        1        5        9     1795
[09/02 23:45:19  12842s] #32196 out of 52140 instances (61.7%) need to be verified(marked ipoed), dirty area = 13.7%.
[09/02 23:45:24  12882s] #   number of violations = 1820
[09/02 23:45:24  12882s] #
[09/02 23:45:24  12882s] #    By Layer and Type :
[09/02 23:45:24  12882s] #	         MetSpc    Short     Loop   CShort      Mar WireFuse   Totals
[09/02 23:45:24  12882s] #	Metal1        8        9        0        1        0        0       18
[09/02 23:45:24  12882s] #	Metal2      855      695        3        0        2        7     1562
[09/02 23:45:24  12882s] #	Metal3       59      144        0        0        3        2      208
[09/02 23:45:24  12882s] #	Metal4        7       25        0        0        0        0       32
[09/02 23:45:24  12882s] #	Totals      929      873        3        1        5        9     1820
[09/02 23:45:24  12882s] #cpu time = 00:13:20, elapsed time = 00:01:42, memory = 2176.97 (MB), peak = 4428.95 (MB)
[09/02 23:45:24  12884s] #start 1st optimization iteration ...
[09/02 23:45:35  12944s] #   number of violations = 1019
[09/02 23:45:35  12944s] #
[09/02 23:45:35  12944s] #    By Layer and Type :
[09/02 23:45:35  12944s] #	         MetSpc    Short   CShort      Mar WireFuse   Totals
[09/02 23:45:35  12944s] #	Metal1       10       11        1        0        0       22
[09/02 23:45:35  12944s] #	Metal2      638      202        0        1        3      844
[09/02 23:45:35  12944s] #	Metal3       21      109        0        4        1      135
[09/02 23:45:35  12944s] #	Metal4        5       13        0        0        0       18
[09/02 23:45:35  12944s] #	Totals      674      335        1        5        4     1019
[09/02 23:45:35  12944s] #    number of process antenna violations = 273
[09/02 23:45:35  12944s] #cpu time = 00:01:00, elapsed time = 00:00:11, memory = 2180.27 (MB), peak = 4428.95 (MB)
[09/02 23:45:35  12944s] #start 2nd optimization iteration ...
[09/02 23:45:46  12973s] #   number of violations = 946
[09/02 23:45:46  12973s] #
[09/02 23:45:46  12973s] #    By Layer and Type :
[09/02 23:45:46  12973s] #	         MetSpc    Short   CutSpc      Mar WireFuse   Totals
[09/02 23:45:46  12973s] #	Metal1       10       10        1        0        0       21
[09/02 23:45:46  12973s] #	Metal2      618      171        0        5        3      797
[09/02 23:45:46  12973s] #	Metal3       19       90        0        3        1      113
[09/02 23:45:46  12973s] #	Metal4        4       11        0        0        0       15
[09/02 23:45:46  12973s] #	Totals      651      282        1        8        4      946
[09/02 23:45:46  12973s] #    number of process antenna violations = 273
[09/02 23:45:46  12973s] #cpu time = 00:00:29, elapsed time = 00:00:10, memory = 2173.38 (MB), peak = 4428.95 (MB)
[09/02 23:45:46  12974s] #start 3rd optimization iteration ...
[09/02 23:46:01  13085s] #   number of violations = 620
[09/02 23:46:01  13085s] #
[09/02 23:46:01  13085s] #    By Layer and Type :
[09/02 23:46:01  13085s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/02 23:46:01  13085s] #	Metal1        9       10        0        2        0        0       21
[09/02 23:46:01  13085s] #	Metal2      339      127        4        0        0        4      474
[09/02 23:46:01  13085s] #	Metal3       28       79        1        0        2        0      110
[09/02 23:46:01  13085s] #	Metal4        3       12        0        0        0        0       15
[09/02 23:46:01  13085s] #	Totals      379      228        5        2        2        4      620
[09/02 23:46:01  13085s] #    number of process antenna violations = 273
[09/02 23:46:01  13085s] #cpu time = 00:01:51, elapsed time = 00:00:15, memory = 2181.58 (MB), peak = 4428.95 (MB)
[09/02 23:46:01  13085s] #start 4th optimization iteration ...
[09/02 23:46:16  13168s] #   number of violations = 549
[09/02 23:46:16  13168s] #
[09/02 23:46:16  13168s] #    By Layer and Type :
[09/02 23:46:16  13168s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/02 23:46:16  13168s] #	Metal1        7       10        0        1        0        0       18
[09/02 23:46:16  13168s] #	Metal2      258      127        2        0        0        4      391
[09/02 23:46:16  13168s] #	Metal3       29       85        1        0        3        0      118
[09/02 23:46:16  13168s] #	Metal4        4       18        0        0        0        0       22
[09/02 23:46:16  13168s] #	Totals      298      240        3        1        3        4      549
[09/02 23:46:16  13168s] #    number of process antenna violations = 289
[09/02 23:46:16  13168s] #cpu time = 00:01:23, elapsed time = 00:00:15, memory = 2180.18 (MB), peak = 4428.95 (MB)
[09/02 23:46:16  13168s] #start 5th optimization iteration ...
[09/02 23:46:36  13265s] #   number of violations = 503
[09/02 23:46:36  13265s] #
[09/02 23:46:36  13265s] #    By Layer and Type :
[09/02 23:46:36  13265s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar WireFuse   Totals
[09/02 23:46:36  13265s] #	Metal1        4        9        0        2        0        0        0       15
[09/02 23:46:36  13265s] #	Metal2      204      119        4        0        0        0        3      330
[09/02 23:46:36  13265s] #	Metal3       25      104        1        0        1        3        1      135
[09/02 23:46:36  13265s] #	Metal4        2       21        0        0        0        0        0       23
[09/02 23:46:36  13265s] #	Totals      235      253        5        2        1        3        4      503
[09/02 23:46:36  13265s] #    number of process antenna violations = 289
[09/02 23:46:36  13265s] #cpu time = 00:01:37, elapsed time = 00:00:20, memory = 2179.46 (MB), peak = 4428.95 (MB)
[09/02 23:46:36  13265s] #start 6th optimization iteration ...
[09/02 23:47:05  13393s] #   number of violations = 469
[09/02 23:47:05  13393s] #
[09/02 23:47:05  13393s] #    By Layer and Type :
[09/02 23:47:05  13393s] #	         MetSpc    Short     Loop   CutSpc   AdjCut WireFuse   Totals
[09/02 23:47:05  13393s] #	Metal1        5        8        0        2        0        0       15
[09/02 23:47:05  13393s] #	Metal2      186      118        6        0        0        4      314
[09/02 23:47:05  13393s] #	Metal3       17      104        1        0        1        0      123
[09/02 23:47:05  13393s] #	Metal4        4       13        0        0        0        0       17
[09/02 23:47:05  13393s] #	Totals      212      243        7        2        1        4      469
[09/02 23:47:05  13393s] #    number of process antenna violations = 289
[09/02 23:47:05  13393s] #cpu time = 00:02:08, elapsed time = 00:00:29, memory = 2183.33 (MB), peak = 4428.95 (MB)
[09/02 23:47:05  13393s] #start 7th optimization iteration ...
[09/02 23:47:20  13507s] #   number of violations = 366
[09/02 23:47:20  13507s] #
[09/02 23:47:20  13507s] #    By Layer and Type :
[09/02 23:47:20  13507s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/02 23:47:20  13507s] #	Metal1        4       10        0        1        0        0       15
[09/02 23:47:20  13507s] #	Metal2       92      117        4        0        0        1      214
[09/02 23:47:20  13507s] #	Metal3       20       94        1        0        2        1      118
[09/02 23:47:20  13507s] #	Metal4        4       15        0        0        0        0       19
[09/02 23:47:20  13507s] #	Totals      120      236        5        1        2        2      366
[09/02 23:47:20  13507s] #    number of process antenna violations = 289
[09/02 23:47:20  13507s] #cpu time = 00:01:54, elapsed time = 00:00:15, memory = 2185.64 (MB), peak = 4428.95 (MB)
[09/02 23:47:20  13508s] #start 8th optimization iteration ...
[09/02 23:47:34  13594s] #   number of violations = 362
[09/02 23:47:34  13594s] #
[09/02 23:47:34  13594s] #    By Layer and Type :
[09/02 23:47:34  13594s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/02 23:47:34  13594s] #	Metal1        4        8        0        1        0        0       13
[09/02 23:47:34  13594s] #	Metal2       79      118        6        0        0        1      204
[09/02 23:47:34  13594s] #	Metal3       20       97        1        0        1        1      120
[09/02 23:47:34  13594s] #	Metal4        4       21        0        0        0        0       25
[09/02 23:47:34  13594s] #	Totals      107      244        7        1        1        2      362
[09/02 23:47:34  13594s] #    number of process antenna violations = 289
[09/02 23:47:34  13594s] #cpu time = 00:01:26, elapsed time = 00:00:14, memory = 2185.31 (MB), peak = 4428.95 (MB)
[09/02 23:47:35  13594s] #start 9th optimization iteration ...
[09/02 23:47:47  13630s] #   number of violations = 338
[09/02 23:47:47  13630s] #
[09/02 23:47:47  13630s] #    By Layer and Type :
[09/02 23:47:47  13630s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar WireFuse   Totals
[09/02 23:47:47  13630s] #	Metal1        3       11        0        1        0        0        0       15
[09/02 23:47:47  13630s] #	Metal2       67      117        5        0        0        0        1      190
[09/02 23:47:47  13630s] #	Metal3       21       86        1        0        1        2        0      111
[09/02 23:47:47  13630s] #	Metal4        3       19        0        0        0        0        0       22
[09/02 23:47:47  13630s] #	Totals       94      233        6        1        1        2        1      338
[09/02 23:47:47  13630s] #    number of process antenna violations = 289
[09/02 23:47:47  13630s] #cpu time = 00:00:36, elapsed time = 00:00:12, memory = 2177.36 (MB), peak = 4428.95 (MB)
[09/02 23:47:47  13630s] #start 10th optimization iteration ...
[09/02 23:48:01  13667s] #   number of violations = 339
[09/02 23:48:01  13667s] #
[09/02 23:48:01  13667s] #    By Layer and Type :
[09/02 23:48:01  13667s] #	         MetSpc    Short     Loop   CutSpc      Mar   Totals
[09/02 23:48:01  13667s] #	Metal1        5       10        0        1        0       16
[09/02 23:48:01  13667s] #	Metal2       67      113        3        0        0      183
[09/02 23:48:01  13667s] #	Metal3       20       90        1        0        2      113
[09/02 23:48:01  13667s] #	Metal4        5       22        0        0        0       27
[09/02 23:48:01  13667s] #	Totals       97      235        4        1        2      339
[09/02 23:48:01  13667s] #    number of process antenna violations = 289
[09/02 23:48:01  13667s] #cpu time = 00:00:37, elapsed time = 00:00:14, memory = 2174.43 (MB), peak = 4428.95 (MB)
[09/02 23:48:01  13668s] #start 11th optimization iteration ...
[09/02 23:48:25  13727s] #   number of violations = 356
[09/02 23:48:25  13727s] #
[09/02 23:48:25  13727s] #    By Layer and Type :
[09/02 23:48:25  13727s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/02 23:48:25  13727s] #	Metal1        2       10        0        2        0        0       14
[09/02 23:48:25  13727s] #	Metal2       38      121        2        0        0        1      162
[09/02 23:48:25  13727s] #	Metal3       24      122        1        0        2        1      150
[09/02 23:48:25  13727s] #	Metal4        5       25        0        0        0        0       30
[09/02 23:48:25  13727s] #	Totals       69      278        3        2        2        2      356
[09/02 23:48:25  13727s] #    number of process antenna violations = 289
[09/02 23:48:25  13727s] #cpu time = 00:01:00, elapsed time = 00:00:24, memory = 2175.85 (MB), peak = 4428.95 (MB)
[09/02 23:48:25  13727s] #start 12th optimization iteration ...
[09/02 23:48:52  13793s] #   number of violations = 321
[09/02 23:48:52  13793s] #
[09/02 23:48:52  13793s] #    By Layer and Type :
[09/02 23:48:52  13793s] #	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut WireFuse   Totals
[09/02 23:48:52  13793s] #	Metal1        5        9        0        1        0        0        0       15
[09/02 23:48:52  13793s] #	Metal2       37      116        2        0        0        1        1      157
[09/02 23:48:52  13793s] #	Metal3       21       98        1        0        3        0        0      123
[09/02 23:48:52  13793s] #	Metal4        3       23        0        0        0        0        0       26
[09/02 23:48:52  13793s] #	Totals       66      246        3        1        3        1        1      321
[09/02 23:48:52  13793s] #    number of process antenna violations = 289
[09/02 23:48:53  13793s] #cpu time = 00:01:06, elapsed time = 00:00:28, memory = 2175.36 (MB), peak = 4428.95 (MB)
[09/02 23:48:53  13793s] #start 13th optimization iteration ...
[09/02 23:49:07  13842s] #   number of violations = 310
[09/02 23:49:07  13842s] #
[09/02 23:49:07  13842s] #    By Layer and Type :
[09/02 23:49:07  13842s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/02 23:49:07  13842s] #	Metal1        2       10        0        2        0        0       14
[09/02 23:49:07  13842s] #	Metal2       37      118        3        0        0        1      159
[09/02 23:49:07  13842s] #	Metal3       21       97        1        0        2        0      121
[09/02 23:49:07  13842s] #	Metal4        5       11        0        0        0        0       16
[09/02 23:49:07  13842s] #	Totals       65      236        4        2        2        1      310
[09/02 23:49:07  13842s] #    number of process antenna violations = 289
[09/02 23:49:07  13842s] #cpu time = 00:00:48, elapsed time = 00:00:14, memory = 2177.45 (MB), peak = 4428.95 (MB)
[09/02 23:49:07  13842s] #start 14th optimization iteration ...
[09/02 23:49:21  13894s] #   number of violations = 316
[09/02 23:49:21  13894s] #
[09/02 23:49:21  13894s] #    By Layer and Type :
[09/02 23:49:21  13894s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/02 23:49:21  13894s] #	Metal1        2       10        0        1        0        0       13
[09/02 23:49:21  13894s] #	Metal2       34      126        2        0        0        1      163
[09/02 23:49:21  13894s] #	Metal3       15      108        1        0        2        0      126
[09/02 23:49:21  13894s] #	Metal4        2       12        0        0        0        0       14
[09/02 23:49:21  13894s] #	Totals       53      256        3        1        2        1      316
[09/02 23:49:21  13894s] #    number of process antenna violations = 289
[09/02 23:49:21  13894s] #cpu time = 00:00:52, elapsed time = 00:00:14, memory = 2182.04 (MB), peak = 4428.95 (MB)
[09/02 23:49:21  13894s] #start 15th optimization iteration ...
[09/02 23:49:32  13924s] #   number of violations = 329
[09/02 23:49:32  13924s] #
[09/02 23:49:32  13924s] #    By Layer and Type :
[09/02 23:49:32  13924s] #	         MetSpc    Short     Loop   CutSpc      Mar   Totals
[09/02 23:49:32  13924s] #	Metal1        2        9        0        2        0       13
[09/02 23:49:32  13924s] #	Metal2       32      128        4        0        0      164
[09/02 23:49:32  13924s] #	Metal3       19      109        1        0        4      133
[09/02 23:49:32  13924s] #	Metal4        2       17        0        0        0       19
[09/02 23:49:32  13924s] #	Totals       55      263        5        2        4      329
[09/02 23:49:32  13924s] #    number of process antenna violations = 289
[09/02 23:49:32  13924s] #cpu time = 00:00:30, elapsed time = 00:00:11, memory = 2177.96 (MB), peak = 4428.95 (MB)
[09/02 23:49:32  13924s] #start 16th optimization iteration ...
[09/02 23:49:58  13987s] #   number of violations = 281
[09/02 23:49:58  13987s] #
[09/02 23:49:58  13987s] #    By Layer and Type :
[09/02 23:49:58  13987s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:49:58  13987s] #	Metal1        1       10        2        0       13
[09/02 23:49:58  13987s] #	Metal2        6      121        0        0      127
[09/02 23:49:58  13987s] #	Metal3        9      110        0        4      123
[09/02 23:49:58  13987s] #	Metal4        1       17        0        0       18
[09/02 23:49:58  13987s] #	Totals       17      258        2        4      281
[09/02 23:49:58  13987s] #    number of process antenna violations = 289
[09/02 23:49:58  13987s] #cpu time = 00:01:03, elapsed time = 00:00:26, memory = 2179.54 (MB), peak = 4428.95 (MB)
[09/02 23:49:58  13987s] #start 17th optimization iteration ...
[09/02 23:50:18  14024s] #   number of violations = 250
[09/02 23:50:18  14024s] #
[09/02 23:50:18  14024s] #    By Layer and Type :
[09/02 23:50:18  14024s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/02 23:50:18  14024s] #	Metal1        4       10        1        0        0       15
[09/02 23:50:18  14024s] #	Metal2        4      111        0        0        0      115
[09/02 23:50:18  14024s] #	Metal3        3       98        0        1        1      103
[09/02 23:50:18  14024s] #	Metal4        0       17        0        0        0       17
[09/02 23:50:18  14024s] #	Totals       11      236        1        1        1      250
[09/02 23:50:18  14024s] #    number of process antenna violations = 294
[09/02 23:50:18  14024s] #cpu time = 00:00:37, elapsed time = 00:00:19, memory = 2177.02 (MB), peak = 4428.95 (MB)
[09/02 23:50:18  14024s] #start 18th optimization iteration ...
[09/02 23:50:49  14085s] #   number of violations = 258
[09/02 23:50:49  14085s] #
[09/02 23:50:49  14085s] #    By Layer and Type :
[09/02 23:50:49  14085s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:50:49  14085s] #	Metal1        2       10        2        0       14
[09/02 23:50:49  14085s] #	Metal2        4      117        0        0      121
[09/02 23:50:49  14085s] #	Metal3        9       97        0        1      107
[09/02 23:50:49  14085s] #	Metal4        1       15        0        0       16
[09/02 23:50:49  14085s] #	Totals       16      239        2        1      258
[09/02 23:50:49  14085s] #    number of process antenna violations = 294
[09/02 23:50:49  14085s] #cpu time = 00:01:01, elapsed time = 00:00:31, memory = 2176.32 (MB), peak = 4428.95 (MB)
[09/02 23:50:49  14085s] #start 19th optimization iteration ...
[09/02 23:51:01  14111s] #   number of violations = 250
[09/02 23:51:01  14111s] #
[09/02 23:51:01  14111s] #    By Layer and Type :
[09/02 23:51:01  14111s] #	         MetSpc    Short   CutSpc   Totals
[09/02 23:51:01  14111s] #	Metal1        2       10        1       13
[09/02 23:51:01  14111s] #	Metal2        4      111        0      115
[09/02 23:51:01  14111s] #	Metal3       10      100        0      110
[09/02 23:51:01  14111s] #	Metal4        1       11        0       12
[09/02 23:51:01  14111s] #	Totals       17      232        1      250
[09/02 23:51:01  14111s] #    number of process antenna violations = 294
[09/02 23:51:01  14111s] #cpu time = 00:00:26, elapsed time = 00:00:12, memory = 2171.90 (MB), peak = 4428.95 (MB)
[09/02 23:51:01  14111s] #start 20th optimization iteration ...
[09/02 23:51:15  14139s] #   number of violations = 275
[09/02 23:51:15  14139s] #
[09/02 23:51:15  14139s] #    By Layer and Type :
[09/02 23:51:15  14139s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:51:15  14139s] #	Metal1        4        9        2        0       15
[09/02 23:51:15  14139s] #	Metal2        4      109        0        0      113
[09/02 23:51:15  14139s] #	Metal3       11      111        0        2      124
[09/02 23:51:15  14139s] #	Metal4        2       21        0        0       23
[09/02 23:51:15  14139s] #	Totals       21      250        2        2      275
[09/02 23:51:15  14139s] #    number of process antenna violations = 294
[09/02 23:51:15  14139s] #cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2167.28 (MB), peak = 4428.95 (MB)
[09/02 23:51:15  14139s] #start 21th optimization iteration ...
[09/02 23:51:35  14180s] #   number of violations = 250
[09/02 23:51:35  14180s] #
[09/02 23:51:35  14180s] #    By Layer and Type :
[09/02 23:51:35  14180s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:51:35  14180s] #	Metal1        7        9        1        0       17
[09/02 23:51:35  14180s] #	Metal2        3      111        0        0      114
[09/02 23:51:35  14180s] #	Metal3       10       95        0        1      106
[09/02 23:51:35  14180s] #	Metal4        2       11        0        0       13
[09/02 23:51:35  14180s] #	Totals       22      226        1        1      250
[09/02 23:51:35  14180s] #    number of process antenna violations = 294
[09/02 23:51:35  14180s] #cpu time = 00:00:41, elapsed time = 00:00:20, memory = 2170.36 (MB), peak = 4428.95 (MB)
[09/02 23:51:35  14180s] #start 22th optimization iteration ...
[09/02 23:51:56  14215s] #   number of violations = 246
[09/02 23:51:56  14215s] #
[09/02 23:51:56  14215s] #    By Layer and Type :
[09/02 23:51:56  14215s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:51:56  14215s] #	Metal1        9        9        1        0       19
[09/02 23:51:56  14215s] #	Metal2        3      100        0        0      103
[09/02 23:51:56  14215s] #	Metal3        6      101        0        1      108
[09/02 23:51:56  14215s] #	Metal4        0       16        0        0       16
[09/02 23:51:56  14215s] #	Totals       18      226        1        1      246
[09/02 23:51:56  14215s] #    number of process antenna violations = 294
[09/02 23:51:56  14216s] #cpu time = 00:00:36, elapsed time = 00:00:21, memory = 2167.24 (MB), peak = 4428.95 (MB)
[09/02 23:51:56  14216s] #start 23th optimization iteration ...
[09/02 23:52:25  14268s] #   number of violations = 259
[09/02 23:52:25  14268s] #
[09/02 23:52:25  14268s] #    By Layer and Type :
[09/02 23:52:25  14268s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:52:25  14268s] #	Metal1        5        9        1        0       15
[09/02 23:52:25  14268s] #	Metal2        3      104        0        0      107
[09/02 23:52:25  14268s] #	Metal3       13      104        0        3      120
[09/02 23:52:25  14268s] #	Metal4        5       12        0        0       17
[09/02 23:52:25  14268s] #	Totals       26      229        1        3      259
[09/02 23:52:25  14268s] #    number of process antenna violations = 294
[09/02 23:52:25  14268s] #cpu time = 00:00:52, elapsed time = 00:00:28, memory = 2170.48 (MB), peak = 4428.95 (MB)
[09/02 23:52:25  14268s] #start 24th optimization iteration ...
[09/02 23:52:53  14324s] #   number of violations = 234
[09/02 23:52:53  14324s] #
[09/02 23:52:53  14324s] #    By Layer and Type :
[09/02 23:52:53  14324s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:52:53  14324s] #	Metal1        9        9        2        0       20
[09/02 23:52:53  14324s] #	Metal2        5      104        0        0      109
[09/02 23:52:53  14324s] #	Metal3        0       92        0        1       93
[09/02 23:52:53  14324s] #	Metal4        1       11        0        0       12
[09/02 23:52:53  14324s] #	Totals       15      216        2        1      234
[09/02 23:52:53  14324s] #    number of process antenna violations = 289
[09/02 23:52:53  14324s] #cpu time = 00:00:55, elapsed time = 00:00:28, memory = 2173.54 (MB), peak = 4428.95 (MB)
[09/02 23:52:53  14324s] #start 25th optimization iteration ...
[09/02 23:53:06  14352s] #   number of violations = 245
[09/02 23:53:06  14352s] #
[09/02 23:53:06  14352s] #    By Layer and Type :
[09/02 23:53:06  14352s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:53:06  14352s] #	Metal1        4        8        1        0       13
[09/02 23:53:06  14352s] #	Metal2        4      101        0        0      105
[09/02 23:53:06  14352s] #	Metal3        7      102        0        2      111
[09/02 23:53:06  14352s] #	Metal4        0       16        0        0       16
[09/02 23:53:06  14352s] #	Totals       15      227        1        2      245
[09/02 23:53:06  14352s] #    number of process antenna violations = 289
[09/02 23:53:06  14352s] #cpu time = 00:00:29, elapsed time = 00:00:13, memory = 2170.39 (MB), peak = 4428.95 (MB)
[09/02 23:53:06  14353s] #start 26th optimization iteration ...
[09/02 23:53:24  14391s] #   number of violations = 215
[09/02 23:53:24  14391s] #
[09/02 23:53:24  14391s] #    By Layer and Type :
[09/02 23:53:24  14391s] #	         MetSpc    Short   CutSpc   Totals
[09/02 23:53:24  14391s] #	Metal1        4        8        1       13
[09/02 23:53:24  14391s] #	Metal2        3      100        0      103
[09/02 23:53:24  14391s] #	Metal3        4       75        0       79
[09/02 23:53:24  14391s] #	Metal4        2       18        0       20
[09/02 23:53:24  14391s] #	Totals       13      201        1      215
[09/02 23:53:24  14391s] #    number of process antenna violations = 289
[09/02 23:53:24  14391s] #cpu time = 00:00:38, elapsed time = 00:00:18, memory = 2168.07 (MB), peak = 4428.95 (MB)
[09/02 23:53:24  14391s] #start 27th optimization iteration ...
[09/02 23:53:38  14421s] #   number of violations = 223
[09/02 23:53:38  14421s] #
[09/02 23:53:38  14421s] #    By Layer and Type :
[09/02 23:53:38  14421s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:53:38  14421s] #	Metal1        5       10        2        0       17
[09/02 23:53:38  14421s] #	Metal2        3      102        0        0      105
[09/02 23:53:38  14421s] #	Metal3        4       73        0        2       79
[09/02 23:53:38  14421s] #	Metal4        2       20        0        0       22
[09/02 23:53:38  14421s] #	Totals       14      205        2        2      223
[09/02 23:53:38  14421s] #    number of process antenna violations = 289
[09/02 23:53:38  14421s] #cpu time = 00:00:30, elapsed time = 00:00:14, memory = 2166.90 (MB), peak = 4428.95 (MB)
[09/02 23:53:38  14421s] #start 28th optimization iteration ...
[09/02 23:53:55  14457s] #   number of violations = 227
[09/02 23:53:55  14457s] #
[09/02 23:53:55  14457s] #    By Layer and Type :
[09/02 23:53:55  14457s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:53:55  14457s] #	Metal1        4        9        1        0       14
[09/02 23:53:55  14457s] #	Metal2        1       94        0        0       95
[09/02 23:53:55  14457s] #	Metal3        6       92        0        3      101
[09/02 23:53:55  14457s] #	Metal4        2       15        0        0       17
[09/02 23:53:55  14457s] #	Totals       13      210        1        3      227
[09/02 23:53:55  14457s] #    number of process antenna violations = 289
[09/02 23:53:55  14457s] #cpu time = 00:00:36, elapsed time = 00:00:17, memory = 2166.77 (MB), peak = 4428.95 (MB)
[09/02 23:53:55  14457s] #start 29th optimization iteration ...
[09/02 23:54:15  14500s] #   number of violations = 236
[09/02 23:54:15  14500s] #
[09/02 23:54:15  14500s] #    By Layer and Type :
[09/02 23:54:15  14500s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:54:15  14500s] #	Metal1        6        9        2        0       17
[09/02 23:54:15  14500s] #	Metal2        3      109        0        0      112
[09/02 23:54:15  14500s] #	Metal3       11       76        0        5       92
[09/02 23:54:15  14500s] #	Metal4        0       15        0        0       15
[09/02 23:54:15  14500s] #	Totals       20      209        2        5      236
[09/02 23:54:15  14500s] #    number of process antenna violations = 289
[09/02 23:54:15  14500s] #cpu time = 00:00:43, elapsed time = 00:00:21, memory = 2171.09 (MB), peak = 4428.95 (MB)
[09/02 23:54:15  14500s] #start 30th optimization iteration ...
[09/02 23:54:39  14545s] #   number of violations = 241
[09/02 23:54:39  14545s] #
[09/02 23:54:39  14545s] #    By Layer and Type :
[09/02 23:54:39  14545s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/02 23:54:39  14545s] #	Metal1        8        9        1        0        0       18
[09/02 23:54:39  14545s] #	Metal2        4      105        0        0        1      110
[09/02 23:54:39  14545s] #	Metal3        8       87        0        2        0       97
[09/02 23:54:39  14545s] #	Metal4        1       15        0        0        0       16
[09/02 23:54:39  14545s] #	Totals       21      216        1        2        1      241
[09/02 23:54:39  14545s] #    number of process antenna violations = 294
[09/02 23:54:39  14545s] #cpu time = 00:00:44, elapsed time = 00:00:24, memory = 2167.79 (MB), peak = 4428.95 (MB)
[09/02 23:54:39  14545s] #start 31th optimization iteration ...
[09/02 23:54:54  14579s] #   number of violations = 236
[09/02 23:54:54  14579s] #
[09/02 23:54:54  14579s] #    By Layer and Type :
[09/02 23:54:54  14579s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:54:54  14579s] #	Metal1        8        8        1        0       17
[09/02 23:54:54  14579s] #	Metal2        3      106        0        0      109
[09/02 23:54:54  14579s] #	Metal3        4       91        0        3       98
[09/02 23:54:54  14579s] #	Metal4        0       12        0        0       12
[09/02 23:54:54  14579s] #	Totals       15      217        1        3      236
[09/02 23:54:54  14579s] #    number of process antenna violations = 294
[09/02 23:54:54  14579s] #cpu time = 00:00:35, elapsed time = 00:00:15, memory = 2170.27 (MB), peak = 4428.95 (MB)
[09/02 23:54:54  14580s] #start 32th optimization iteration ...
[09/02 23:55:09  14611s] #   number of violations = 220
[09/02 23:55:09  14611s] #
[09/02 23:55:09  14611s] #    By Layer and Type :
[09/02 23:55:09  14611s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:55:09  14611s] #	Metal1        7        8        1        0       16
[09/02 23:55:09  14611s] #	Metal2        3      109        0        0      112
[09/02 23:55:09  14611s] #	Metal3        3       75        0        2       80
[09/02 23:55:09  14611s] #	Metal4        0       12        0        0       12
[09/02 23:55:09  14611s] #	Totals       13      204        1        2      220
[09/02 23:55:09  14611s] #    number of process antenna violations = 294
[09/02 23:55:09  14611s] #cpu time = 00:00:31, elapsed time = 00:00:14, memory = 2169.06 (MB), peak = 4428.95 (MB)
[09/02 23:55:09  14611s] #start 33th optimization iteration ...
[09/02 23:55:26  14648s] #   number of violations = 245
[09/02 23:55:26  14648s] #
[09/02 23:55:26  14648s] #    By Layer and Type :
[09/02 23:55:26  14648s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:55:26  14648s] #	Metal1        5       11        1        0       17
[09/02 23:55:26  14648s] #	Metal2        3      102        0        0      105
[09/02 23:55:26  14648s] #	Metal3        7       97        0        4      108
[09/02 23:55:26  14648s] #	Metal4        1       14        0        0       15
[09/02 23:55:26  14648s] #	Totals       16      224        1        4      245
[09/02 23:55:26  14648s] #    number of process antenna violations = 294
[09/02 23:55:26  14648s] #cpu time = 00:00:37, elapsed time = 00:00:18, memory = 2173.06 (MB), peak = 4428.95 (MB)
[09/02 23:55:26  14649s] #start 34th optimization iteration ...
[09/02 23:55:45  14685s] #   number of violations = 242
[09/02 23:55:45  14685s] #
[09/02 23:55:45  14685s] #    By Layer and Type :
[09/02 23:55:45  14685s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:55:45  14685s] #	Metal1        8        9        1        0       18
[09/02 23:55:45  14685s] #	Metal2        5      106        0        0      111
[09/02 23:55:45  14685s] #	Metal3       10       81        0        1       92
[09/02 23:55:45  14685s] #	Metal4        1       20        0        0       21
[09/02 23:55:45  14685s] #	Totals       24      216        1        1      242
[09/02 23:55:45  14685s] #    number of process antenna violations = 289
[09/02 23:55:45  14685s] #cpu time = 00:00:37, elapsed time = 00:00:18, memory = 2173.33 (MB), peak = 4428.95 (MB)
[09/02 23:55:45  14685s] #start 35th optimization iteration ...
[09/02 23:56:01  14722s] #   number of violations = 249
[09/02 23:56:01  14722s] #
[09/02 23:56:01  14722s] #    By Layer and Type :
[09/02 23:56:01  14722s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:56:01  14722s] #	Metal1        6        8        2        0       16
[09/02 23:56:01  14722s] #	Metal2        4      104        0        0      108
[09/02 23:56:01  14722s] #	Metal3       10       91        0        3      104
[09/02 23:56:01  14722s] #	Metal4        2       19        0        0       21
[09/02 23:56:01  14722s] #	Totals       22      222        2        3      249
[09/02 23:56:01  14722s] #    number of process antenna violations = 289
[09/02 23:56:01  14722s] #cpu time = 00:00:36, elapsed time = 00:00:17, memory = 2176.35 (MB), peak = 4428.95 (MB)
[09/02 23:56:01  14722s] #start 36th optimization iteration ...
[09/02 23:56:35  14784s] #   number of violations = 253
[09/02 23:56:35  14784s] #
[09/02 23:56:35  14784s] #    By Layer and Type :
[09/02 23:56:35  14784s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/02 23:56:35  14784s] #	Metal1        5       11        1        0        0       17
[09/02 23:56:35  14784s] #	Metal2        2      103        0        0        1      106
[09/02 23:56:35  14784s] #	Metal3       11      102        0        2        0      115
[09/02 23:56:35  14784s] #	Metal4        0       15        0        0        0       15
[09/02 23:56:35  14784s] #	Totals       18      231        1        2        1      253
[09/02 23:56:35  14784s] #    number of process antenna violations = 289
[09/02 23:56:35  14784s] #cpu time = 00:01:02, elapsed time = 00:00:34, memory = 2174.76 (MB), peak = 4428.95 (MB)
[09/02 23:56:35  14784s] #start 37th optimization iteration ...
[09/02 23:57:04  14839s] #   number of violations = 242
[09/02 23:57:04  14839s] #
[09/02 23:57:04  14839s] #    By Layer and Type :
[09/02 23:57:04  14839s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:57:04  14839s] #	Metal1        8        9        1        0       18
[09/02 23:57:04  14839s] #	Metal2        5       94        0        0       99
[09/02 23:57:04  14839s] #	Metal3        6       94        0        4      104
[09/02 23:57:04  14839s] #	Metal4        2       19        0        0       21
[09/02 23:57:04  14839s] #	Totals       21      216        1        4      242
[09/02 23:57:04  14839s] #    number of process antenna violations = 289
[09/02 23:57:04  14839s] #cpu time = 00:00:55, elapsed time = 00:00:29, memory = 2173.21 (MB), peak = 4428.95 (MB)
[09/02 23:57:04  14839s] #start 38th optimization iteration ...
[09/02 23:57:27  14893s] #   number of violations = 218
[09/02 23:57:27  14893s] #
[09/02 23:57:27  14893s] #    By Layer and Type :
[09/02 23:57:27  14893s] #	         MetSpc    Short   CutSpc   Totals
[09/02 23:57:27  14893s] #	Metal1        7        8        2       17
[09/02 23:57:27  14893s] #	Metal2        3       93        0       96
[09/02 23:57:27  14893s] #	Metal3        6       86        0       92
[09/02 23:57:27  14893s] #	Metal4        1       12        0       13
[09/02 23:57:27  14893s] #	Totals       17      199        2      218
[09/02 23:57:27  14893s] #    number of process antenna violations = 289
[09/02 23:57:27  14893s] #cpu time = 00:00:54, elapsed time = 00:00:23, memory = 2174.04 (MB), peak = 4428.95 (MB)
[09/02 23:57:27  14893s] #start 39th optimization iteration ...
[09/02 23:57:59  14950s] #   number of violations = 236
[09/02 23:57:59  14950s] #
[09/02 23:57:59  14950s] #    By Layer and Type :
[09/02 23:57:59  14950s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:57:59  14950s] #	Metal1        6       10        1        0       17
[09/02 23:57:59  14950s] #	Metal2        2       94        0        0       96
[09/02 23:57:59  14950s] #	Metal3        6       93        0        3      102
[09/02 23:57:59  14950s] #	Metal4        0       21        0        0       21
[09/02 23:57:59  14950s] #	Totals       14      218        1        3      236
[09/02 23:57:59  14950s] #    number of process antenna violations = 289
[09/02 23:57:59  14950s] #cpu time = 00:00:57, elapsed time = 00:00:32, memory = 2177.02 (MB), peak = 4428.95 (MB)
[09/02 23:57:59  14950s] #start 40th optimization iteration ...
[09/02 23:58:29  15008s] #   number of violations = 228
[09/02 23:58:29  15008s] #
[09/02 23:58:29  15008s] #    By Layer and Type :
[09/02 23:58:29  15008s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:58:29  15008s] #	Metal1        6       10        1        0       17
[09/02 23:58:29  15008s] #	Metal2        2       93        0        0       95
[09/02 23:58:29  15008s] #	Metal3        4       93        0        2       99
[09/02 23:58:29  15008s] #	Metal4        2       15        0        0       17
[09/02 23:58:29  15008s] #	Totals       14      211        1        2      228
[09/02 23:58:29  15008s] #    number of process antenna violations = 289
[09/02 23:58:29  15008s] #cpu time = 00:00:57, elapsed time = 00:00:30, memory = 2174.26 (MB), peak = 4428.95 (MB)
[09/02 23:58:29  15008s] #start 41th optimization iteration ...
[09/02 23:58:48  15048s] #   number of violations = 226
[09/02 23:58:48  15048s] #
[09/02 23:58:48  15048s] #    By Layer and Type :
[09/02 23:58:48  15048s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:58:48  15048s] #	Metal1        6        8        1        0       15
[09/02 23:58:48  15048s] #	Metal2        2       93        0        0       95
[09/02 23:58:48  15048s] #	Metal3        4       93        0        2       99
[09/02 23:58:48  15048s] #	Metal4        2       15        0        0       17
[09/02 23:58:48  15048s] #	Totals       14      209        1        2      226
[09/02 23:58:48  15048s] #    number of process antenna violations = 289
[09/02 23:58:48  15048s] #cpu time = 00:00:40, elapsed time = 00:00:19, memory = 2172.85 (MB), peak = 4428.95 (MB)
[09/02 23:58:48  15048s] #start 42th optimization iteration ...
[09/02 23:59:18  15106s] #   number of violations = 226
[09/02 23:59:18  15106s] #
[09/02 23:59:18  15106s] #    By Layer and Type :
[09/02 23:59:18  15106s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:59:18  15106s] #	Metal1        4        9        2        0       15
[09/02 23:59:18  15106s] #	Metal2        2       93        0        0       95
[09/02 23:59:18  15106s] #	Metal3        4       93        0        2       99
[09/02 23:59:18  15106s] #	Metal4        2       15        0        0       17
[09/02 23:59:18  15106s] #	Totals       12      210        2        2      226
[09/02 23:59:18  15106s] #    number of process antenna violations = 289
[09/02 23:59:18  15106s] #cpu time = 00:00:58, elapsed time = 00:00:30, memory = 2172.26 (MB), peak = 4428.95 (MB)
[09/02 23:59:18  15106s] #start 43th optimization iteration ...
[09/02 23:59:32  15139s] #   number of violations = 227
[09/02 23:59:32  15139s] #
[09/02 23:59:32  15139s] #    By Layer and Type :
[09/02 23:59:32  15139s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:59:32  15139s] #	Metal1        6        8        2        0       16
[09/02 23:59:32  15139s] #	Metal2        2       93        0        0       95
[09/02 23:59:32  15139s] #	Metal3        4       93        0        2       99
[09/02 23:59:32  15139s] #	Metal4        2       15        0        0       17
[09/02 23:59:32  15139s] #	Totals       14      209        2        2      227
[09/02 23:59:32  15139s] #    number of process antenna violations = 289
[09/02 23:59:33  15139s] #cpu time = 00:00:32, elapsed time = 00:00:14, memory = 2173.52 (MB), peak = 4428.95 (MB)
[09/02 23:59:33  15139s] #start 44th optimization iteration ...
[09/02 23:59:48  15174s] #   number of violations = 225
[09/02 23:59:48  15174s] #
[09/02 23:59:48  15174s] #    By Layer and Type :
[09/02 23:59:48  15174s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/02 23:59:48  15174s] #	Metal1        1       10        2        0       13
[09/02 23:59:48  15174s] #	Metal2        4       92        0        0       96
[09/02 23:59:48  15174s] #	Metal3        4       93        0        2       99
[09/02 23:59:48  15174s] #	Metal4        2       15        0        0       17
[09/02 23:59:48  15174s] #	Totals       11      210        2        2      225
[09/02 23:59:48  15174s] #    number of process antenna violations = 289
[09/02 23:59:48  15174s] #cpu time = 00:00:36, elapsed time = 00:00:16, memory = 2173.62 (MB), peak = 4428.95 (MB)
[09/02 23:59:48  15174s] #start 45th optimization iteration ...
[09/03 00:00:07  15217s] #   number of violations = 230
[09/03 00:00:07  15217s] #
[09/03 00:00:07  15217s] #    By Layer and Type :
[09/03 00:00:07  15217s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:00:07  15217s] #	Metal1        7        9        2        0       18
[09/03 00:00:07  15217s] #	Metal2        3       93        0        0       96
[09/03 00:00:07  15217s] #	Metal3        4       93        0        2       99
[09/03 00:00:07  15217s] #	Metal4        2       15        0        0       17
[09/03 00:00:07  15217s] #	Totals       16      210        2        2      230
[09/03 00:00:07  15217s] #    number of process antenna violations = 289
[09/03 00:00:07  15217s] #cpu time = 00:00:42, elapsed time = 00:00:19, memory = 2175.57 (MB), peak = 4428.95 (MB)
[09/03 00:00:08  15217s] #start 46th optimization iteration ...
[09/03 00:00:27  15260s] #   number of violations = 228
[09/03 00:00:27  15260s] #
[09/03 00:00:27  15260s] #    By Layer and Type :
[09/03 00:00:27  15260s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:00:27  15260s] #	Metal1        6        9        2        0       17
[09/03 00:00:27  15260s] #	Metal2        2       93        0        0       95
[09/03 00:00:27  15260s] #	Metal3        4       93        0        2       99
[09/03 00:00:27  15260s] #	Metal4        2       15        0        0       17
[09/03 00:00:27  15260s] #	Totals       14      210        2        2      228
[09/03 00:00:27  15260s] #    number of process antenna violations = 289
[09/03 00:00:27  15260s] #cpu time = 00:00:43, elapsed time = 00:00:20, memory = 2177.83 (MB), peak = 4428.95 (MB)
[09/03 00:00:27  15260s] #start 47th optimization iteration ...
[09/03 00:00:48  15301s] #   number of violations = 227
[09/03 00:00:48  15301s] #
[09/03 00:00:48  15301s] #    By Layer and Type :
[09/03 00:00:48  15301s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:00:48  15301s] #	Metal1        5       10        1        0       16
[09/03 00:00:48  15301s] #	Metal2        2       93        0        0       95
[09/03 00:00:48  15301s] #	Metal3        4       93        0        2       99
[09/03 00:00:48  15301s] #	Metal4        2       15        0        0       17
[09/03 00:00:48  15301s] #	Totals       13      211        1        2      227
[09/03 00:00:48  15301s] #    number of process antenna violations = 289
[09/03 00:00:48  15301s] #cpu time = 00:00:42, elapsed time = 00:00:21, memory = 2177.93 (MB), peak = 4428.95 (MB)
[09/03 00:00:48  15302s] #start 48th optimization iteration ...
[09/03 00:01:15  15355s] #   number of violations = 223
[09/03 00:01:15  15355s] #
[09/03 00:01:15  15355s] #    By Layer and Type :
[09/03 00:01:15  15355s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:01:15  15355s] #	Metal1        2        8        1        0       11
[09/03 00:01:15  15355s] #	Metal2        3       93        0        0       96
[09/03 00:01:15  15355s] #	Metal3        4       93        0        2       99
[09/03 00:01:15  15355s] #	Metal4        2       15        0        0       17
[09/03 00:01:15  15355s] #	Totals       11      209        1        2      223
[09/03 00:01:15  15355s] #    number of process antenna violations = 289
[09/03 00:01:15  15355s] #cpu time = 00:00:53, elapsed time = 00:00:27, memory = 2179.18 (MB), peak = 4428.95 (MB)
[09/03 00:01:15  15355s] #start 49th optimization iteration ...
[09/03 00:01:29  15385s] #   number of violations = 228
[09/03 00:01:29  15385s] #
[09/03 00:01:29  15385s] #    By Layer and Type :
[09/03 00:01:29  15385s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:01:29  15385s] #	Metal1        5       10        1        0       16
[09/03 00:01:29  15385s] #	Metal2        3       93        0        0       96
[09/03 00:01:29  15385s] #	Metal3        4       93        0        2       99
[09/03 00:01:29  15385s] #	Metal4        2       15        0        0       17
[09/03 00:01:29  15385s] #	Totals       14      211        1        2      228
[09/03 00:01:29  15385s] #    number of process antenna violations = 289
[09/03 00:01:29  15385s] #cpu time = 00:00:30, elapsed time = 00:00:15, memory = 2173.64 (MB), peak = 4428.95 (MB)
[09/03 00:01:29  15385s] #start 50th optimization iteration ...
[09/03 00:01:42  15414s] #   number of violations = 228
[09/03 00:01:42  15414s] #
[09/03 00:01:42  15414s] #    By Layer and Type :
[09/03 00:01:42  15414s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:01:42  15414s] #	Metal1        6        9        2        0       17
[09/03 00:01:42  15414s] #	Metal2        2       93        0        0       95
[09/03 00:01:42  15414s] #	Metal3        4       93        0        2       99
[09/03 00:01:42  15414s] #	Metal4        2       15        0        0       17
[09/03 00:01:42  15414s] #	Totals       14      210        2        2      228
[09/03 00:01:42  15414s] #    number of process antenna violations = 289
[09/03 00:01:42  15414s] #cpu time = 00:00:29, elapsed time = 00:00:12, memory = 2173.71 (MB), peak = 4428.95 (MB)
[09/03 00:01:42  15415s] #start 51th optimization iteration ...
[09/03 00:01:58  15449s] #   number of violations = 225
[09/03 00:01:58  15449s] #
[09/03 00:01:58  15449s] #    By Layer and Type :
[09/03 00:01:58  15449s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:01:58  15449s] #	Metal1        2       10        2        0       14
[09/03 00:01:58  15449s] #	Metal2        3       92        0        0       95
[09/03 00:01:58  15449s] #	Metal3        4       93        0        2       99
[09/03 00:01:58  15449s] #	Metal4        2       15        0        0       17
[09/03 00:01:58  15449s] #	Totals       11      210        2        2      225
[09/03 00:01:58  15449s] #    number of process antenna violations = 289
[09/03 00:01:58  15449s] #cpu time = 00:00:34, elapsed time = 00:00:16, memory = 2176.08 (MB), peak = 4428.95 (MB)
[09/03 00:01:58  15449s] #Complete Detail Routing.
[09/03 00:01:58  15450s] #Total number of nets with non-default rule or having extra spacing = 241
[09/03 00:01:58  15450s] #Total wire length = 2307127 um.
[09/03 00:01:58  15450s] #Total half perimeter of net bounding box = 1916969 um.
[09/03 00:01:58  15450s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:01:58  15450s] #Total wire length on LAYER Metal2 = 651058 um.
[09/03 00:01:58  15450s] #Total wire length on LAYER Metal3 = 915262 um.
[09/03 00:01:58  15450s] #Total wire length on LAYER Metal4 = 740807 um.
[09/03 00:01:58  15450s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:01:58  15450s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:01:58  15450s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:01:58  15450s] #Total number of vias = 280951
[09/03 00:01:58  15450s] #Up-Via Summary (total 280951):
[09/03 00:01:58  15450s] #           
[09/03 00:01:58  15450s] #-----------------------
[09/03 00:01:58  15450s] # Metal1         140717
[09/03 00:01:58  15450s] # Metal2         101247
[09/03 00:01:58  15450s] # Metal3          38987
[09/03 00:01:58  15450s] #-----------------------
[09/03 00:01:58  15450s] #                280951 
[09/03 00:01:58  15450s] #
[09/03 00:01:58  15450s] #Total number of DRC violations = 225
[09/03 00:01:58  15450s] #Total number of violations on LAYER Metal1 = 14
[09/03 00:01:58  15450s] #Total number of violations on LAYER Metal2 = 95
[09/03 00:01:58  15450s] #Total number of violations on LAYER Metal3 = 99
[09/03 00:01:58  15450s] #Total number of violations on LAYER Metal4 = 17
[09/03 00:01:58  15450s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:01:58  15450s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:01:58  15450s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:01:58  15450s] ### Time Record (Detail Routing) is uninstalled.
[09/03 00:01:58  15450s] #Cpu time = 00:56:14
[09/03 00:01:58  15450s] #Elapsed time = 00:18:22
[09/03 00:01:58  15450s] #Increased memory = 43.45 (MB)
[09/03 00:01:58  15450s] #Total memory = 2150.02 (MB)
[09/03 00:01:58  15450s] #Peak memory = 4428.95 (MB)
[09/03 00:01:58  15450s] ### Time Record (Antenna Fixing) is installed.
[09/03 00:01:58  15450s] #
[09/03 00:01:58  15450s] #start routing for process antenna violation fix ...
[09/03 00:01:59  15451s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/03 00:02:06  15461s] #
[09/03 00:02:06  15461s] #    By Layer and Type :
[09/03 00:02:06  15461s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:02:06  15461s] #	Metal1        2       10        2        0       14
[09/03 00:02:06  15461s] #	Metal2        3       92        0        0       95
[09/03 00:02:06  15461s] #	Metal3        4       93        0        2       99
[09/03 00:02:06  15461s] #	Metal4        2       15        0        0       17
[09/03 00:02:06  15461s] #	Totals       11      210        2        2      225
[09/03 00:02:06  15461s] #cpu time = 00:00:11, elapsed time = 00:00:07, memory = 2150.86 (MB), peak = 4428.95 (MB)
[09/03 00:02:06  15461s] #
[09/03 00:02:06  15461s] #Total number of nets with non-default rule or having extra spacing = 241
[09/03 00:02:06  15461s] #Total wire length = 2307253 um.
[09/03 00:02:06  15461s] #Total half perimeter of net bounding box = 1916969 um.
[09/03 00:02:06  15461s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:02:06  15461s] #Total wire length on LAYER Metal2 = 650868 um.
[09/03 00:02:06  15461s] #Total wire length on LAYER Metal3 = 915264 um.
[09/03 00:02:06  15461s] #Total wire length on LAYER Metal4 = 741120 um.
[09/03 00:02:06  15461s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:02:06  15461s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:02:06  15461s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:02:06  15461s] #Total number of vias = 281243
[09/03 00:02:06  15461s] #Up-Via Summary (total 281243):
[09/03 00:02:06  15461s] #           
[09/03 00:02:06  15461s] #-----------------------
[09/03 00:02:06  15461s] # Metal1         140717
[09/03 00:02:06  15461s] # Metal2         101277
[09/03 00:02:06  15461s] # Metal3          39249
[09/03 00:02:06  15461s] #-----------------------
[09/03 00:02:06  15461s] #                281243 
[09/03 00:02:06  15461s] #
[09/03 00:02:06  15461s] #Total number of DRC violations = 225
[09/03 00:02:06  15461s] #Total number of process antenna violations = 8
[09/03 00:02:06  15461s] #Total number of net violated process antenna rule = 8 ant fix stage
[09/03 00:02:06  15461s] #Total number of violations on LAYER Metal1 = 14
[09/03 00:02:06  15461s] #Total number of violations on LAYER Metal2 = 95
[09/03 00:02:06  15461s] #Total number of violations on LAYER Metal3 = 99
[09/03 00:02:06  15461s] #Total number of violations on LAYER Metal4 = 17
[09/03 00:02:06  15461s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:02:06  15461s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:02:06  15461s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:02:06  15461s] #
[09/03 00:02:06  15461s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:02:06  15463s] #
[09/03 00:02:06  15463s] # start diode insertion for process antenna violation fix ...
[09/03 00:02:06  15463s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:02:06  15463s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2132.05 (MB), peak = 4428.95 (MB)
[09/03 00:02:06  15463s] #
[09/03 00:02:06  15463s] #Total number of nets with non-default rule or having extra spacing = 241
[09/03 00:02:06  15463s] #Total wire length = 2307253 um.
[09/03 00:02:06  15463s] #Total half perimeter of net bounding box = 1916969 um.
[09/03 00:02:06  15463s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:02:06  15463s] #Total wire length on LAYER Metal2 = 650868 um.
[09/03 00:02:06  15463s] #Total wire length on LAYER Metal3 = 915264 um.
[09/03 00:02:06  15463s] #Total wire length on LAYER Metal4 = 741120 um.
[09/03 00:02:06  15463s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:02:06  15463s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:02:06  15463s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:02:06  15463s] #Total number of vias = 281243
[09/03 00:02:06  15463s] #Up-Via Summary (total 281243):
[09/03 00:02:06  15463s] #           
[09/03 00:02:06  15463s] #-----------------------
[09/03 00:02:06  15463s] # Metal1         140717
[09/03 00:02:06  15463s] # Metal2         101277
[09/03 00:02:06  15463s] # Metal3          39249
[09/03 00:02:06  15463s] #-----------------------
[09/03 00:02:06  15463s] #                281243 
[09/03 00:02:06  15463s] #
[09/03 00:02:06  15463s] #Total number of DRC violations = 225
[09/03 00:02:06  15463s] #Total number of process antenna violations = 11
[09/03 00:02:06  15463s] #Total number of net violated process antenna rule = 8 
[09/03 00:02:06  15463s] #Total number of violations on LAYER Metal1 = 14
[09/03 00:02:06  15463s] #Total number of violations on LAYER Metal2 = 95
[09/03 00:02:06  15463s] #Total number of violations on LAYER Metal3 = 99
[09/03 00:02:06  15463s] #Total number of violations on LAYER Metal4 = 17
[09/03 00:02:06  15463s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:02:06  15463s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:02:06  15463s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:02:06  15463s] #
[09/03 00:02:06  15463s] #WARNING (NRDR-309) There are more than 100 DRCs. The router will not invoke the process of delete and reroute to fix antenna violation. 
[09/03 00:02:06  15463s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:02:06  15465s] #
[09/03 00:02:06  15465s] #Total number of nets with non-default rule or having extra spacing = 241
[09/03 00:02:06  15465s] #Total wire length = 2307253 um.
[09/03 00:02:06  15465s] #Total half perimeter of net bounding box = 1916969 um.
[09/03 00:02:06  15465s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:02:06  15465s] #Total wire length on LAYER Metal2 = 650868 um.
[09/03 00:02:06  15465s] #Total wire length on LAYER Metal3 = 915264 um.
[09/03 00:02:06  15465s] #Total wire length on LAYER Metal4 = 741120 um.
[09/03 00:02:06  15465s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:02:06  15465s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:02:06  15465s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:02:06  15465s] #Total number of vias = 281243
[09/03 00:02:06  15465s] #Up-Via Summary (total 281243):
[09/03 00:02:06  15465s] #           
[09/03 00:02:06  15465s] #-----------------------
[09/03 00:02:06  15465s] # Metal1         140717
[09/03 00:02:06  15465s] # Metal2         101277
[09/03 00:02:06  15465s] # Metal3          39249
[09/03 00:02:06  15465s] #-----------------------
[09/03 00:02:06  15465s] #                281243 
[09/03 00:02:06  15465s] #
[09/03 00:02:06  15465s] #Total number of DRC violations = 225
[09/03 00:02:06  15465s] #Total number of process antenna violations = 11
[09/03 00:02:06  15465s] #Total number of net violated process antenna rule = 8 
[09/03 00:02:06  15465s] #Total number of violations on LAYER Metal1 = 14
[09/03 00:02:06  15465s] #Total number of violations on LAYER Metal2 = 95
[09/03 00:02:06  15465s] #Total number of violations on LAYER Metal3 = 99
[09/03 00:02:06  15465s] #Total number of violations on LAYER Metal4 = 17
[09/03 00:02:06  15465s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:02:06  15465s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:02:06  15465s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:02:06  15465s] #
[09/03 00:02:06  15465s] ### Time Record (Antenna Fixing) is uninstalled.
[09/03 00:02:06  15466s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:02:07  15467s] ### Time Record (Post Route Wire Spreading) is installed.
[09/03 00:02:07  15467s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/03 00:02:12  15473s] #
[09/03 00:02:12  15473s] #Start Post Route wire spreading..
[09/03 00:02:13  15474s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/03 00:02:13  15474s] #
[09/03 00:02:13  15474s] #Start DRC checking..
[09/03 00:02:17  15506s] #   number of violations = 226
[09/03 00:02:17  15506s] #
[09/03 00:02:17  15506s] #    By Layer and Type :
[09/03 00:02:17  15506s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:02:17  15506s] #	Metal1        2        9        2        0       13
[09/03 00:02:17  15506s] #	Metal2        3       91        0        0       94
[09/03 00:02:17  15506s] #	Metal3        4       94        0        2      100
[09/03 00:02:17  15506s] #	Metal4        2       17        0        0       19
[09/03 00:02:17  15506s] #	Totals       11      211        2        2      226
[09/03 00:02:17  15506s] #cpu time = 00:00:32, elapsed time = 00:00:04, memory = 2174.23 (MB), peak = 4428.95 (MB)
[09/03 00:02:17  15506s] #CELL_VIEW croc_chip,init has 226 DRC violations
[09/03 00:02:17  15506s] #Total number of DRC violations = 226
[09/03 00:02:17  15506s] #Total number of process antenna violations = 11
[09/03 00:02:17  15506s] #Total number of net violated process antenna rule = 8 
[09/03 00:02:17  15506s] #Total number of violations on LAYER Metal1 = 13
[09/03 00:02:17  15506s] #Total number of violations on LAYER Metal2 = 94
[09/03 00:02:17  15506s] #Total number of violations on LAYER Metal3 = 100
[09/03 00:02:17  15506s] #Total number of violations on LAYER Metal4 = 19
[09/03 00:02:17  15506s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:02:17  15506s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:02:17  15506s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:02:17  15506s] #
[09/03 00:02:17  15506s] #Start data preparation for wire spreading...
[09/03 00:02:17  15506s] #
[09/03 00:02:17  15506s] #Data preparation is done on Wed Sep  3 00:02:17 2025
[09/03 00:02:17  15506s] #
[09/03 00:02:17  15506s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:02:17  15508s] ### track-assign engine-init starts on Wed Sep  3 00:02:17 2025 with memory = 2174.23 (MB), peak = 4428.95 (MB)
[09/03 00:02:18  15508s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:4.3 GB --1.13 [8]--
[09/03 00:02:18  15508s] #
[09/03 00:02:18  15508s] #Start Post Route Wire Spread.
[09/03 00:02:19  15515s] #Done with 21395 horizontal wires in 14 hboxes and 17234 vertical wires in 14 hboxes.
[09/03 00:02:20  15515s] #Complete Post Route Wire Spread.
[09/03 00:02:20  15515s] #
[09/03 00:02:20  15515s] #Total number of nets with non-default rule or having extra spacing = 241
[09/03 00:02:20  15515s] #Total wire length = 2333756 um.
[09/03 00:02:20  15515s] #Total half perimeter of net bounding box = 1916969 um.
[09/03 00:02:20  15515s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:02:20  15515s] #Total wire length on LAYER Metal2 = 655058 um.
[09/03 00:02:20  15515s] #Total wire length on LAYER Metal3 = 927392 um.
[09/03 00:02:20  15515s] #Total wire length on LAYER Metal4 = 751306 um.
[09/03 00:02:20  15515s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:02:20  15515s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:02:20  15515s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:02:20  15515s] #Total number of vias = 281243
[09/03 00:02:20  15515s] #Up-Via Summary (total 281243):
[09/03 00:02:20  15515s] #           
[09/03 00:02:20  15515s] #-----------------------
[09/03 00:02:20  15515s] # Metal1         140717
[09/03 00:02:20  15515s] # Metal2         101277
[09/03 00:02:20  15515s] # Metal3          39249
[09/03 00:02:20  15515s] #-----------------------
[09/03 00:02:20  15515s] #                281243 
[09/03 00:02:20  15515s] #
[09/03 00:02:20  15516s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/03 00:02:20  15516s] #
[09/03 00:02:20  15516s] #Start DRC checking..
[09/03 00:02:25  15551s] #   number of violations = 226
[09/03 00:02:25  15551s] #
[09/03 00:02:25  15551s] #    By Layer and Type :
[09/03 00:02:25  15551s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:02:25  15551s] #	Metal1        2        9        2        0       13
[09/03 00:02:25  15551s] #	Metal2        3       91        0        0       94
[09/03 00:02:25  15551s] #	Metal3        4       94        0        2      100
[09/03 00:02:25  15551s] #	Metal4        2       17        0        0       19
[09/03 00:02:25  15551s] #	Totals       11      211        2        2      226
[09/03 00:02:25  15551s] #cpu time = 00:00:34, elapsed time = 00:00:04, memory = 2187.82 (MB), peak = 4428.95 (MB)
[09/03 00:02:25  15551s] #CELL_VIEW croc_chip,init has 226 DRC violations
[09/03 00:02:25  15551s] #Total number of DRC violations = 226
[09/03 00:02:25  15551s] #Total number of process antenna violations = 11
[09/03 00:02:25  15551s] #Total number of net violated process antenna rule = 8 
[09/03 00:02:25  15551s] #Total number of violations on LAYER Metal1 = 13
[09/03 00:02:25  15551s] #Total number of violations on LAYER Metal2 = 94
[09/03 00:02:25  15551s] #Total number of violations on LAYER Metal3 = 100
[09/03 00:02:25  15551s] #Total number of violations on LAYER Metal4 = 19
[09/03 00:02:25  15551s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:02:25  15551s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:02:25  15551s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:02:25  15551s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:02:25  15553s] #   number of violations = 226
[09/03 00:02:25  15553s] #
[09/03 00:02:25  15553s] #    By Layer and Type :
[09/03 00:02:25  15553s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/03 00:02:25  15553s] #	Metal1        2        9        2        0       13
[09/03 00:02:25  15553s] #	Metal2        3       91        0        0       94
[09/03 00:02:25  15553s] #	Metal3        4       94        0        2      100
[09/03 00:02:25  15553s] #	Metal4        2       17        0        0       19
[09/03 00:02:25  15553s] #	Totals       11      211        2        2      226
[09/03 00:02:25  15553s] #cpu time = 00:00:47, elapsed time = 00:00:08, memory = 2187.16 (MB), peak = 4428.95 (MB)
[09/03 00:02:25  15553s] #CELL_VIEW croc_chip,init has 226 DRC violations
[09/03 00:02:25  15553s] #Total number of DRC violations = 226
[09/03 00:02:25  15553s] #Total number of process antenna violations = 11
[09/03 00:02:25  15553s] #Total number of net violated process antenna rule = 8 
[09/03 00:02:25  15553s] #Total number of violations on LAYER Metal1 = 13
[09/03 00:02:25  15553s] #Total number of violations on LAYER Metal2 = 94
[09/03 00:02:25  15553s] #Total number of violations on LAYER Metal3 = 100
[09/03 00:02:25  15553s] #Total number of violations on LAYER Metal4 = 19
[09/03 00:02:25  15553s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:02:25  15553s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:02:25  15553s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:02:25  15553s] #Post Route wire spread is done.
[09/03 00:02:25  15553s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/03 00:02:25  15553s] #Total number of nets with non-default rule or having extra spacing = 241
[09/03 00:02:25  15553s] #Total wire length = 2333756 um.
[09/03 00:02:25  15553s] #Total half perimeter of net bounding box = 1916969 um.
[09/03 00:02:25  15553s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:02:25  15553s] #Total wire length on LAYER Metal2 = 655058 um.
[09/03 00:02:25  15553s] #Total wire length on LAYER Metal3 = 927392 um.
[09/03 00:02:25  15553s] #Total wire length on LAYER Metal4 = 751306 um.
[09/03 00:02:25  15553s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:02:25  15553s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:02:25  15553s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:02:25  15553s] #Total number of vias = 281243
[09/03 00:02:25  15553s] #Up-Via Summary (total 281243):
[09/03 00:02:25  15553s] #           
[09/03 00:02:25  15553s] #-----------------------
[09/03 00:02:25  15553s] # Metal1         140717
[09/03 00:02:25  15553s] # Metal2         101277
[09/03 00:02:25  15553s] # Metal3          39249
[09/03 00:02:25  15553s] #-----------------------
[09/03 00:02:25  15553s] #                281243 
[09/03 00:02:25  15553s] #
[09/03 00:02:25  15553s] #detailRoute Statistics:
[09/03 00:02:25  15553s] #Cpu time = 00:57:57
[09/03 00:02:25  15553s] #Elapsed time = 00:18:49
[09/03 00:02:25  15553s] #Increased memory = 59.94 (MB)
[09/03 00:02:25  15553s] #Total memory = 2166.51 (MB)
[09/03 00:02:25  15553s] #Peak memory = 4428.95 (MB)
[09/03 00:02:25  15553s] ### global_detail_route design signature (133): route=1902643417 flt_obj=0 vio=1556321768 shield_wire=1
[09/03 00:02:25  15554s] ### Time Record (DB Export) is installed.
[09/03 00:02:25  15554s] ### export design design signature (134): route=1902643417 flt_obj=0 vio=1556321768 swire=282492057 shield_wire=1 net_attr=1992717942 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1602714521 pin_access=1629576558
[09/03 00:02:26  15556s] ### Time Record (DB Export) is uninstalled.
[09/03 00:02:26  15556s] ### Time Record (Post Callback) is installed.
[09/03 00:02:26  15556s] ### Time Record (Post Callback) is uninstalled.
[09/03 00:02:26  15556s] #
[09/03 00:02:26  15556s] #globalDetailRoute statistics:
[09/03 00:02:26  15556s] #Cpu time = 00:59:46
[09/03 00:02:26  15556s] #Elapsed time = 00:19:46
[09/03 00:02:26  15556s] #Increased memory = 289.46 (MB)
[09/03 00:02:26  15556s] #Total memory = 1895.08 (MB)
[09/03 00:02:26  15556s] #Peak memory = 4428.95 (MB)
[09/03 00:02:26  15556s] #Number of warnings = 82
[09/03 00:02:26  15556s] #Total number of warnings = 87
[09/03 00:02:26  15556s] #Number of fails = 0
[09/03 00:02:26  15556s] #Total number of fails = 0
[09/03 00:02:26  15556s] #Complete globalDetailRoute on Wed Sep  3 00:02:26 2025
[09/03 00:02:26  15556s] #
[09/03 00:02:26  15556s] ### Time Record (globalDetailRoute) is uninstalled.
[09/03 00:02:26  15556s] % End globalDetailRoute (date=09/03 00:02:26, total cpu=0:59:46, real=0:19:46, peak res=4428.9M, current mem=1858.1M)
[09/03 00:02:26  15556s] #Default setup view is reset to func_view_wc.
[09/03 00:02:26  15556s] #Default setup view is reset to func_view_wc.
[09/03 00:02:26  15556s] #routeDesign: cpu time = 00:59:47, elapsed time = 00:19:46, memory = 1824.17 (MB), peak = 4428.95 (MB)
[09/03 00:02:26  15556s] 
[09/03 00:02:26  15556s] *** Summary of all messages that are not suppressed in this session:
[09/03 00:02:26  15556s] Severity  ID               Count  Summary                                  
[09/03 00:02:26  15556s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[09/03 00:02:26  15556s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/03 00:02:26  15556s] WARNING   IMPESI-3194        116  Unable to interpolate for instance '%s' ...
[09/03 00:02:26  15556s] WARNING   IMPESI-3199        116  Unable to find proper library binding be...
[09/03 00:02:26  15556s] *** Message Summary: 234 warning(s), 0 error(s)
[09/03 00:02:26  15556s] 
[09/03 00:02:26  15556s] ### Time Record (routeDesign) is uninstalled.
[09/03 00:02:26  15556s] ### 
[09/03 00:02:26  15556s] ###   Scalability Statistics
[09/03 00:02:26  15556s] ### 
[09/03 00:02:26  15556s] ### --------------------------------+----------------+----------------+----------------+
[09/03 00:02:26  15556s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/03 00:02:26  15556s] ### --------------------------------+----------------+----------------+----------------+
[09/03 00:02:26  15556s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/03 00:02:26  15556s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/03 00:02:26  15556s] ###   Timing Data Generation        |        00:00:20|        00:00:09|             2.1|
[09/03 00:02:26  15556s] ###   DB Import                     |        00:00:02|        00:00:02|             1.3|
[09/03 00:02:26  15556s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[09/03 00:02:26  15556s] ###   Cell Pin Access               |        00:00:16|        00:00:04|             4.1|
[09/03 00:02:26  15556s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/03 00:02:26  15556s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.1|
[09/03 00:02:26  15556s] ###   Global Routing                |        00:00:51|        00:00:30|             1.7|
[09/03 00:02:26  15556s] ###   Track Assignment              |        00:00:14|        00:00:08|             1.8|
[09/03 00:02:26  15556s] ###   Detail Routing                |        00:56:14|        00:18:22|             3.1|
[09/03 00:02:26  15556s] ###   Antenna Fixing                |        00:00:15|        00:00:08|             1.9|
[09/03 00:02:26  15556s] ###   Post Route Wire Spreading     |        00:01:26|        00:00:18|             4.7|
[09/03 00:02:26  15556s] ###   Entire Command                |        00:59:47|        00:19:46|             3.0|
[09/03 00:02:26  15556s] ### --------------------------------+----------------+----------------+----------------+
[09/03 00:02:26  15556s] ### 
[09/03 00:02:26  15556s] #% End routeDesign (date=09/03 00:02:26, total cpu=0:59:47, real=0:19:46, peak res=4428.9M, current mem=1824.2M)
[09/03 00:02:26  15556s] <CMD> saveDesign SAVED/05_route.invs
[09/03 00:02:26  15556s] #% Begin save design ... (date=09/03 00:02:26, mem=1824.2M)
[09/03 00:02:26  15556s] % Begin Save ccopt configuration ... (date=09/03 00:02:26, mem=1824.2M)
[09/03 00:02:27  15556s] % End Save ccopt configuration ... (date=09/03 00:02:27, total cpu=0:00:00.2, real=0:00:01.0, peak res=1824.2M, current mem=1820.3M)
[09/03 00:02:27  15556s] % Begin Save netlist data ... (date=09/03 00:02:27, mem=1820.3M)
[09/03 00:02:27  15556s] Writing Binary DB to SAVED/05_route.invs.dat/vbin/croc_chip.v.bin in multi-threaded mode...
[09/03 00:02:27  15556s] % End Save netlist data ... (date=09/03 00:02:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=1820.3M, current mem=1818.0M)
[09/03 00:02:27  15556s] Saving symbol-table file in separate thread ...
[09/03 00:02:27  15556s] Saving congestion map file in separate thread ...
[09/03 00:02:27  15556s] Saving congestion map file SAVED/05_route.invs.dat/croc_chip.route.congmap.gz ...
[09/03 00:02:27  15556s] % Begin Save AAE data ... (date=09/03 00:02:27, mem=1819.1M)
[09/03 00:02:27  15556s] Saving AAE Data ...
[09/03 00:02:27  15556s] AAE DB initialization (MEM=2523.41 CPU=0:00:00.1 REAL=0:00:00.0) 
[09/03 00:02:27  15556s] % End Save AAE data ... (date=09/03 00:02:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1827.6M, current mem=1827.6M)
[09/03 00:02:27  15557s] Saving /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/scheduling_file.cts in SAVED/05_route.invs.dat/scheduling_file.cts
[09/03 00:02:27  15557s] Saving preference file SAVED/05_route.invs.dat/gui.pref.tcl ...
[09/03 00:02:27  15557s] Saving mode setting ...
[09/03 00:02:27  15557s] Saving global file ...
[09/03 00:02:27  15557s] Saving Drc markers ...
[09/03 00:02:27  15557s] ... 1256 markers are saved ...
[09/03 00:02:27  15557s] ... 226 geometry drc markers are saved ...
[09/03 00:02:27  15557s] ... 11 antenna drc markers are saved ...
[09/03 00:02:27  15557s] Saving special route data file in separate thread ...
[09/03 00:02:27  15557s] Saving PG file in separate thread ...
[09/03 00:02:27  15557s] Saving placement file in separate thread ...
[09/03 00:02:27  15557s] Saving route file in separate thread ...
[09/03 00:02:27  15557s] Saving property file in separate thread ...
[09/03 00:02:27  15557s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 00:02:27  15557s] Saving property file SAVED/05_route.invs.dat/croc_chip.prop
[09/03 00:02:27  15557s] Saving PG file SAVED/05_route.invs.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Sep  3 00:02:27 2025)
[09/03 00:02:27  15557s] Save Adaptive View Pruning View Names to Binary file
[09/03 00:02:27  15557s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2609.9M) ***
[09/03 00:02:27  15557s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2609.9M) ***
[09/03 00:02:27  15557s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2609.9M) ***
[09/03 00:02:27  15557s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:02:27  15557s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:02:27  15557s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:02:28  15558s] *** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=2585.9M) ***
[09/03 00:02:28  15558s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[09/03 00:02:28  15558s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:02:28  15558s] #Saving pin access data to file SAVED/05_route.invs.dat/croc_chip.apa ...
[09/03 00:02:29  15559s] #
[09/03 00:02:29  15559s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:02:29  15559s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:02:29  15559s] % Begin Save power constraints data ... (date=09/03 00:02:29, mem=1827.7M)
[09/03 00:02:29  15559s] % End Save power constraints data ... (date=09/03 00:02:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.7M, current mem=1827.7M)
[09/03 00:02:35  15563s] Generated self-contained design 05_route.invs.dat
[09/03 00:02:35  15563s] #% End save design ... (date=09/03 00:02:35, total cpu=0:00:07.5, real=0:00:09.0, peak res=1827.7M, current mem=1824.6M)
[09/03 00:02:35  15563s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 00:02:35  15563s] 
[09/03 00:02:35  15563s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_setup
[09/03 00:02:35  15563s] Switching SI Aware to true by default in postroute mode   
[09/03 00:02:35  15563s]  Reset EOS DB
[09/03 00:02:35  15563s] Ignoring AAE DB Resetting ...
[09/03 00:02:35  15563s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/03 00:02:35  15563s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/03 00:02:35  15563s] RC Extraction called in multi-corner(1) mode.
[09/03 00:02:35  15563s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/03 00:02:35  15563s] Type 'man IMPEXT-6197' for more detail.
[09/03 00:02:35  15563s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/03 00:02:35  15563s] * Layer Id             : 1 - M1
[09/03 00:02:35  15563s]       Thickness        : 0.4
[09/03 00:02:35  15563s]       Min Width        : 0.16
[09/03 00:02:35  15563s]       Layer Dielectric : 4.1
[09/03 00:02:35  15563s] * Layer Id             : 2 - M2
[09/03 00:02:35  15563s]       Thickness        : 0.45
[09/03 00:02:35  15563s]       Min Width        : 0.2
[09/03 00:02:35  15563s]       Layer Dielectric : 4.1
[09/03 00:02:35  15563s] * Layer Id             : 3 - M3
[09/03 00:02:35  15563s]       Thickness        : 0.45
[09/03 00:02:35  15563s]       Min Width        : 0.2
[09/03 00:02:35  15563s]       Layer Dielectric : 4.1
[09/03 00:02:35  15563s] * Layer Id             : 4 - M4
[09/03 00:02:35  15563s]       Thickness        : 0.45
[09/03 00:02:35  15563s]       Min Width        : 0.2
[09/03 00:02:35  15563s]       Layer Dielectric : 4.1
[09/03 00:02:35  15563s] * Layer Id             : 5 - M5
[09/03 00:02:35  15563s]       Thickness        : 0.45
[09/03 00:02:35  15563s]       Min Width        : 0.2
[09/03 00:02:35  15563s]       Layer Dielectric : 4.1
[09/03 00:02:35  15563s] * Layer Id             : 6 - M6
[09/03 00:02:35  15563s]       Thickness        : 2
[09/03 00:02:35  15563s]       Min Width        : 1.64
[09/03 00:02:35  15563s]       Layer Dielectric : 4.1
[09/03 00:02:35  15563s] * Layer Id             : 7 - M7
[09/03 00:02:35  15563s]       Thickness        : 3
[09/03 00:02:35  15563s]       Min Width        : 2
[09/03 00:02:35  15563s]       Layer Dielectric : 4.1
[09/03 00:02:35  15563s] extractDetailRC Option : -outfile /tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d  -basic
[09/03 00:02:35  15563s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/03 00:02:35  15563s]       RC Corner Indexes            0   
[09/03 00:02:35  15563s] Capacitance Scaling Factor   : 1.00000 
[09/03 00:02:35  15563s] Coupling Cap. Scaling Factor : 1.00000 
[09/03 00:02:35  15563s] Resistance Scaling Factor    : 1.00000 
[09/03 00:02:35  15563s] Clock Cap. Scaling Factor    : 1.00000 
[09/03 00:02:35  15563s] Clock Res. Scaling Factor    : 1.00000 
[09/03 00:02:35  15563s] Shrink Factor                : 1.00000
[09/03 00:02:36  15565s] LayerId::1 widthSet size::1
[09/03 00:02:36  15565s] LayerId::2 widthSet size::3
[09/03 00:02:36  15565s] LayerId::3 widthSet size::3
[09/03 00:02:36  15565s] LayerId::4 widthSet size::3
[09/03 00:02:36  15565s] LayerId::5 widthSet size::3
[09/03 00:02:36  15565s] LayerId::6 widthSet size::1
[09/03 00:02:36  15565s] LayerId::7 widthSet size::1
[09/03 00:02:36  15565s] Initializing multi-corner resistance tables ...
[09/03 00:02:36  15565s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:02:37  15566s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2459.9M)
[09/03 00:02:37  15566s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for storing RC.
[09/03 00:02:38  15567s] Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 2499.9M)
[09/03 00:02:39  15568s] Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 2499.9M)
[09/03 00:02:41  15570s] Extracted 30.0002% (CPU Time= 0:00:05.2  MEM= 2503.9M)
[09/03 00:02:42  15570s] Extracted 40.0003% (CPU Time= 0:00:05.8  MEM= 2503.9M)
[09/03 00:02:42  15571s] Extracted 50.0003% (CPU Time= 0:00:06.4  MEM= 2503.9M)
[09/03 00:02:45  15573s] Extracted 60.0002% (CPU Time= 0:00:08.7  MEM= 2503.9M)
[09/03 00:02:45  15574s] Extracted 70.0003% (CPU Time= 0:00:09.1  MEM= 2503.9M)
[09/03 00:02:46  15574s] Extracted 80.0002% (CPU Time= 0:00:09.6  MEM= 2503.9M)
[09/03 00:02:46  15575s] Extracted 90.0003% (CPU Time= 0:00:10.6  MEM= 2503.9M)
[09/03 00:02:49  15577s] Extracted 100% (CPU Time= 0:00:12.8  MEM= 2503.9M)
[09/03 00:02:49  15578s] Number of Extracted Resistors     : 882184
[09/03 00:02:49  15578s] Number of Extracted Ground Cap.   : 905249
[09/03 00:02:49  15578s] Number of Extracted Coupling Cap. : 1952680
[09/03 00:02:49  15578s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 2487.930M)
[09/03 00:02:49  15578s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/03 00:02:50  15578s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2487.9M)
[09/03 00:02:50  15578s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb_Filter.rcdb.d' for storing RC.
[09/03 00:02:50  15579s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 44628 access done (mem: 2491.930M)
[09/03 00:02:50  15579s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2491.930M)
[09/03 00:02:50  15579s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 2491.930M)
[09/03 00:02:50  15579s] processing rcdb (/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d) for hinst (top) of cell (croc_chip);
[09/03 00:02:50  15580s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 0 access done (mem: 2491.930M)
[09/03 00:02:50  15580s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=2491.930M)
[09/03 00:02:50  15580s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.3  Real Time: 0:00:15.0  MEM: 2491.930M)
[09/03 00:02:50  15580s] Starting delay calculation for Setup views
[09/03 00:02:51  15580s] Starting SI iteration 1 using Infinite Timing Windows
[09/03 00:02:51  15580s] #################################################################################
[09/03 00:02:51  15580s] # Design Stage: PostRoute
[09/03 00:02:51  15580s] # Design Name: croc_chip
[09/03 00:02:51  15580s] # Design Mode: 130nm
[09/03 00:02:51  15580s] # Analysis Mode: MMMC OCV 
[09/03 00:02:51  15580s] # Parasitics Mode: SPEF/RCDB
[09/03 00:02:51  15580s] # Signoff Settings: SI On 
[09/03 00:02:51  15580s] #################################################################################
[09/03 00:02:51  15582s] Topological Sorting (REAL = 0:00:00.0, MEM = 2542.8M, InitMEM = 2536.1M)
[09/03 00:02:51  15582s] Setting infinite Tws ...
[09/03 00:02:51  15582s] First Iteration Infinite Tw... 
[09/03 00:02:51  15582s] Calculate early delays in OCV mode...
[09/03 00:02:51  15582s] Calculate late delays in OCV mode...
[09/03 00:02:51  15582s] Start delay calculation (fullDC) (8 T). (MEM=2561.9)
[09/03 00:02:51  15582s] LayerId::1 widthSet size::1
[09/03 00:02:51  15582s] LayerId::2 widthSet size::3
[09/03 00:02:51  15582s] LayerId::3 widthSet size::3
[09/03 00:02:51  15582s] LayerId::4 widthSet size::3
[09/03 00:02:51  15582s] LayerId::5 widthSet size::3
[09/03 00:02:51  15582s] LayerId::6 widthSet size::1
[09/03 00:02:51  15582s] LayerId::7 widthSet size::1
[09/03 00:02:51  15582s] Initializing multi-corner resistance tables ...
[09/03 00:02:52  15583s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:02:52  15583s] Start AAE Lib Loading. (MEM=2578.86)
[09/03 00:02:52  15583s] End AAE Lib Loading. (MEM=2588.4 CPU=0:00:00.1 Real=0:00:00.0)
[09/03 00:02:52  15583s] End AAE Lib Interpolated Model. (MEM=2588.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:02:52  15583s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 2588.398M)
[09/03 00:02:52  15583s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2588.4M)
[09/03 00:02:52  15583s] AAE_INFO: 8 threads acquired from CTE.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:02:53  15584s] Type 'man IMPESI-3194' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:02:53  15584s] Type 'man IMPESI-3199' for more detail.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/03 00:02:53  15584s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/03 00:02:55  15603s] Total number of fetched objects 49489
[09/03 00:02:55  15603s] AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
[09/03 00:02:55  15603s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/03 00:02:55  15603s] End delay calculation. (MEM=3059.2 CPU=0:00:18.8 REAL=0:00:02.0)
[09/03 00:02:55  15603s] End delay calculation (fullDC). (MEM=3059.2 CPU=0:00:20.8 REAL=0:00:04.0)
[09/03 00:02:55  15603s] *** CDM Built up (cpu=0:00:23.0  real=0:00:04.0  mem= 3059.2M) ***
[09/03 00:02:56  15607s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2995.2M)
[09/03 00:02:56  15607s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/03 00:02:56  15607s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2995.2M)
[09/03 00:02:56  15607s] Starting SI iteration 2
[09/03 00:02:56  15607s] Calculate early delays in OCV mode...
[09/03 00:02:56  15607s] Calculate late delays in OCV mode...
[09/03 00:02:56  15607s] Start delay calculation (fullDC) (8 T). (MEM=2689.33)
[09/03 00:02:57  15607s] End AAE Lib Interpolated Model. (MEM=2689.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:02:58  15619s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/03 00:02:58  15619s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
[09/03 00:02:58  15619s] Total number of fetched objects 49489
[09/03 00:02:58  15619s] AAE_INFO-618: Total number of nets in the design is 50814,  22.4 percent of the nets selected for SI analysis
[09/03 00:02:58  15619s] End delay calculation. (MEM=3018.2 CPU=0:00:11.8 REAL=0:00:01.0)
[09/03 00:02:58  15619s] End delay calculation (fullDC). (MEM=3018.2 CPU=0:00:12.0 REAL=0:00:02.0)
[09/03 00:02:58  15619s] *** CDM Built up (cpu=0:00:12.0  real=0:00:02.0  mem= 3018.2M) ***
[09/03 00:02:59  15621s] *** Done Building Timing Graph (cpu=0:00:41.1 real=0:00:09.0 totSessionCpu=4:20:21 mem=3016.2M)
[09/03 00:02:59  15621s] All LLGs are deleted
[09/03 00:02:59  15621s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2689.2M
[09/03 00:02:59  15621s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2689.2M
[09/03 00:02:59  15621s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2689.2M
[09/03 00:02:59  15621s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2689.2M
[09/03 00:02:59  15621s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2721.2M
[09/03 00:02:59  15621s] Process 60003 wires and vias for routing blockage analysis
[09/03 00:02:59  15621s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.170, REAL:0.024, MEM:2721.2M
[09/03 00:02:59  15621s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.330, REAL:0.065, MEM:2721.2M
[09/03 00:02:59  15621s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.355, REAL:0.091, MEM:2721.2M
[09/03 00:02:59  15621s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2721.2M
[09/03 00:02:59  15621s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2721.2M
[09/03 00:03:01  15628s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.936  | -1.213  |  1.639  | -2.936  |   N/A   |  6.811  | -0.779  | -0.281  |
|           TNS (ns):| -1480.6 | -1428.1 |  0.000  | -51.034 |   N/A   |  0.000  | -79.808 | -1.443  |
|    Violating Paths:|  2592   |  2547   |    0    |   35    |   N/A   |    0    |   506   |   10    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.162   |    167 (167)     |
|   max_tran     |     41 (145)     |   -0.421   |     82 (237)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 1
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_setup
[09/03 00:03:01  15628s] Total CPU time: 65.07 sec
[09/03 00:03:01  15628s] Total Real time: 26.0 sec
[09/03 00:03:01  15628s] Total Memory Usage: 2715.398438 Mbytes
[09/03 00:03:01  15628s] Info: pop threads available for lower-level modules during optimization.
[09/03 00:03:01  15628s] Reset AAE Options
[09/03 00:03:01  15628s] 
[09/03 00:03:01  15628s] =============================================================================================
[09/03 00:03:01  15628s]  Final TAT Report for timeDesign
[09/03 00:03:01  15628s] =============================================================================================
[09/03 00:03:01  15628s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 00:03:01  15628s] ---------------------------------------------------------------------------------------------
[09/03 00:03:01  15628s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:03:01  15628s] [ ExtractRC              ]      1   0:00:15.6  (  58.6 % )     0:00:15.6 /  0:00:16.4    1.1
[09/03 00:03:01  15628s] [ TimingUpdate           ]      2   0:00:00.3  (   1.3 % )     0:00:08.4 /  0:00:41.2    4.9
[09/03 00:03:01  15628s] [ FullDelayCalc          ]      1   0:00:08.0  (  30.2 % )     0:00:08.0 /  0:00:39.6    4.9
[09/03 00:03:01  15628s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.7 % )     0:00:02.5 /  0:00:07.4    3.0
[09/03 00:03:01  15628s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.5    3.3
[09/03 00:03:01  15628s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.7 /  0:00:01.3    1.9
[09/03 00:03:01  15628s] [ GenerateReports        ]      1   0:00:01.5  (   5.6 % )     0:00:01.5 /  0:00:05.2    3.5
[09/03 00:03:01  15628s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:03:01  15628s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/03 00:03:01  15628s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   1.7 % )     0:00:00.5 /  0:00:01.1    2.4
[09/03 00:03:01  15628s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.5    3.3
[09/03 00:03:01  15628s] [ MISC                   ]          0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.6
[09/03 00:03:01  15628s] ---------------------------------------------------------------------------------------------
[09/03 00:03:01  15628s]  timeDesign TOTAL                   0:00:26.6  ( 100.0 % )     0:00:26.6 /  0:01:05.0    2.4
[09/03 00:03:01  15628s] ---------------------------------------------------------------------------------------------
[09/03 00:03:01  15628s] 
[09/03 00:03:01  15628s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_hold
[09/03 00:03:01  15628s]  Reset EOS DB
[09/03 00:03:01  15628s] Ignoring AAE DB Resetting ...
[09/03 00:03:02  15629s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 44628 access done (mem: 2715.398M)
[09/03 00:03:02  15629s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/03 00:03:02  15629s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/03 00:03:02  15629s] RC Extraction called in multi-corner(1) mode.
[09/03 00:03:02  15629s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/03 00:03:02  15629s] Type 'man IMPEXT-6197' for more detail.
[09/03 00:03:02  15629s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/03 00:03:02  15629s] * Layer Id             : 1 - M1
[09/03 00:03:02  15629s]       Thickness        : 0.4
[09/03 00:03:02  15629s]       Min Width        : 0.16
[09/03 00:03:02  15629s]       Layer Dielectric : 4.1
[09/03 00:03:02  15629s] * Layer Id             : 2 - M2
[09/03 00:03:02  15629s]       Thickness        : 0.45
[09/03 00:03:02  15629s]       Min Width        : 0.2
[09/03 00:03:02  15629s]       Layer Dielectric : 4.1
[09/03 00:03:02  15629s] * Layer Id             : 3 - M3
[09/03 00:03:02  15629s]       Thickness        : 0.45
[09/03 00:03:02  15629s]       Min Width        : 0.2
[09/03 00:03:02  15629s]       Layer Dielectric : 4.1
[09/03 00:03:02  15629s] * Layer Id             : 4 - M4
[09/03 00:03:02  15629s]       Thickness        : 0.45
[09/03 00:03:02  15629s]       Min Width        : 0.2
[09/03 00:03:02  15629s]       Layer Dielectric : 4.1
[09/03 00:03:02  15629s] * Layer Id             : 5 - M5
[09/03 00:03:02  15629s]       Thickness        : 0.45
[09/03 00:03:02  15629s]       Min Width        : 0.2
[09/03 00:03:02  15629s]       Layer Dielectric : 4.1
[09/03 00:03:02  15629s] * Layer Id             : 6 - M6
[09/03 00:03:02  15629s]       Thickness        : 2
[09/03 00:03:02  15629s]       Min Width        : 1.64
[09/03 00:03:02  15629s]       Layer Dielectric : 4.1
[09/03 00:03:02  15629s] * Layer Id             : 7 - M7
[09/03 00:03:02  15629s]       Thickness        : 3
[09/03 00:03:02  15629s]       Min Width        : 2
[09/03 00:03:02  15629s]       Layer Dielectric : 4.1
[09/03 00:03:02  15629s] extractDetailRC Option : -outfile /tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d -maxResLength 200  -basic
[09/03 00:03:02  15629s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/03 00:03:02  15629s]       RC Corner Indexes            0   
[09/03 00:03:02  15629s] Capacitance Scaling Factor   : 1.00000 
[09/03 00:03:02  15629s] Coupling Cap. Scaling Factor : 1.00000 
[09/03 00:03:02  15629s] Resistance Scaling Factor    : 1.00000 
[09/03 00:03:02  15629s] Clock Cap. Scaling Factor    : 1.00000 
[09/03 00:03:02  15629s] Clock Res. Scaling Factor    : 1.00000 
[09/03 00:03:02  15629s] Shrink Factor                : 1.00000
[09/03 00:03:03  15630s] LayerId::1 widthSet size::1
[09/03 00:03:03  15630s] LayerId::2 widthSet size::3
[09/03 00:03:03  15630s] LayerId::3 widthSet size::3
[09/03 00:03:03  15630s] LayerId::4 widthSet size::3
[09/03 00:03:03  15630s] LayerId::5 widthSet size::3
[09/03 00:03:03  15630s] LayerId::6 widthSet size::1
[09/03 00:03:03  15630s] LayerId::7 widthSet size::1
[09/03 00:03:03  15630s] Initializing multi-corner resistance tables ...
[09/03 00:03:03  15630s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:03:04  15631s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2715.4M)
[09/03 00:03:04  15631s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for storing RC.
[09/03 00:03:05  15632s] Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 2771.4M)
[09/03 00:03:05  15632s] Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2771.4M)
[09/03 00:03:07  15635s] Extracted 30.0002% (CPU Time= 0:00:05.1  MEM= 2775.4M)
[09/03 00:03:08  15635s] Extracted 40.0003% (CPU Time= 0:00:05.5  MEM= 2775.4M)
[09/03 00:03:08  15636s] Extracted 50.0003% (CPU Time= 0:00:06.1  MEM= 2775.4M)
[09/03 00:03:11  15638s] Extracted 60.0002% (CPU Time= 0:00:08.3  MEM= 2775.4M)
[09/03 00:03:11  15638s] Extracted 70.0003% (CPU Time= 0:00:08.8  MEM= 2775.4M)
[09/03 00:03:12  15639s] Extracted 80.0002% (CPU Time= 0:00:09.2  MEM= 2775.4M)
[09/03 00:03:13  15640s] Extracted 90.0003% (CPU Time= 0:00:10.3  MEM= 2775.4M)
[09/03 00:03:15  15642s] Extracted 100% (CPU Time= 0:00:12.6  MEM= 2775.4M)
[09/03 00:03:16  15643s] Number of Extracted Resistors     : 882184
[09/03 00:03:16  15643s] Number of Extracted Ground Cap.   : 905249
[09/03 00:03:16  15643s] Number of Extracted Coupling Cap. : 1952680
[09/03 00:03:16  15643s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 2744.875M)
[09/03 00:03:16  15643s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/03 00:03:16  15643s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2744.9M)
[09/03 00:03:16  15643s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb_Filter.rcdb.d' for storing RC.
[09/03 00:03:16  15644s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 44628 access done (mem: 2744.875M)
[09/03 00:03:16  15644s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2744.875M)
[09/03 00:03:16  15644s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 2744.875M)
[09/03 00:03:16  15644s] processing rcdb (/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d) for hinst (top) of cell (croc_chip);
[09/03 00:03:17  15645s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 0 access done (mem: 2744.875M)
[09/03 00:03:17  15645s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2744.875M)
[09/03 00:03:17  15645s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.0  Real Time: 0:00:15.0  MEM: 2744.875M)
[09/03 00:03:17  15645s] All LLGs are deleted
[09/03 00:03:17  15645s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2585.8M
[09/03 00:03:17  15645s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2585.8M
[09/03 00:03:17  15645s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2585.8M
[09/03 00:03:17  15645s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2585.8M
[09/03 00:03:17  15645s] Fast DP-INIT is on for default
[09/03 00:03:17  15645s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.165, REAL:0.040, MEM:2585.8M
[09/03 00:03:17  15645s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.189, REAL:0.065, MEM:2585.8M
[09/03 00:03:17  15645s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2585.8M
[09/03 00:03:17  15645s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2585.8M
[09/03 00:03:17  15645s] Starting delay calculation for Hold views
[09/03 00:03:18  15645s] Starting SI iteration 1 using Infinite Timing Windows
[09/03 00:03:18  15646s] #################################################################################
[09/03 00:03:18  15646s] # Design Stage: PostRoute
[09/03 00:03:18  15646s] # Design Name: croc_chip
[09/03 00:03:18  15646s] # Design Mode: 130nm
[09/03 00:03:18  15646s] # Analysis Mode: MMMC OCV 
[09/03 00:03:18  15646s] # Parasitics Mode: SPEF/RCDB
[09/03 00:03:18  15646s] # Signoff Settings: SI On 
[09/03 00:03:18  15646s] #################################################################################
[09/03 00:03:18  15647s] Topological Sorting (REAL = 0:00:00.0, MEM = 2650.7M, InitMEM = 2644.0M)
[09/03 00:03:18  15648s] Setting infinite Tws ...
[09/03 00:03:18  15648s] First Iteration Infinite Tw... 
[09/03 00:03:18  15648s] Calculate late delays in OCV mode...
[09/03 00:03:18  15648s] Calculate early delays in OCV mode...
[09/03 00:03:18  15648s] Start delay calculation (fullDC) (8 T). (MEM=2650.72)
[09/03 00:03:18  15648s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/03 00:03:18  15648s] LayerId::1 widthSet size::1
[09/03 00:03:18  15648s] LayerId::2 widthSet size::3
[09/03 00:03:18  15648s] LayerId::3 widthSet size::3
[09/03 00:03:18  15648s] LayerId::4 widthSet size::3
[09/03 00:03:18  15648s] LayerId::5 widthSet size::3
[09/03 00:03:18  15648s] LayerId::6 widthSet size::1
[09/03 00:03:18  15648s] LayerId::7 widthSet size::1
[09/03 00:03:18  15648s] Initializing multi-corner resistance tables ...
[09/03 00:03:18  15648s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:03:19  15649s] End AAE Lib Interpolated Model. (MEM=2667.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:03:19  15649s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 2667.680M)
[09/03 00:03:19  15649s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2667.7M)
[09/03 00:03:19  15649s] AAE_INFO: 8 threads acquired from CTE.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:03:20  15650s] Type 'man IMPESI-3194' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:03:20  15650s] Type 'man IMPESI-3199' for more detail.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/03 00:03:20  15650s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/03 00:03:22  15668s] Total number of fetched objects 49489
[09/03 00:03:22  15668s] AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
[09/03 00:03:22  15669s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/03 00:03:22  15669s] End delay calculation. (MEM=2979.09 CPU=0:00:18.9 REAL=0:00:02.0)
[09/03 00:03:22  15669s] End delay calculation (fullDC). (MEM=2979.09 CPU=0:00:21.0 REAL=0:00:04.0)
[09/03 00:03:22  15669s] *** CDM Built up (cpu=0:00:23.1  real=0:00:04.0  mem= 2979.1M) ***
[09/03 00:03:23  15672s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2979.1M)
[09/03 00:03:23  15672s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/03 00:03:23  15672s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2979.1M)
[09/03 00:03:23  15672s] Starting SI iteration 2
[09/03 00:03:23  15673s] Calculate late delays in OCV mode...
[09/03 00:03:23  15673s] Calculate early delays in OCV mode...
[09/03 00:03:23  15673s] Start delay calculation (fullDC) (8 T). (MEM=2689.22)
[09/03 00:03:23  15673s] End AAE Lib Interpolated Model. (MEM=2689.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:03:24  15675s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 10. 
[09/03 00:03:24  15675s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
[09/03 00:03:24  15675s] Total number of fetched objects 49489
[09/03 00:03:24  15675s] AAE_INFO-618: Total number of nets in the design is 50814,  1.4 percent of the nets selected for SI analysis
[09/03 00:03:24  15675s] End delay calculation. (MEM=3018.09 CPU=0:00:02.1 REAL=0:00:00.0)
[09/03 00:03:24  15675s] End delay calculation (fullDC). (MEM=3018.09 CPU=0:00:02.2 REAL=0:00:01.0)
[09/03 00:03:24  15675s] *** CDM Built up (cpu=0:00:02.2  real=0:00:01.0  mem= 3018.1M) ***
[09/03 00:03:24  15677s] *** Done Building Timing Graph (cpu=0:00:31.3 real=0:00:07.0 totSessionCpu=4:21:17 mem=3016.1M)
[09/03 00:03:25  15680s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.015  |  0.093  |  2.622  |   N/A   |  0.000  |  2.218  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.268%
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_hold
[09/03 00:03:26  15680s] Total CPU time: 51.6 sec
[09/03 00:03:26  15680s] Total Real time: 25.0 sec
[09/03 00:03:26  15680s] Total Memory Usage: 2568.242188 Mbytes
[09/03 00:03:26  15680s] Reset AAE Options
[09/03 00:03:26  15680s] 
[09/03 00:03:26  15680s] =============================================================================================
[09/03 00:03:26  15680s]  Final TAT Report for timeDesign
[09/03 00:03:26  15680s] =============================================================================================
[09/03 00:03:26  15680s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 00:03:26  15680s] ---------------------------------------------------------------------------------------------
[09/03 00:03:26  15680s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:03:26  15680s] [ ExtractRC              ]      1   0:00:15.8  (  65.2 % )     0:00:15.8 /  0:00:16.5    1.0
[09/03 00:03:26  15680s] [ TimingUpdate           ]      1   0:00:00.3  (   1.2 % )     0:00:06.9 /  0:00:31.3    4.5
[09/03 00:03:26  15680s] [ FullDelayCalc          ]      1   0:00:06.6  (  27.5 % )     0:00:06.6 /  0:00:29.9    4.5
[09/03 00:03:26  15680s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:08.0 /  0:00:34.6    4.4
[09/03 00:03:26  15680s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    3.2
[09/03 00:03:26  15680s] [ GenerateReports        ]      1   0:00:00.7  (   3.0 % )     0:00:00.7 /  0:00:02.6    3.6
[09/03 00:03:26  15680s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.5    3.2
[09/03 00:03:26  15680s] [ MISC                   ]          0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[09/03 00:03:26  15680s] ---------------------------------------------------------------------------------------------
[09/03 00:03:26  15680s]  timeDesign TOTAL                   0:00:24.2  ( 100.0 % )     0:00:24.2 /  0:00:51.6    2.1
[09/03 00:03:26  15680s] ---------------------------------------------------------------------------------------------
[09/03 00:03:26  15680s] 
[09/03 00:03:26  15680s] <CMD> checkPlace > rpt/05_route/checkPlace.rpt
[09/03 00:03:26  15680s] OPERPROF: Starting checkPlace at level 1, MEM:2568.2M
[09/03 00:03:26  15680s] #spOpts: N=130 
[09/03 00:03:26  15680s] All LLGs are deleted
[09/03 00:03:26  15680s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2568.2M
[09/03 00:03:26  15680s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2568.2M
[09/03 00:03:26  15680s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2568.2M
[09/03 00:03:26  15680s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2568.2M
[09/03 00:03:26  15680s] Core basic site is CoreSite
[09/03 00:03:26  15680s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:03:26  15680s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/03 00:03:26  15680s] SiteArray: use 3,092,480 bytes
[09/03 00:03:26  15680s] SiteArray: current memory after site array memory allocation 2592.2M
[09/03 00:03:26  15680s] SiteArray: FP blocked sites are writable
[09/03 00:03:26  15680s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:03:26  15680s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2592.2M
[09/03 00:03:26  15680s] Process 60003 wires and vias for routing blockage analysis
[09/03 00:03:26  15680s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.185, REAL:0.026, MEM:2592.2M
[09/03 00:03:26  15680s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.341, REAL:0.068, MEM:2592.2M
[09/03 00:03:26  15680s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.348, REAL:0.075, MEM:2592.2M
[09/03 00:03:26  15680s] Begin checking placement ... (start mem=2568.2M, init mem=2592.2M)
[09/03 00:03:26  15681s] 
[09/03 00:03:26  15681s] Running CheckPlace using 8 threads!...
[09/03 00:03:26  15682s] 
[09/03 00:03:26  15682s] ...checkPlace MT is done!
[09/03 00:03:26  15682s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2592.2M
[09/03 00:03:26  15682s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.019, REAL:0.019, MEM:2592.2M
[09/03 00:03:26  15682s] Overlapping with other instance:	6
[09/03 00:03:26  15682s] Pre-route DRC Violation:	194
[09/03 00:03:26  15682s] Orientation Violation:	1
[09/03 00:03:26  15682s] *info: Placed = 52076          (Fixed = 8322)
[09/03 00:03:26  15682s] *info: Unplaced = 0           
[09/03 00:03:26  15682s] Placement Density:61.27%(651713/1063714)
[09/03 00:03:26  15682s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/03 00:03:26  15682s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2592.2M
[09/03 00:03:26  15682s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.016, REAL:0.016, MEM:2592.2M
[09/03 00:03:26  15682s] Finished checkPlace (total: cpu=0:00:01.6, real=0:00:00.0; vio checks: cpu=0:00:01.1, real=0:00:00.0; mem=2592.2M)
[09/03 00:03:26  15682s] OPERPROF: Finished checkPlace at level 1, CPU:1.582, REAL:0.435, MEM:2592.2M
[09/03 00:03:26  15682s] invalid command name "~"
[09/03 00:04:56  15692s] <CMD> win
[09/03 00:05:02  15693s] <CMD> checkPlace
[09/03 00:05:02  15693s] OPERPROF: Starting checkPlace at level 1, MEM:2609.1M
[09/03 00:05:02  15693s] #spOpts: N=130 
[09/03 00:05:02  15693s] All LLGs are deleted
[09/03 00:05:02  15693s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2609.1M
[09/03 00:05:02  15693s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2609.1M
[09/03 00:05:02  15693s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2609.1M
[09/03 00:05:02  15693s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2609.1M
[09/03 00:05:02  15693s] Core basic site is CoreSite
[09/03 00:05:02  15693s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:05:02  15693s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/03 00:05:02  15693s] SiteArray: use 3,092,480 bytes
[09/03 00:05:02  15693s] SiteArray: current memory after site array memory allocation 2609.1M
[09/03 00:05:02  15693s] SiteArray: FP blocked sites are writable
[09/03 00:05:02  15693s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:05:02  15693s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2609.1M
[09/03 00:05:03  15693s] Process 60003 wires and vias for routing blockage analysis
[09/03 00:05:03  15693s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.189, REAL:0.027, MEM:2609.1M
[09/03 00:05:03  15693s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.312, REAL:0.061, MEM:2609.1M
[09/03 00:05:03  15693s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.317, REAL:0.066, MEM:2609.1M
[09/03 00:05:03  15693s] Begin checking placement ... (start mem=2609.1M, init mem=2609.1M)
[09/03 00:05:03  15694s] 
[09/03 00:05:03  15694s] Running CheckPlace using 8 threads!...
[09/03 00:05:03  15694s] 
[09/03 00:05:03  15694s] ...checkPlace MT is done!
[09/03 00:05:03  15695s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2609.1M
[09/03 00:05:03  15695s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.021, MEM:2609.1M
[09/03 00:05:03  15695s] Overlapping with other instance:	6
[09/03 00:05:03  15695s] Pre-route DRC Violation:	194
[09/03 00:05:03  15695s] Orientation Violation:	1
[09/03 00:05:03  15695s] *info: Placed = 52076          (Fixed = 8322)
[09/03 00:05:03  15695s] *info: Unplaced = 0           
[09/03 00:05:03  15695s] Placement Density:61.27%(651713/1063714)
[09/03 00:05:03  15695s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/03 00:05:03  15695s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2609.1M
[09/03 00:05:03  15695s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.018, MEM:2609.1M
[09/03 00:05:03  15695s] Finished checkPlace (total: cpu=0:00:01.5, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:00.0; mem=2609.1M)
[09/03 00:05:03  15695s] OPERPROF: Finished checkPlace at level 1, CPU:1.478, REAL:0.410, MEM:2609.1M
[09/03 00:05:20  15697s] <CMD> refinePlace -checkRoute 0 -preserveRouting 1 -rmAffectedRouting 0 -swapEEQ 0
[09/03 00:05:20  15697s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2609.1M
[09/03 00:05:20  15697s] #spOpts: N=130 
[09/03 00:05:20  15697s] All LLGs are deleted
[09/03 00:05:20  15697s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2609.1M
[09/03 00:05:20  15697s] Core basic site is CoreSite
[09/03 00:05:20  15697s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:05:20  15697s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/03 00:05:20  15697s] SiteArray: use 3,092,480 bytes
[09/03 00:05:20  15697s] SiteArray: current memory after site array memory allocation 2609.1M
[09/03 00:05:20  15697s] SiteArray: FP blocked sites are writable
[09/03 00:05:20  15697s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:05:20  15697s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2609.1M
[09/03 00:05:20  15697s] Process 60003 wires and vias for routing blockage analysis
[09/03 00:05:20  15697s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.189, REAL:0.027, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.350, REAL:0.071, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:         Starting CMU at level 5, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:         Finished CMU at level 5, CPU:0.012, REAL:0.009, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.408, REAL:0.126, MEM:2609.1M
[09/03 00:05:20  15697s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2609.1MB).
[09/03 00:05:20  15697s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.503, REAL:0.223, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.504, REAL:0.223, MEM:2609.1M
[09/03 00:05:20  15697s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.25
[09/03 00:05:20  15697s] OPERPROF:   Starting RefinePlace at level 2, MEM:2609.1M
[09/03 00:05:20  15697s] *** Starting refinePlace (4:21:38 mem=2609.1M) ***
[09/03 00:05:20  15697s] Total net bbox length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 3.889e+04)
[09/03 00:05:20  15697s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:2609.1M
[09/03 00:05:20  15697s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2609.1M
[09/03 00:05:20  15697s] Starting refinePlace ...
[09/03 00:05:20  15697s]   Spread Effort: high, post-route mode, useDDP on.
[09/03 00:05:20  15697s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2618.1MB) @(4:21:38 - 4:21:38).
[09/03 00:05:20  15697s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 00:05:20  15697s] wireLenOptFixPriorityInst 5271 inst fixed
[09/03 00:05:20  15697s] 
[09/03 00:05:20  15697s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/03 00:05:21  15699s] Move report: legalization moves 5 insts, mean move: 2.48 um, max move: 5.70 um
[09/03 00:05:21  15699s] 	Max move on inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP): (663.84, 1039.74) --> (661.92, 1043.52)
[09/03 00:05:21  15699s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=2618.1MB) @(4:21:38 - 4:21:39).
[09/03 00:05:21  15699s] Move report: Detail placement moves 5 insts, mean move: 2.48 um, max move: 5.70 um
[09/03 00:05:21  15699s] 	Max move on inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP): (663.84, 1039.74) --> (661.92, 1043.52)
[09/03 00:05:21  15699s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2618.1MB
[09/03 00:05:21  15699s] Statistics of distance of Instance movement in refine placement:
[09/03 00:05:21  15699s]   maximum (X+Y) =         5.70 um
[09/03 00:05:21  15699s]   inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP) with max move: (663.84, 1039.74) -> (661.92, 1043.52)
[09/03 00:05:21  15699s]   mean    (X+Y) =         2.48 um
[09/03 00:05:21  15699s] Summary Report:
[09/03 00:05:21  15699s] Instances move: 5 (out of 43754 movable)
[09/03 00:05:21  15699s] Instances flipped: 0
[09/03 00:05:21  15699s] Mean displacement: 2.48 um
[09/03 00:05:21  15699s] Max displacement: 5.70 um (Instance: i_croc_soc/i_croc/i_timer/clockman_RO581XYP) (663.84, 1039.74) -> (661.92, 1043.52)
[09/03 00:05:21  15699s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[09/03 00:05:21  15699s] Total instances moved : 5
[09/03 00:05:21  15699s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.638, REAL:1.042, MEM:2618.1M
[09/03 00:05:21  15699s] Total net bbox length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 3.889e+04)
[09/03 00:05:21  15699s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2618.1MB
[09/03 00:05:21  15699s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=2618.1MB) @(4:21:38 - 4:21:39).
[09/03 00:05:21  15699s] *** Finished refinePlace (4:21:39 mem=2618.1M) ***
[09/03 00:05:21  15699s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.25
[09/03 00:05:21  15699s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.777, REAL:1.182, MEM:2618.1M
[09/03 00:05:21  15699s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2618.1M
[09/03 00:05:21  15699s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.018, MEM:2618.1M
[09/03 00:05:21  15699s] All LLGs are deleted
[09/03 00:05:21  15699s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2618.1M
[09/03 00:05:21  15699s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2618.1M
[09/03 00:05:21  15699s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.625, REAL:1.525, MEM:2618.1M
[09/03 00:05:25  15700s] <CMD> checkPlace
[09/03 00:05:25  15700s] OPERPROF: Starting checkPlace at level 1, MEM:2618.1M
[09/03 00:05:25  15700s] #spOpts: N=130 
[09/03 00:05:25  15700s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2618.1M
[09/03 00:05:25  15700s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2618.1M
[09/03 00:05:25  15700s] Core basic site is CoreSite
[09/03 00:05:25  15700s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:05:25  15700s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/03 00:05:25  15700s] SiteArray: use 3,092,480 bytes
[09/03 00:05:25  15700s] SiteArray: current memory after site array memory allocation 2618.1M
[09/03 00:05:25  15700s] SiteArray: FP blocked sites are writable
[09/03 00:05:25  15700s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:05:25  15700s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2618.1M
[09/03 00:05:25  15700s] Process 60003 wires and vias for routing blockage analysis
[09/03 00:05:25  15700s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.187, REAL:0.027, MEM:2618.1M
[09/03 00:05:25  15700s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.361, REAL:0.076, MEM:2618.1M
[09/03 00:05:25  15700s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.369, REAL:0.084, MEM:2618.1M
[09/03 00:05:25  15700s] Begin checking placement ... (start mem=2618.1M, init mem=2618.1M)
[09/03 00:05:25  15700s] 
[09/03 00:05:25  15700s] Running CheckPlace using 8 threads!...
[09/03 00:05:25  15701s] 
[09/03 00:05:25  15701s] ...checkPlace MT is done!
[09/03 00:05:25  15701s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2618.1M
[09/03 00:05:25  15701s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.025, REAL:0.025, MEM:2618.1M
[09/03 00:05:25  15701s] Pre-route DRC Violation:	194
[09/03 00:05:25  15701s] *info: Placed = 52076          (Fixed = 8322)
[09/03 00:05:25  15701s] *info: Unplaced = 0           
[09/03 00:05:25  15701s] Placement Density:61.27%(651713/1063714)
[09/03 00:05:25  15701s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/03 00:05:25  15701s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2618.1M
[09/03 00:05:25  15701s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.018, MEM:2618.1M
[09/03 00:05:25  15701s] Finished checkPlace (total: cpu=0:00:01.7, real=0:00:00.0; vio checks: cpu=0:00:01.2, real=0:00:00.0; mem=2618.1M)
[09/03 00:05:25  15701s] OPERPROF: Finished checkPlace at level 1, CPU:1.688, REAL:0.493, MEM:2618.1M
[09/03 00:05:37  15703s] <CMD> setMultiCpuUsage -localCpu 8
[09/03 00:05:37  15703s] <CMD> setPreference ConstraintUserXGrid 0.1
[09/03 00:05:37  15703s] <CMD> setPreference ConstraintUserXOffset 0.1
[09/03 00:05:37  15703s] <CMD> setPreference ConstraintUserYGrid 0.1
[09/03 00:05:37  15703s] <CMD> setPreference ConstraintUserYOffset 0.1
[09/03 00:05:37  15703s] <CMD> setPreference SnapAllCorners 1
[09/03 00:05:37  15703s] <CMD> setAnalysisMode -analysisType onchipvariation
[09/03 00:05:37  15703s] <CMD> all_constraint_modes -active
[09/03 00:05:37  15703s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[09/03 00:05:37  15703s] <CMD> set_propagated_clock [all_clocks]
[09/03 00:05:37  15703s] <CMD> current_design
[09/03 00:05:37  15703s] <CMD> set_max_fanout 32 [current_design]
[09/03 00:05:37  15703s] <CMD> current_design
[09/03 00:05:37  15703s] <CMD> set_max_transition 0.5 [current_design] 
[09/03 00:05:37  15703s] <CMD> setExtractRCMode -layerIndependent 1
[09/03 00:05:37  15703s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 44628 access done (mem: 2618.078M)
[09/03 00:05:37  15703s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/03 00:05:37  15703s] Type 'man IMPEXT-3493' for more detail.
[09/03 00:05:37  15703s] <CMD> setExtractRCMode -defViaCap true
[09/03 00:05:37  15703s] <CMD> setDesignMode -reset -congEffort
[09/03 00:05:37  15703s] -congEffort auto
[09/03 00:05:37  15703s] <CMD> setDesignMode -flowEffort standard -process 130
[09/03 00:05:37  15703s] ##  Process: 130           (User Set)               
[09/03 00:05:37  15703s] ##     Node: (not set)                           
[09/03 00:05:37  15703s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/03 00:05:37  15703s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/03 00:05:37  15703s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/03 00:05:37  15703s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/03 00:05:37  15703s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/03 00:05:37  15703s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/03 00:05:37  15703s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/03 00:05:37  15703s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[09/03 00:05:37  15703s] <CMD> setDesignMode -congEffort high
[09/03 00:05:37  15703s] <CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/03 00:05:37  15703s] <CMD> set_table_style -no_frame_fix_width
[09/03 00:05:37  15703s] <CMD> set_global timing_report_enable_auto_column_width true
[09/03 00:05:37  15703s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[09/03 00:05:37  15703s] <CMD> reset_path_group -all
[09/03 00:05:37  15703s] <CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/03 00:05:37  15703s] <CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/03 00:05:37  15703s] <CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
[09/03 00:05:37  15703s] <CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/03 00:05:37  15703s] <CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
[09/03 00:05:37  15703s] <CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/03 00:05:37  15703s] <CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/03 00:05:37  15703s] <CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
[09/03 00:05:37  15703s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[09/03 00:05:37  15703s] Effort level <high> specified for reg2reg path_group
[09/03 00:05:37  15703s] <CMD> setPathGroupOptions reg2icg -effortLevel high
[09/03 00:05:37  15703s] Effort level <high> specified for reg2icg path_group
[09/03 00:05:37  15703s] <CMD> setPathGroupOptions reg2mem -effortLevel high
[09/03 00:05:37  15703s] Effort level <high> specified for reg2mem path_group
[09/03 00:05:37  15703s] <CMD> setPathGroupOptions mem2reg -effortLevel high
[09/03 00:05:37  15703s] Effort level <high> specified for mem2reg path_group
[09/03 00:05:37  15703s] <CMD> setPathGroupOptions reg2out -effortLevel low
[09/03 00:05:37  15703s] Effort level <low> specified for reg2out path_group
[09/03 00:05:37  15703s] <CMD> setPathGroupOptions in2reg -effortLevel low
[09/03 00:05:37  15703s] Effort level <low> specified for in2reg path_group
[09/03 00:05:37  15703s] <CMD> setPathGroupOptions in2icg -effortLevel low
[09/03 00:05:37  15703s] Effort level <low> specified for in2icg path_group
[09/03 00:05:37  15703s] <CMD> setPathGroupOptions in2out -effortLevel low
[09/03 00:05:37  15703s] Effort level <low> specified for in2out path_group
[09/03 00:05:37  15703s] <CMD> reportPathGroupOptions
[09/03 00:05:37  15703s]  ------------------------------------------------------------------------------------------------------------------------
[09/03 00:05:37  15703s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[09/03 00:05:37  15703s]  ------------------------------------------------------------------------------------------------------------------------
[09/03 00:05:37  15703s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/03 00:05:37  15703s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/03 00:05:37  15703s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/03 00:05:37  15703s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/03 00:05:37  15703s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/03 00:05:37  15703s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/03 00:05:37  15703s]  ------------------------------------------------------------------------------------------------------------------------
[09/03 00:05:37  15703s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/03 00:05:37  15703s] Type 'man IMPOPT-6115' for more detail.
[09/03 00:05:37  15703s] #################################################################################
[09/03 00:05:37  15703s] # Design Stage: PostRoute
[09/03 00:05:37  15703s] # Design Name: croc_chip
[09/03 00:05:37  15703s] # Design Mode: 130nm
[09/03 00:05:37  15703s] # Analysis Mode: MMMC OCV 
[09/03 00:05:37  15703s] # Parasitics Mode: No SPEF/RCDB
[09/03 00:05:37  15703s] # Signoff Settings: SI On 
[09/03 00:05:37  15703s] #################################################################################
[09/03 00:05:37  15703s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:05:37  15703s] #################################################################################
[09/03 00:05:37  15703s] # Design Stage: PostRoute
[09/03 00:05:37  15703s] # Design Name: croc_chip
[09/03 00:05:37  15703s] # Design Mode: 130nm
[09/03 00:05:37  15703s] # Analysis Mode: MMMC OCV 
[09/03 00:05:37  15703s] # Parasitics Mode: No SPEF/RCDB
[09/03 00:05:37  15703s] # Signoff Settings: SI On 
[09/03 00:05:37  15703s] #################################################################################
[09/03 00:05:37  15703s] **ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/clockman_RO571XYP' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/backintime_RO812VXY' already exists in the design. Provide a unique name for the new instance.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/03 00:05:37  15703s] Type 'man IMPOPT-6115' for more detail.
[09/03 00:05:37  15703s] **ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/clockman_RO581XYP' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/i_timer/backintime_RO842VXY' already exists in the design. Provide a unique name for the new instance.
<CMD> setNanoRouteMode -reset
[09/03 00:05:37  15703s] -routeAntennaCellName ""
[09/03 00:05:37  15703s] -routeInsertAntennaDiode false
[09/03 00:05:37  15703s] -routeWithSiDriven false
[09/03 00:05:37  15703s] -routeWithTimingDriven false
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -dbProcessNode 130
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/03 00:05:37  15703s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
[09/03 00:05:37  15703s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
[09/03 00:05:37  15703s] <CMD> setOptMode -addInstancePrefix ictc_postRoute_setup_
[09/03 00:05:37  15703s] <CMD> optDesign -postRoute
[09/03 00:05:37  15703s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1930.3M, totSessionCpu=4:21:44 **
[09/03 00:05:37  15703s] **INFO: User settings:
[09/03 00:05:37  15703s] setNanoRouteMode -dbProcessNode                 130
[09/03 00:05:37  15703s] setNanoRouteMode -routeAntennaCellName          sky130_fd_sc_hd__diode_2
[09/03 00:05:37  15703s] setNanoRouteMode -routeExpAdvancedPinAccess     2
[09/03 00:05:37  15703s] setNanoRouteMode -routeInsertAntennaDiode       true
[09/03 00:05:37  15703s] setNanoRouteMode -routeWithSiDriven             true
[09/03 00:05:37  15703s] setNanoRouteMode -routeWithSiPostRouteFix       false
[09/03 00:05:37  15703s] setNanoRouteMode -routeWithTimingDriven         true
[09/03 00:05:37  15703s] setNanoRouteMode -timingEngine                  {}
[09/03 00:05:37  15703s] setDesignMode -bottomRoutingLayer               Metal2
[09/03 00:05:37  15703s] setDesignMode -congEffort                       high
[09/03 00:05:37  15703s] setDesignMode -flowEffort                       standard
[09/03 00:05:37  15703s] setDesignMode -process                          130
[09/03 00:05:37  15703s] setDesignMode -topRoutingLayer                  Metal4
[09/03 00:05:37  15703s] setExtractRCMode -basic                         true
[09/03 00:05:37  15703s] setExtractRCMode -coupled                       true
[09/03 00:05:37  15703s] setExtractRCMode -coupling_c_th                 0.4
[09/03 00:05:37  15703s] setExtractRCMode -defViaCap                     true
[09/03 00:05:37  15703s] setExtractRCMode -engine                        postRoute
[09/03 00:05:37  15703s] setExtractRCMode -extended                      false
[09/03 00:05:37  15703s] setExtractRCMode -layerIndependent              1
[09/03 00:05:37  15703s] setExtractRCMode -relative_c_th                 1
[09/03 00:05:37  15703s] setExtractRCMode -total_c_th                    0
[09/03 00:05:37  15703s] setUsefulSkewMode -ecoRoute                     false
[09/03 00:05:37  15703s] setDelayCalMode -enable_high_fanout             true
[09/03 00:05:37  15703s] setDelayCalMode -eng_copyNetPropToNewNet        true
[09/03 00:05:37  15703s] setDelayCalMode -engine                         aae
[09/03 00:05:37  15703s] setDelayCalMode -ignoreNetLoad                  false
[09/03 00:05:37  15703s] setDelayCalMode -SIAware                        true
[09/03 00:05:37  15703s] setOptMode -activeHoldViews                     { func_view_bc }
[09/03 00:05:37  15703s] setOptMode -activeSetupViews                    { func_view_wc }
[09/03 00:05:37  15703s] setOptMode -addInstancePrefix                   ictc_postRoute_setup_
[09/03 00:05:37  15703s] setOptMode -autoHoldViews                       { func_view_bc}
[09/03 00:05:37  15703s] setOptMode -autoSetupViews                      { func_view_wc}
[09/03 00:05:37  15703s] setOptMode -autoTDGRSetupViews                  { func_view_wc}
[09/03 00:05:37  15703s] setOptMode -autoViewHoldTargetSlack             0
[09/03 00:05:37  15703s] setOptMode -drcMargin                           0
[09/03 00:05:37  15703s] setOptMode -expExtremeCongestionAwareBuffering  true
[09/03 00:05:37  15703s] setOptMode -fixCap                              true
[09/03 00:05:37  15703s] setOptMode -fixDrc                              true
[09/03 00:05:37  15703s] setOptMode -fixFanoutLoad                       true
[09/03 00:05:37  15703s] setOptMode -fixTran                             true
[09/03 00:05:37  15703s] setOptMode -optimizeFF                          true
[09/03 00:05:37  15703s] setOptMode -preserveAllSequential               false
[09/03 00:05:37  15703s] setOptMode -setupTargetSlack                    0
[09/03 00:05:37  15703s] setSIMode -separate_delta_delay_on_data         true
[09/03 00:05:37  15703s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/03 00:05:37  15703s] setAnalysisMode -analysisType                   onChipVariation
[09/03 00:05:37  15703s] setAnalysisMode -checkType                      setup
[09/03 00:05:37  15703s] setAnalysisMode -clkSrcPath                     true
[09/03 00:05:37  15703s] setAnalysisMode -clockGatingCheck               true
[09/03 00:05:37  15703s] setAnalysisMode -clockPropagation               sdcControl
[09/03 00:05:37  15703s] setAnalysisMode -cppr                           both
[09/03 00:05:37  15703s] setAnalysisMode -enableMultipleDriveNet         true
[09/03 00:05:37  15703s] setAnalysisMode -log                            true
[09/03 00:05:37  15703s] setAnalysisMode -sequentialConstProp            true
[09/03 00:05:37  15703s] setAnalysisMode -skew                           true
[09/03 00:05:37  15703s] setAnalysisMode -timeBorrowing                  true
[09/03 00:05:37  15703s] setAnalysisMode -timingSelfLoopsNoSkew          false
[09/03 00:05:37  15703s] setAnalysisMode -usefulSkew                     true
[09/03 00:05:37  15703s] setAnalysisMode -useOutputPinCap                true
[09/03 00:05:37  15703s] setAnalysisMode -warn                           true
[09/03 00:05:37  15703s] 
[09/03 00:05:37  15703s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/03 00:05:37  15703s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/03 00:05:39  15705s] Creating Cell Server ...(0, 0, 0, 0)
[09/03 00:05:39  15705s] Summary for sequential cells identification: 
[09/03 00:05:39  15705s]   Identified SBFF number: 3
[09/03 00:05:39  15705s]   Identified MBFF number: 0
[09/03 00:05:39  15705s]   Identified SB Latch number: 0
[09/03 00:05:39  15705s]   Identified MB Latch number: 0
[09/03 00:05:39  15705s]   Not identified SBFF number: 0
[09/03 00:05:39  15705s]   Not identified MBFF number: 0
[09/03 00:05:39  15705s]   Not identified SB Latch number: 0
[09/03 00:05:39  15705s]   Not identified MB Latch number: 0
[09/03 00:05:39  15705s]   Number of sequential cells which are not FFs: 7
[09/03 00:05:39  15705s]  Visiting view : func_view_wc
[09/03 00:05:39  15705s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/03 00:05:39  15705s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/03 00:05:39  15705s]  Visiting view : func_view_bc
[09/03 00:05:39  15705s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/03 00:05:39  15705s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/03 00:05:39  15705s]  Setting StdDelay to 38.40
[09/03 00:05:39  15705s] Creating Cell Server, finished. 
[09/03 00:05:39  15705s] 
[09/03 00:05:39  15705s] Need call spDPlaceInit before registerPrioInstLoc.
[09/03 00:05:39  15705s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:05:39  15705s] GigaOpt running with 8 threads.
[09/03 00:05:39  15705s] Info: 8 threads available for lower-level modules during optimization.
[09/03 00:05:39  15705s] OPERPROF: Starting DPlace-Init at level 1, MEM:2624.6M
[09/03 00:05:39  15705s] #spOpts: N=130 
[09/03 00:05:39  15705s] All LLGs are deleted
[09/03 00:05:39  15705s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2624.6M
[09/03 00:05:39  15705s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2624.6M
[09/03 00:05:39  15705s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2624.6M
[09/03 00:05:39  15705s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2624.6M
[09/03 00:05:39  15705s] Core basic site is CoreSite
[09/03 00:05:39  15705s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:05:39  15705s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/03 00:05:39  15705s] SiteArray: use 3,092,480 bytes
[09/03 00:05:39  15705s] SiteArray: current memory after site array memory allocation 2624.6M
[09/03 00:05:39  15705s] SiteArray: FP blocked sites are writable
[09/03 00:05:39  15705s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:05:39  15705s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2624.6M
[09/03 00:05:39  15705s] Process 60003 wires and vias for routing blockage analysis
[09/03 00:05:39  15705s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.197, REAL:0.028, MEM:2624.6M
[09/03 00:05:39  15705s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.327, REAL:0.063, MEM:2624.6M
[09/03 00:05:39  15705s] OPERPROF:     Starting CMU at level 3, MEM:2624.6M
[09/03 00:05:39  15705s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2624.6M
[09/03 00:05:39  15705s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.366, REAL:0.099, MEM:2624.6M
[09/03 00:05:39  15705s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2624.6MB).
[09/03 00:05:39  15705s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.435, REAL:0.169, MEM:2624.6M
[09/03 00:05:39  15705s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:05:39  15705s] 
[09/03 00:05:39  15705s] Creating Lib Analyzer ...
[09/03 00:05:39  15705s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:05:39  15705s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/03 00:05:39  15705s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/03 00:05:39  15705s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/03 00:05:39  15705s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/03 00:05:39  15705s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/03 00:05:39  15705s] 
[09/03 00:05:39  15705s] {RT default_rc_corner 0 4 4 0}
[09/03 00:05:39  15706s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:21:46 mem=2624.6M
[09/03 00:05:39  15706s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:21:46 mem=2624.6M
[09/03 00:05:39  15706s] Creating Lib Analyzer, finished. 
[09/03 00:05:39  15706s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1932.8M, totSessionCpu=4:21:46 **
[09/03 00:05:39  15706s] Existing Dirty Nets : 0
[09/03 00:05:39  15706s] New Signature Flow (optDesignCheckOptions) ....
[09/03 00:05:39  15706s] #WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
[09/03 00:05:39  15706s] #Taking db snapshot
[09/03 00:05:39  15706s] #Taking db snapshot ... done
[09/03 00:05:39  15706s] OPERPROF: Starting checkPlace at level 1, MEM:2592.6M
[09/03 00:05:39  15706s] #spOpts: N=130 
[09/03 00:05:39  15706s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2592.6M
[09/03 00:05:39  15706s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:05:40  15706s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.029, MEM:2592.6M
[09/03 00:05:40  15706s] Begin checking placement ... (start mem=2592.6M, init mem=2592.6M)
[09/03 00:05:40  15706s] 
[09/03 00:05:40  15706s] Running CheckPlace using 8 threads!...
[09/03 00:05:40  15707s] 
[09/03 00:05:40  15707s] ...checkPlace MT is done!
[09/03 00:05:40  15707s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2592.6M
[09/03 00:05:40  15707s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.022, REAL:0.022, MEM:2592.6M
[09/03 00:05:40  15707s] Pre-route DRC Violation:	194
[09/03 00:05:40  15707s] *info: Placed = 52076          (Fixed = 8322)
[09/03 00:05:40  15707s] *info: Unplaced = 0           
[09/03 00:05:40  15707s] Placement Density:61.27%(651713/1063714)
[09/03 00:05:40  15707s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/03 00:05:40  15707s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2592.6M
[09/03 00:05:40  15707s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:2592.6M
[09/03 00:05:40  15707s] Finished checkPlace (total: cpu=0:00:00.9, real=0:00:01.0; vio checks: cpu=0:00:00.8, real=0:00:00.0; mem=2592.6M)
[09/03 00:05:40  15707s] OPERPROF: Finished checkPlace at level 1, CPU:0.882, REAL:0.324, MEM:2592.6M
[09/03 00:05:40  15707s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/03 00:05:40  15707s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/03 00:05:40  15707s] **INFO: Command refinePlace may be used to fix the placement violations
[09/03 00:05:40  15707s]  Initial DC engine is -> aae
[09/03 00:05:40  15707s]  
[09/03 00:05:40  15707s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/03 00:05:40  15707s]  
[09/03 00:05:40  15707s]  
[09/03 00:05:40  15707s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/03 00:05:40  15707s]  
[09/03 00:05:40  15707s] Reset EOS DB
[09/03 00:05:40  15707s] Ignoring AAE DB Resetting ...
[09/03 00:05:40  15707s]  Set Options for AAE Based Opt flow 
[09/03 00:05:40  15707s] *** optDesign -postRoute ***
[09/03 00:05:40  15707s] DRC Margin: user margin 0.0; extra margin 0
[09/03 00:05:40  15707s] Setup Target Slack: user slack 0
[09/03 00:05:40  15707s] Hold Target Slack: user slack 0
[09/03 00:05:40  15707s] Opt: RC extraction mode changed to 'detail'
[09/03 00:05:40  15707s] All LLGs are deleted
[09/03 00:05:40  15707s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2592.6M
[09/03 00:05:40  15707s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2592.6M
[09/03 00:05:40  15707s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2592.6M
[09/03 00:05:40  15707s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2592.6M
[09/03 00:05:40  15707s] Fast DP-INIT is on for default
[09/03 00:05:40  15707s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.121, REAL:0.032, MEM:2592.6M
[09/03 00:05:40  15707s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.147, REAL:0.059, MEM:2592.6M
[09/03 00:05:40  15707s] Multi-VT timing optimization disabled based on library information.
[09/03 00:05:40  15707s] Deleting Cell Server ...
[09/03 00:05:40  15707s] Deleting Lib Analyzer.
[09/03 00:05:40  15707s] Creating Cell Server ...(0, 0, 0, 0)
[09/03 00:05:40  15707s] Summary for sequential cells identification: 
[09/03 00:05:40  15707s]   Identified SBFF number: 3
[09/03 00:05:40  15707s]   Identified MBFF number: 0
[09/03 00:05:40  15707s]   Identified SB Latch number: 0
[09/03 00:05:40  15707s]   Identified MB Latch number: 0
[09/03 00:05:40  15707s]   Not identified SBFF number: 0
[09/03 00:05:40  15707s]   Not identified MBFF number: 0
[09/03 00:05:40  15707s]   Not identified SB Latch number: 0
[09/03 00:05:40  15707s]   Not identified MB Latch number: 0
[09/03 00:05:40  15707s]   Number of sequential cells which are not FFs: 7
[09/03 00:05:40  15707s]  Visiting view : func_view_wc
[09/03 00:05:40  15707s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/03 00:05:40  15707s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/03 00:05:40  15707s]  Visiting view : func_view_bc
[09/03 00:05:40  15707s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/03 00:05:40  15707s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/03 00:05:40  15707s]  Setting StdDelay to 38.40
[09/03 00:05:40  15707s] Creating Cell Server, finished. 
[09/03 00:05:40  15707s] 
[09/03 00:05:40  15707s] Deleting Cell Server ...
[09/03 00:05:40  15707s] ** INFO : this run is activating 'postRoute' automaton
[09/03 00:05:40  15707s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/03 00:05:40  15707s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/03 00:05:40  15707s] RC Extraction called in multi-corner(1) mode.
[09/03 00:05:40  15707s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/03 00:05:40  15707s] Type 'man IMPEXT-6197' for more detail.
[09/03 00:05:40  15707s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/03 00:05:40  15707s] * Layer Id             : 1 - M1
[09/03 00:05:40  15707s]       Thickness        : 0.4
[09/03 00:05:40  15707s]       Min Width        : 0.16
[09/03 00:05:40  15707s]       Layer Dielectric : 4.1
[09/03 00:05:40  15707s] * Layer Id             : 2 - M2
[09/03 00:05:40  15707s]       Thickness        : 0.45
[09/03 00:05:40  15707s]       Min Width        : 0.2
[09/03 00:05:40  15707s]       Layer Dielectric : 4.1
[09/03 00:05:40  15707s] * Layer Id             : 3 - M3
[09/03 00:05:40  15707s]       Thickness        : 0.45
[09/03 00:05:40  15707s]       Min Width        : 0.2
[09/03 00:05:40  15707s]       Layer Dielectric : 4.1
[09/03 00:05:40  15707s] * Layer Id             : 4 - M4
[09/03 00:05:40  15707s]       Thickness        : 0.45
[09/03 00:05:40  15707s]       Min Width        : 0.2
[09/03 00:05:40  15707s]       Layer Dielectric : 4.1
[09/03 00:05:40  15707s] * Layer Id             : 5 - M5
[09/03 00:05:40  15707s]       Thickness        : 0.45
[09/03 00:05:40  15707s]       Min Width        : 0.2
[09/03 00:05:40  15707s]       Layer Dielectric : 4.1
[09/03 00:05:40  15707s] * Layer Id             : 6 - M6
[09/03 00:05:40  15707s]       Thickness        : 2
[09/03 00:05:40  15707s]       Min Width        : 1.64
[09/03 00:05:40  15707s]       Layer Dielectric : 4.1
[09/03 00:05:40  15707s] * Layer Id             : 7 - M7
[09/03 00:05:40  15707s]       Thickness        : 3
[09/03 00:05:40  15707s]       Min Width        : 2
[09/03 00:05:40  15707s]       Layer Dielectric : 4.1
[09/03 00:05:40  15707s] extractDetailRC Option : -outfile /tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d -maxResLength 200  -basic
[09/03 00:05:40  15707s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/03 00:05:40  15707s]       RC Corner Indexes            0   
[09/03 00:05:40  15707s] Capacitance Scaling Factor   : 1.00000 
[09/03 00:05:40  15707s] Coupling Cap. Scaling Factor : 1.00000 
[09/03 00:05:40  15707s] Resistance Scaling Factor    : 1.00000 
[09/03 00:05:40  15707s] Clock Cap. Scaling Factor    : 1.00000 
[09/03 00:05:40  15707s] Clock Res. Scaling Factor    : 1.00000 
[09/03 00:05:40  15707s] Shrink Factor                : 1.00000
[09/03 00:05:41  15708s] LayerId::1 widthSet size::1
[09/03 00:05:41  15708s] LayerId::2 widthSet size::3
[09/03 00:05:41  15708s] LayerId::3 widthSet size::3
[09/03 00:05:41  15708s] LayerId::4 widthSet size::3
[09/03 00:05:41  15708s] LayerId::5 widthSet size::3
[09/03 00:05:41  15708s] LayerId::6 widthSet size::1
[09/03 00:05:41  15708s] LayerId::7 widthSet size::1
[09/03 00:05:41  15708s] Initializing multi-corner resistance tables ...
[09/03 00:05:41  15708s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:05:42  15709s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2592.6M)
[09/03 00:05:42  15709s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for storing RC.
[09/03 00:05:43  15710s] Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 2644.6M)
[09/03 00:05:44  15711s] Extracted 20.0003% (CPU Time= 0:00:02.8  MEM= 2644.6M)
[09/03 00:05:45  15713s] Extracted 30.0002% (CPU Time= 0:00:04.7  MEM= 2648.6M)
[09/03 00:05:46  15713s] Extracted 40.0003% (CPU Time= 0:00:05.1  MEM= 2648.6M)
[09/03 00:05:46  15714s] Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 2648.6M)
[09/03 00:05:49  15716s] Extracted 60.0002% (CPU Time= 0:00:07.8  MEM= 2648.6M)
[09/03 00:05:49  15716s] Extracted 70.0003% (CPU Time= 0:00:08.2  MEM= 2648.6M)
[09/03 00:05:49  15717s] Extracted 80.0002% (CPU Time= 0:00:08.7  MEM= 2648.6M)
[09/03 00:05:51  15718s] Extracted 90.0003% (CPU Time= 0:00:09.7  MEM= 2648.6M)
[09/03 00:05:53  15720s] Extracted 100% (CPU Time= 0:00:12.0  MEM= 2648.6M)
[09/03 00:05:53  15720s] Number of Extracted Resistors     : 882184
[09/03 00:05:53  15720s] Number of Extracted Ground Cap.   : 905249
[09/03 00:05:53  15720s] Number of Extracted Coupling Cap. : 1952680
[09/03 00:05:53  15720s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 2616.625M)
[09/03 00:05:53  15720s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/03 00:05:54  15721s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2616.6M)
[09/03 00:05:54  15721s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb_Filter.rcdb.d' for storing RC.
[09/03 00:05:54  15721s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 44628 access done (mem: 2616.625M)
[09/03 00:05:54  15721s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2616.625M)
[09/03 00:05:54  15721s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 2616.625M)
[09/03 00:05:54  15721s] processing rcdb (/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d) for hinst (top) of cell (croc_chip);
[09/03 00:05:55  15722s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 0 access done (mem: 2616.625M)
[09/03 00:05:55  15722s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2616.625M)
[09/03 00:05:55  15722s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.2  Real Time: 0:00:15.0  MEM: 2616.625M)
[09/03 00:05:55  15722s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 2616.625M)
[09/03 00:05:55  15722s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2616.6M)
[09/03 00:05:55  15722s] LayerId::1 widthSet size::1
[09/03 00:05:55  15722s] LayerId::2 widthSet size::3
[09/03 00:05:55  15722s] LayerId::3 widthSet size::3
[09/03 00:05:55  15722s] LayerId::4 widthSet size::3
[09/03 00:05:55  15722s] LayerId::5 widthSet size::3
[09/03 00:05:55  15722s] LayerId::6 widthSet size::1
[09/03 00:05:55  15722s] LayerId::7 widthSet size::1
[09/03 00:05:55  15722s] Initializing multi-corner resistance tables ...
[09/03 00:05:55  15723s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:05:56  15726s] Starting delay calculation for Hold views
[09/03 00:05:56  15726s] #################################################################################
[09/03 00:05:56  15726s] # Design Stage: PostRoute
[09/03 00:05:56  15726s] # Design Name: croc_chip
[09/03 00:05:56  15726s] # Design Mode: 130nm
[09/03 00:05:56  15726s] # Analysis Mode: MMMC OCV 
[09/03 00:05:56  15726s] # Parasitics Mode: SPEF/RCDB
[09/03 00:05:56  15726s] # Signoff Settings: SI Off 
[09/03 00:05:56  15726s] #################################################################################
[09/03 00:05:56  15726s] Topological Sorting (REAL = 0:00:00.0, MEM = 2652.5M, InitMEM = 2645.7M)
[09/03 00:05:56  15726s] Calculate late delays in OCV mode...
[09/03 00:05:56  15726s] Calculate early delays in OCV mode...
[09/03 00:05:56  15726s] Start delay calculation (fullDC) (8 T). (MEM=2652.47)
[09/03 00:05:56  15726s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/03 00:05:57  15727s] End AAE Lib Interpolated Model. (MEM=2677.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:05:57  15727s] Type 'man IMPESI-3194' for more detail.
[09/03 00:05:57  15727s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:05:57  15727s] Type 'man IMPESI-3199' for more detail.
[09/03 00:05:58  15737s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
[09/03 00:05:58  15737s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
[09/03 00:05:58  15737s] Total number of fetched objects 49489
[09/03 00:05:58  15737s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/03 00:05:58  15737s] End delay calculation. (MEM=2988.95 CPU=0:00:09.5 REAL=0:00:01.0)
[09/03 00:05:58  15737s] End delay calculation (fullDC). (MEM=2988.95 CPU=0:00:10.8 REAL=0:00:02.0)
[09/03 00:05:58  15737s] *** CDM Built up (cpu=0:00:11.0  real=0:00:02.0  mem= 2989.0M) ***
[09/03 00:05:59  15740s] *** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:03.0 totSessionCpu=4:22:20 mem=2989.0M)
[09/03 00:05:59  15740s] Done building cte hold timing graph (HoldAware) cpu=0:00:16.8 real=0:00:04.0 totSessionCpu=4:22:20 mem=2989.0M ***
[09/03 00:06:00  15743s] Starting delay calculation for Setup views
[09/03 00:06:01  15743s] Starting SI iteration 1 using Infinite Timing Windows
[09/03 00:06:01  15743s] #################################################################################
[09/03 00:06:01  15743s] # Design Stage: PostRoute
[09/03 00:06:01  15743s] # Design Name: croc_chip
[09/03 00:06:01  15743s] # Design Mode: 130nm
[09/03 00:06:01  15743s] # Analysis Mode: MMMC OCV 
[09/03 00:06:01  15743s] # Parasitics Mode: SPEF/RCDB
[09/03 00:06:01  15743s] # Signoff Settings: SI On 
[09/03 00:06:01  15743s] #################################################################################
[09/03 00:06:01  15744s] Topological Sorting (REAL = 0:00:00.0, MEM = 2994.4M, InitMEM = 2994.4M)
[09/03 00:06:01  15744s] Setting infinite Tws ...
[09/03 00:06:01  15744s] First Iteration Infinite Tw... 
[09/03 00:06:01  15744s] Calculate early delays in OCV mode...
[09/03 00:06:01  15744s] Calculate late delays in OCV mode...
[09/03 00:06:01  15744s] Start delay calculation (fullDC) (8 T). (MEM=2994.4)
[09/03 00:06:01  15744s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/03 00:06:01  15744s] End AAE Lib Interpolated Model. (MEM=3011.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/03 00:06:01  15745s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/03 00:06:04  15763s] Total number of fetched objects 49489
[09/03 00:06:04  15763s] AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
[09/03 00:06:04  15763s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/03 00:06:04  15763s] End delay calculation. (MEM=2980.84 CPU=0:00:17.9 REAL=0:00:03.0)
[09/03 00:06:04  15763s] End delay calculation (fullDC). (MEM=2980.84 CPU=0:00:19.2 REAL=0:00:03.0)
[09/03 00:06:04  15763s] *** CDM Built up (cpu=0:00:20.1  real=0:00:03.0  mem= 2980.8M) ***
[09/03 00:06:05  15767s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2980.8M)
[09/03 00:06:05  15767s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/03 00:06:05  15767s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2980.8M)
[09/03 00:06:05  15767s] 
[09/03 00:06:05  15767s] Executing IPO callback for view pruning ..
[09/03 00:06:05  15767s] Starting SI iteration 2
[09/03 00:06:05  15767s] Calculate early delays in OCV mode...
[09/03 00:06:05  15767s] Calculate late delays in OCV mode...
[09/03 00:06:05  15767s] Start delay calculation (fullDC) (8 T). (MEM=2680.97)
[09/03 00:06:05  15767s] End AAE Lib Interpolated Model. (MEM=2680.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:06:07  15779s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/03 00:06:07  15779s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
[09/03 00:06:07  15779s] Total number of fetched objects 49489
[09/03 00:06:07  15779s] AAE_INFO-618: Total number of nets in the design is 50814,  22.4 percent of the nets selected for SI analysis
[09/03 00:06:07  15779s] End delay calculation. (MEM=3015.75 CPU=0:00:11.2 REAL=0:00:02.0)
[09/03 00:06:07  15779s] End delay calculation (fullDC). (MEM=3015.75 CPU=0:00:11.3 REAL=0:00:02.0)
[09/03 00:06:07  15779s] *** CDM Built up (cpu=0:00:11.3  real=0:00:02.0  mem= 3015.8M) ***
[09/03 00:06:07  15782s] *** Done Building Timing Graph (cpu=0:00:38.9 real=0:00:07.0 totSessionCpu=4:23:02 mem=3013.8M)
[09/03 00:06:08  15782s] End AAE Lib Interpolated Model. (MEM=3013.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:06:08  15782s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3013.8M
[09/03 00:06:08  15782s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.035, REAL:0.035, MEM:3013.8M
[09/03 00:06:08  15783s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.936  | -1.213  |  1.639  | -2.936  |   N/A   |  6.811  | -0.779  | -0.281  |
|           TNS (ns):| -1480.6 | -1428.1 |  0.000  | -51.034 |   N/A   |  0.000  | -79.808 | -1.443  |
|    Violating Paths:|  2592   |  2547   |    0    |   35    |   N/A   |    0    |   506   |   10    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.162   |    167 (167)     |
|   max_tran     |     41 (145)     |   -0.421   |     82 (237)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:00:31, mem = 2227.2M, totSessionCpu=4:23:04 **
[09/03 00:06:09  15783s] Setting latch borrow mode to budget during optimization.
[09/03 00:06:09  15788s] Info: Done creating the CCOpt slew target map.
[09/03 00:06:09  15788s] Glitch fixing enabled
[09/03 00:06:09  15788s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/03 00:06:09  15788s] Running CCOpt-PRO on entire clock network
[09/03 00:06:10  15788s] Net route status summary:
[09/03 00:06:10  15788s]   Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/03 00:06:10  15788s]   Non-clock: 50570 (unrouted=6231, trialRouted=0, noStatus=0, routed=44339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/03 00:06:10  15788s] Clock tree cells fixed by user: 1 out of 241 (0.415%)
[09/03 00:06:10  15788s] PRO...
[09/03 00:06:10  15788s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/03 00:06:10  15788s] Initializing clock structures...
[09/03 00:06:10  15788s]   Creating own balancer
[09/03 00:06:10  15788s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/03 00:06:10  15788s]   Removing CTS place status from clock tree and sinks.
[09/03 00:06:10  15788s] Removed CTS place status from 217 clock cells (out of 247 ) and 0 clock sinks (out of 0 ).
[09/03 00:06:10  15788s]   Initializing legalizer
[09/03 00:06:10  15788s]   Using cell based legalization.
[09/03 00:06:10  15788s] OPERPROF: Starting DPlace-Init at level 1, MEM:2691.3M
[09/03 00:06:10  15788s] #spOpts: N=130 mergeVia=F 
[09/03 00:06:10  15788s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2691.3M
[09/03 00:06:10  15788s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:06:10  15788s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.050, MEM:2691.3M
[09/03 00:06:10  15788s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2691.3MB).
[09/03 00:06:10  15788s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.102, REAL:0.102, MEM:2691.3M
[09/03 00:06:10  15788s] (I)       Load db... (mem=2691.3M)
[09/03 00:06:10  15788s] (I)       Read data from FE... (mem=2691.3M)
[09/03 00:06:10  15788s] (I)       Read nodes and places... (mem=2691.3M)
[09/03 00:06:10  15788s] (I)       Number of ignored instance 0
[09/03 00:06:10  15788s] (I)       Number of inbound cells 0
[09/03 00:06:10  15788s] (I)       numMoveCells=43969, numMacros=66  numPads=48  numMultiRowHeightInsts=0
[09/03 00:06:10  15788s] (I)       cell height: 3780, count: 43969
[09/03 00:06:10  15788s] (I)       Done Read nodes and places (cpu=0.073s, mem=2706.2M)
[09/03 00:06:10  15788s] (I)       Read rows... (mem=2706.2M)
[09/03 00:06:10  15788s] (I)       rowRegion is not equal to core box, resetting core box
[09/03 00:06:10  15788s] (I)       rowRegion : (348000, 348000) - (1492320, 1489560)
[09/03 00:06:10  15788s] (I)       coreBox   : (348000, 348000) - (1492320, 1492020)
[09/03 00:06:10  15788s] (I)       Done Read rows (cpu=0.000s, mem=2706.2M)
[09/03 00:06:10  15788s] (I)       Done Read data from FE (cpu=0.073s, mem=2706.2M)
[09/03 00:06:10  15788s] (I)       Done Load db (cpu=0.073s, mem=2706.2M)
[09/03 00:06:10  15788s] (I)       Constructing placeable region... (mem=2706.2M)
[09/03 00:06:10  15788s] (I)       Constructing bin map
[09/03 00:06:10  15788s] (I)       Initialize bin information with width=37800 height=37800
[09/03 00:06:10  15788s] (I)       Done constructing bin map
[09/03 00:06:10  15788s] (I)       Removing 147 blocked bin with high fixed inst density
[09/03 00:06:10  15788s] (I)       Compute region effective width... (mem=2706.2M)
[09/03 00:06:10  15788s] (I)       Done Compute region effective width (cpu=0.001s, mem=2706.2M)
[09/03 00:06:10  15788s] (I)       Done Constructing placeable region (cpu=0.014s, mem=2706.2M)
[09/03 00:06:10  15788s] Accumulated time to calculate placeable region: 0.000377
[09/03 00:06:10  15788s] Accumulated time to calculate placeable region: 0.000536
[09/03 00:06:10  15788s] Accumulated time to calculate placeable region: 0.000659
[09/03 00:06:10  15788s] Accumulated time to calculate placeable region: 0.000745
[09/03 00:06:10  15788s] Accumulated time to calculate placeable region: 0.000786
[09/03 00:06:10  15788s] Accumulated time to calculate placeable region: 0.000937
[09/03 00:06:10  15788s]   Reconstructing clock tree datastructures...
[09/03 00:06:10  15788s]     Validating CTS configuration...
[09/03 00:06:10  15788s]     Checking module port directions...
[09/03 00:06:10  15788s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/03 00:06:10  15788s]     Non-default CCOpt properties:
[09/03 00:06:10  15788s]     adjacent_rows_legal: true (default: false)
[09/03 00:06:10  15788s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/03 00:06:10  15788s]     buffer_cells is set for at least one object
[09/03 00:06:10  15788s]     cannot_merge_reason is set for at least one object
[09/03 00:06:10  15788s]     cell_density is set for at least one object
[09/03 00:06:10  15788s]     cell_halo_rows: 0 (default: 1)
[09/03 00:06:10  15788s]     cell_halo_sites: 0 (default: 4)
[09/03 00:06:10  15788s]     clock_nets_detailed_routed: 1 (default: false)
[09/03 00:06:10  15788s]     force_design_routing_status: 1 (default: auto)
[09/03 00:06:10  15788s]     original_names is set for at least one object
[09/03 00:06:10  15788s]     override_minimum_skew_target: 1 (default: false)
[09/03 00:06:10  15788s]     primary_delay_corner: delay_wc (default: )
[09/03 00:06:10  15788s]     route_type is set for at least one object
[09/03 00:06:10  15788s]     source_driver is set for at least one object
[09/03 00:06:10  15788s]     target_insertion_delay is set for at least one object
[09/03 00:06:10  15788s]     target_max_trans is set for at least one object
[09/03 00:06:10  15788s]     target_max_trans_sdc is set for at least one object
[09/03 00:06:10  15788s]     target_skew is set for at least one object
[09/03 00:06:10  15788s]     target_skew_wire is set for at least one object
[09/03 00:06:10  15789s]     Route type trimming info:
[09/03 00:06:10  15789s]       No route type modifications were made.
[09/03 00:06:10  15789s] (I)       Initializing Steiner engine. 
[09/03 00:06:10  15789s] End AAE Lib Interpolated Model. (MEM=2744.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:06:10  15789s]     Library trimming buffers in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/03 00:06:10  15789s]     Original list had 4 cells:
[09/03 00:06:10  15789s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/03 00:06:10  15789s]     Library trimming was not able to trim any cells:
[09/03 00:06:10  15789s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/03 00:06:10  15789s] Accumulated time to calculate placeable region: 0.00101
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/03 00:06:10  15789s]     Library trimming inverters in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/03 00:06:10  15789s]     Original list had 4 cells:
[09/03 00:06:10  15789s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/03 00:06:10  15789s]     Library trimming was not able to trim any cells:
[09/03 00:06:10  15789s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/03 00:06:10  15789s] Accumulated time to calculate placeable region: 0.00119
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/03 00:06:10  15789s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[09/03 00:06:10  15789s] To increase the message display limit, refer to the product command reference manual.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/03 00:06:12  15790s]     Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
[09/03 00:06:12  15790s]     Non-default CCOpt properties:
[09/03 00:06:12  15790s]       cell_density: 1 (default: 0.75)
[09/03 00:06:12  15790s]       route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
[09/03 00:06:12  15790s]       route_type (trunk): clk_trunk (default: default)
[09/03 00:06:12  15790s]       route_type (top): default_route_type_nonleaf (default: default)
[09/03 00:06:12  15790s]       source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
[09/03 00:06:12  15790s]     For power domain auto-default:
[09/03 00:06:12  15790s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/03 00:06:12  15790s]       Inverters:   sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/03 00:06:12  15790s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
[09/03 00:06:12  15790s]     Top Routing info:
[09/03 00:06:12  15790s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/03 00:06:12  15790s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/03 00:06:12  15790s]     Trunk Routing info:
[09/03 00:06:12  15790s]       Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/03 00:06:12  15790s]       Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/03 00:06:12  15790s]     Leaf Routing info:
[09/03 00:06:12  15790s]       Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/03 00:06:12  15790s]       Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/03 00:06:12  15790s]     For timing_corner delay_wc:setup, late and power domain auto-default:
[09/03 00:06:12  15790s]       Slew time target (leaf):    0.800ns
[09/03 00:06:12  15790s]       Slew time target (trunk):   0.800ns
[09/03 00:06:12  15790s]       Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
[09/03 00:06:12  15790s]       Buffer unit delay: 0.290ns
[09/03 00:06:12  15790s]       Buffer max distance: 5031.402um
[09/03 00:06:12  15790s]     Fastest wire driving cells and distances:
[09/03 00:06:12  15790s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
[09/03 00:06:12  15790s]       Inverter  : {lib_cell:sg13g2_inv_8, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=2713.921um, saturatedSlew=0.544ns, speed=4205.022um per ns, cellArea=6.686um^2 per 1000um}
[09/03 00:06:12  15790s]     
[09/03 00:06:12  15790s]     
[09/03 00:06:12  15790s]     Logic Sizing Table:
[09/03 00:06:12  15790s]     
[09/03 00:06:12  15790s]     --------------------------------------------------------------------------------
[09/03 00:06:12  15790s]     Cell              Instance count    Source         Eligible library cells
[09/03 00:06:12  15790s]     --------------------------------------------------------------------------------
[09/03 00:06:12  15790s]     sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
[09/03 00:06:12  15790s]     sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
[09/03 00:06:12  15790s]     --------------------------------------------------------------------------------
[09/03 00:06:12  15790s]     
[09/03 00:06:12  15790s]     
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15790s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15790s]     Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/03 00:06:12  15791s]     Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/03 00:06:12  15791s]     Clock tree clk_sys has 1 slew violation.
[09/03 00:06:12  15791s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
[09/03 00:06:12  15791s]       Sources:                     pin jtag_tck_i
[09/03 00:06:12  15791s]       Total number of sinks:       290
[09/03 00:06:12  15791s]       Delay constrained sinks:     289
[09/03 00:06:12  15791s]       Non-leaf sinks:              0
[09/03 00:06:12  15791s]       Ignore pins:                 0
[09/03 00:06:12  15791s]      Timing corner delay_wc:setup.late:
[09/03 00:06:12  15791s]       Skew target:                 0.150ns
[09/03 00:06:12  15791s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
[09/03 00:06:12  15791s]       Sources:                     pin jtag_tck_i
[09/03 00:06:12  15791s]       Total number of sinks:       290
[09/03 00:06:12  15791s]       Delay constrained sinks:     289
[09/03 00:06:12  15791s]       Non-leaf sinks:              0
[09/03 00:06:12  15791s]       Ignore pins:                 0
[09/03 00:06:12  15791s]      Timing corner delay_wc:setup.late:
[09/03 00:06:12  15791s]       Skew target:                 0.150ns
[09/03 00:06:12  15791s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
[09/03 00:06:12  15791s]       Sources:                     pin ref_clk_i
[09/03 00:06:12  15791s]       Total number of sinks:       1
[09/03 00:06:12  15791s]       Delay constrained sinks:     0
[09/03 00:06:12  15791s]       Non-leaf sinks:              0
[09/03 00:06:12  15791s]       Ignore pins:                 0
[09/03 00:06:12  15791s]      Timing corner delay_wc:setup.late:
[09/03 00:06:12  15791s]       Skew target:                 0.150ns
[09/03 00:06:12  15791s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
[09/03 00:06:12  15791s]       Sources:                     pin ref_clk_i
[09/03 00:06:12  15791s]       Total number of sinks:       1
[09/03 00:06:12  15791s]       Delay constrained sinks:     0
[09/03 00:06:12  15791s]       Non-leaf sinks:              0
[09/03 00:06:12  15791s]       Ignore pins:                 0
[09/03 00:06:12  15791s]      Timing corner delay_wc:setup.late:
[09/03 00:06:12  15791s]       Skew target:                 0.150ns
[09/03 00:06:12  15791s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
[09/03 00:06:12  15791s]       Sources:                     pin clk_i
[09/03 00:06:12  15791s]       Total number of sinks:       4983
[09/03 00:06:12  15791s]       Delay constrained sinks:     4982
[09/03 00:06:12  15791s]       Non-leaf sinks:              0
[09/03 00:06:12  15791s]       Ignore pins:                 0
[09/03 00:06:12  15791s]      Timing corner delay_wc:setup.late:
[09/03 00:06:12  15791s]       Skew target:                 0.150ns
[09/03 00:06:12  15791s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
[09/03 00:06:12  15791s]       Sources:                     pin clk_i
[09/03 00:06:12  15791s]       Total number of sinks:       4983
[09/03 00:06:12  15791s]       Delay constrained sinks:     4982
[09/03 00:06:12  15791s]       Non-leaf sinks:              0
[09/03 00:06:12  15791s]       Ignore pins:                 0
[09/03 00:06:12  15791s]      Timing corner delay_wc:setup.late:
[09/03 00:06:12  15791s]       Skew target:                 0.150ns
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     Clock Tree Violations Report
[09/03 00:06:12  15791s]     ============================
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[09/03 00:06:12  15791s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[09/03 00:06:12  15791s]     Consider reviewing your design and relaunching CCOpt.
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     Max Slew Violations
[09/03 00:06:12  15791s]     -------------------
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.231ns.
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/03 00:06:12  15791s]     Primary reporting skew groups are:
[09/03 00:06:12  15791s]     skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     Clock DAG stats initial state:
[09/03 00:06:12  15791s]       cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/03 00:06:12  15791s]       cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/03 00:06:12  15791s]       hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/03 00:06:12  15791s]     Clock DAG library cell distribution initial state {count}:
[09/03 00:06:12  15791s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/03 00:06:12  15791s]        Invs: sg13g2_inv_1: 1 
[09/03 00:06:12  15791s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/03 00:06:12  15791s] Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/03 00:06:12  15791s] Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] Layer information for route type clk_leaf_ccopt_autotrimmed:
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------------
[09/03 00:06:12  15791s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/03 00:06:12  15791s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/03 00:06:12  15791s]                                                                             to Layer
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------------
[09/03 00:06:12  15791s] Metal1       N            V          0.844         0.235         0.198          1
[09/03 00:06:12  15791s] Metal2       Y            H          0.258         0.227         0.059          3
[09/03 00:06:12  15791s] Metal3       Y            V          0.258         0.206         0.053          3
[09/03 00:06:12  15791s] Metal4       Y            H          0.258         0.227         0.059          3
[09/03 00:06:12  15791s] Metal5       N            V          0.258         0.206         0.053          3
[09/03 00:06:12  15791s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/03 00:06:12  15791s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------------
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/03 00:06:12  15791s] Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] Layer information for route type clk_trunk:
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------------
[09/03 00:06:12  15791s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/03 00:06:12  15791s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/03 00:06:12  15791s]                                                                             to Layer
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------------
[09/03 00:06:12  15791s] Metal1       N            V          0.844         0.235         0.198          1
[09/03 00:06:12  15791s] Metal2       N            H          0.172         0.214         0.037          5
[09/03 00:06:12  15791s] Metal3       Y            V          0.172         0.200         0.034          5
[09/03 00:06:12  15791s] Metal4       Y            H          0.172         0.214         0.037          5
[09/03 00:06:12  15791s] Metal5       Y            V          0.172         0.200         0.034          5
[09/03 00:06:12  15791s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/03 00:06:12  15791s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------------
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/03 00:06:12  15791s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] Layer information for route type default_route_type_nonleaf:
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] ------------------------------------------------------------------------
[09/03 00:06:12  15791s] Layer        Preferred    Route    Res.          Cap.          RC
[09/03 00:06:12  15791s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/03 00:06:12  15791s] ------------------------------------------------------------------------
[09/03 00:06:12  15791s] Metal1       N            V          0.844         0.235         0.198
[09/03 00:06:12  15791s] Metal2       N            H          0.515         0.266         0.137
[09/03 00:06:12  15791s] Metal3       Y            V          0.515         0.254         0.131
[09/03 00:06:12  15791s] Metal4       Y            H          0.515         0.266         0.137
[09/03 00:06:12  15791s] Metal5       N            V          0.515         0.254         0.131
[09/03 00:06:12  15791s] TopMetal1    N            H          0.013         0.320         0.004
[09/03 00:06:12  15791s] TopMetal2    N            V          0.007         0.307         0.002
[09/03 00:06:12  15791s] ------------------------------------------------------------------------
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] Via selection for estimated routes (rule default):
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------
[09/03 00:06:12  15791s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/03 00:06:12  15791s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------
[09/03 00:06:12  15791s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/03 00:06:12  15791s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/03 00:06:12  15791s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/03 00:06:12  15791s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/03 00:06:12  15791s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/03 00:06:12  15791s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] Via selection for estimated routes (rule ndr_2w2s):
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------
[09/03 00:06:12  15791s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/03 00:06:12  15791s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------
[09/03 00:06:12  15791s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/03 00:06:12  15791s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/03 00:06:12  15791s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/03 00:06:12  15791s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/03 00:06:12  15791s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/03 00:06:12  15791s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] Via selection for estimated routes (rule ndr_3w3s):
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------
[09/03 00:06:12  15791s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/03 00:06:12  15791s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------
[09/03 00:06:12  15791s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/03 00:06:12  15791s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/03 00:06:12  15791s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/03 00:06:12  15791s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/03 00:06:12  15791s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/03 00:06:12  15791s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/03 00:06:12  15791s] ------------------------------------------------------------------------------
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     Ideal and dont_touch net fanout counts:
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     -----------------------------------------------------------
[09/03 00:06:12  15791s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/03 00:06:12  15791s]     -----------------------------------------------------------
[09/03 00:06:12  15791s]           1            10                      1
[09/03 00:06:12  15791s]          11           100                      0
[09/03 00:06:12  15791s]         101          1000                      0
[09/03 00:06:12  15791s]        1001         10000                      0
[09/03 00:06:12  15791s]       10001           +                        0
[09/03 00:06:12  15791s]     -----------------------------------------------------------
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     Top ideal and dont_touch nets by fanout:
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     --------------------------------------
[09/03 00:06:12  15791s]     Net name                     Fanout ()
[09/03 00:06:12  15791s]     --------------------------------------
[09/03 00:06:12  15791s]     i_croc_soc/i_croc/FE_RN_5        2
[09/03 00:06:12  15791s]     --------------------------------------
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     No dont_touch hnets found in the clock tree
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s] 
[09/03 00:06:12  15791s]     Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.2)
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15791s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/03 00:06:12  15791s] Type 'man IMPCCOPT-1260' for more detail.
[09/03 00:06:12  15791s] **WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
[09/03 00:06:12  15791s] To increase the message display limit, refer to the product command reference manual.
[09/03 00:06:12  15791s]     CCOpt configuration status: all checks passed.
[09/03 00:06:12  15791s]   Reconstructing clock tree datastructures done.
[09/03 00:06:12  15791s] Initializing clock structures done.
[09/03 00:06:12  15791s] PRO...
[09/03 00:06:12  15791s]   PRO active optimizations:
[09/03 00:06:12  15791s]    - DRV fixing with cell sizing
[09/03 00:06:12  15791s]   
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
[09/03 00:06:12  15791s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
[09/03 00:06:12  15791s]   Detected clock skew data from CTS
[09/03 00:06:12  15791s]   Clock DAG stats PRO initial state:
[09/03 00:06:12  15791s]     cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/03 00:06:12  15791s]     cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/03 00:06:12  15791s]     cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/03 00:06:12  15791s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/03 00:06:12  15791s]     wire capacitance : top=0.000pF, trunk=2.108pF, leaf=10.262pF, total=12.371pF
[09/03 00:06:12  15791s]     wire lengths     : top=0.000um, trunk=15696.120um, leaf=71338.445um, total=87034.565um
[09/03 00:06:12  15791s]     hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/03 00:06:12  15791s]   Clock DAG net violations PRO initial state:
[09/03 00:06:12  15791s]     Unfixable Transition : {count=1, worst=[1.729ns]} avg=1.729ns sd=0.000ns sum=1.729ns
[09/03 00:06:12  15791s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/03 00:06:12  15791s]     Trunk : target=0.500ns count=61 avg=0.088ns sd=0.080ns min=0.033ns max=0.420ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/03 00:06:12  15791s]     Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.185ns min=0.036ns max=2.229ns {73 <= 0.300ns, 1 <= 0.400ns, 82 <= 0.450ns, 25 <= 0.475ns, 1 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/03 00:06:12  15791s]   Clock DAG library cell distribution PRO initial state {count}:
[09/03 00:06:12  15791s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/03 00:06:12  15791s]      Invs: sg13g2_inv_1: 1 
[09/03 00:06:12  15791s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/03 00:06:12  15791s]   Primary reporting skew groups PRO initial state:
[09/03 00:06:12  15791s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/03 00:06:12  15791s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_79__reg/CLK
[09/03 00:06:12  15791s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/03 00:06:12  15791s]   Skew group summary PRO initial state:
[09/03 00:06:12  15791s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/03 00:06:12  15791s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/03 00:06:12  15791s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.665, max=2.248, avg=1.898, sd=0.098], skew [0.583 vs 0.150*], 69.1% {1.784, 1.934} (wid=0.254 ws=0.159) (gid=2.057 gs=0.546)
[09/03 00:06:12  15791s]   Recomputing CTS skew targets...
[09/03 00:06:12  15791s]   Resolving skew group constraints...
[09/03 00:06:12  15791s]     Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
[09/03 00:06:12  15791s]   Resolving skew group constraints done.
[09/03 00:06:12  15791s]   Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/03 00:06:12  15791s]   PRO Fixing DRVs...
[09/03 00:06:12  15791s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/03 00:06:12  15791s]     CCOpt-PRO: considered: 244, tested: 244, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     PRO Statistics: Fix DRVs (cell sizing):
[09/03 00:06:12  15791s]     =======================================
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     Cell changes by Net Type:
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     -------------------------------------------------------------------------------------------------
[09/03 00:06:12  15791s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/03 00:06:12  15791s]     -------------------------------------------------------------------------------------------------
[09/03 00:06:12  15791s]     top                0            0           0            0                    0                0
[09/03 00:06:12  15791s]     trunk              0            0           0            0                    0                0
[09/03 00:06:12  15791s]     leaf               0            0           0            0                    0                0
[09/03 00:06:12  15791s]     -------------------------------------------------------------------------------------------------
[09/03 00:06:12  15791s]     Total              0            0           0            0                    0                0
[09/03 00:06:12  15791s]     -------------------------------------------------------------------------------------------------
[09/03 00:06:12  15791s]     
[09/03 00:06:12  15791s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/03 00:06:12  15791s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/03 00:06:12  15791s]     
[09/03 00:06:13  15791s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/03 00:06:13  15791s]       cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/03 00:06:13  15791s]       cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/03 00:06:13  15791s]       cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/03 00:06:13  15791s]       sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/03 00:06:13  15791s]       wire capacitance : top=0.000pF, trunk=2.108pF, leaf=10.262pF, total=12.371pF
[09/03 00:06:13  15791s]       wire lengths     : top=0.000um, trunk=15696.120um, leaf=71338.445um, total=87034.565um
[09/03 00:06:13  15791s]       hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/03 00:06:13  15791s]     Clock DAG net violations after 'PRO Fixing DRVs':
[09/03 00:06:13  15791s]       Unfixable Transition : {count=1, worst=[1.729ns]} avg=1.729ns sd=0.000ns sum=1.729ns
[09/03 00:06:13  15791s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/03 00:06:13  15791s]       Trunk : target=0.500ns count=61 avg=0.088ns sd=0.080ns min=0.033ns max=0.420ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/03 00:06:13  15791s]       Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.185ns min=0.036ns max=2.229ns {73 <= 0.300ns, 1 <= 0.400ns, 82 <= 0.450ns, 25 <= 0.475ns, 1 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/03 00:06:13  15791s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/03 00:06:13  15791s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/03 00:06:13  15791s]        Invs: sg13g2_inv_1: 1 
[09/03 00:06:13  15791s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/03 00:06:13  15791s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/03 00:06:13  15791s]       skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/03 00:06:13  15791s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_79__reg/CLK
[09/03 00:06:13  15791s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/03 00:06:13  15791s]     Skew group summary after 'PRO Fixing DRVs':
[09/03 00:06:13  15791s]       skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/03 00:06:13  15791s]       skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/03 00:06:13  15791s]       skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.665, max=2.248, avg=1.898, sd=0.098], skew [0.583 vs 0.150*], 69.1% {1.784, 1.934} (wid=0.254 ws=0.159) (gid=2.057 gs=0.546)
[09/03 00:06:13  15791s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/03 00:06:13  15791s]   PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/03 00:06:13  15792s] 
[09/03 00:06:13  15792s] Slew Diagnostics: After DRV fixing
[09/03 00:06:13  15792s] ==================================
[09/03 00:06:13  15792s] 
[09/03 00:06:13  15792s] Global Causes:
[09/03 00:06:13  15792s] 
[09/03 00:06:13  15792s] -------------------------------------
[09/03 00:06:13  15792s] Cause
[09/03 00:06:13  15792s] -------------------------------------
[09/03 00:06:13  15792s] DRV fixing with buffering is disabled
[09/03 00:06:13  15792s] -------------------------------------
[09/03 00:06:13  15792s] 
[09/03 00:06:13  15792s] Top 5 overslews:
[09/03 00:06:13  15792s] 
[09/03 00:06:13  15792s] -----------------------------------------------------------------
[09/03 00:06:13  15792s] Overslew    Causes                 Driving Pin
[09/03 00:06:13  15792s] -----------------------------------------------------------------
[09/03 00:06:13  15792s] 1.729ns     Clock inst is FIXED    i_croc_soc/i_croc/manual_cts/X
[09/03 00:06:13  15792s] -----------------------------------------------------------------
[09/03 00:06:13  15792s] 
[09/03 00:06:13  15792s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/03 00:06:13  15792s] 
[09/03 00:06:13  15792s] ---------------------------------
[09/03 00:06:13  15792s] Cause                  Occurences
[09/03 00:06:13  15792s] ---------------------------------
[09/03 00:06:13  15792s] Clock inst is FIXED        1
[09/03 00:06:13  15792s] ---------------------------------
[09/03 00:06:13  15792s] 
[09/03 00:06:13  15792s] Violation diagnostics counts from the 1 nodes that have violations:
[09/03 00:06:13  15792s] 
[09/03 00:06:13  15792s] ---------------------------------
[09/03 00:06:13  15792s] Cause                  Occurences
[09/03 00:06:13  15792s] ---------------------------------
[09/03 00:06:13  15792s] Clock inst is FIXED        1
[09/03 00:06:13  15792s] ---------------------------------
[09/03 00:06:13  15792s] 
[09/03 00:06:13  15792s]   Reconnecting optimized routes...
[09/03 00:06:13  15792s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/03 00:06:13  15792s]   Set dirty flag on 0 instances, 0 nets
[09/03 00:06:13  15792s]   Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/03 00:06:13  15792s] End AAE Lib Interpolated Model. (MEM=3077.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:06:13  15792s]   Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/03 00:06:13  15792s]   Clock DAG stats PRO final:
[09/03 00:06:13  15792s]     cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/03 00:06:13  15792s]     cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/03 00:06:13  15792s]     cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/03 00:06:13  15792s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/03 00:06:13  15792s]     wire capacitance : top=0.000pF, trunk=2.108pF, leaf=10.262pF, total=12.371pF
[09/03 00:06:13  15792s]     wire lengths     : top=0.000um, trunk=15696.120um, leaf=71338.445um, total=87034.565um
[09/03 00:06:13  15792s]     hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/03 00:06:13  15792s]   Clock DAG net violations PRO final:
[09/03 00:06:13  15792s]     Unfixable Transition : {count=1, worst=[1.729ns]} avg=1.729ns sd=0.000ns sum=1.729ns
[09/03 00:06:13  15792s]   Clock DAG primary half-corner transition distribution PRO final:
[09/03 00:06:13  15792s]     Trunk : target=0.500ns count=61 avg=0.088ns sd=0.080ns min=0.033ns max=0.420ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/03 00:06:13  15792s]     Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.185ns min=0.036ns max=2.229ns {73 <= 0.300ns, 1 <= 0.400ns, 82 <= 0.450ns, 25 <= 0.475ns, 1 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/03 00:06:13  15792s]   Clock DAG library cell distribution PRO final {count}:
[09/03 00:06:13  15792s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/03 00:06:13  15792s]      Invs: sg13g2_inv_1: 1 
[09/03 00:06:13  15792s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/03 00:06:13  15792s]   Primary reporting skew groups PRO final:
[09/03 00:06:13  15792s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/03 00:06:13  15792s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_79__reg/CLK
[09/03 00:06:13  15792s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/03 00:06:13  15792s]   Skew group summary PRO final:
[09/03 00:06:13  15792s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/03 00:06:13  15792s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/03 00:06:13  15792s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.665, max=2.248, avg=1.898, sd=0.098], skew [0.583 vs 0.150*], 69.1% {1.784, 1.934} (wid=0.254 ws=0.159) (gid=2.057 gs=0.546)
[09/03 00:06:13  15792s] PRO done.
[09/03 00:06:13  15792s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/03 00:06:13  15792s] numClockCells = 247, numClockCellsFixed = 0, numClockCellsRestored = 217, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/03 00:06:13  15792s] Net route status summary:
[09/03 00:06:13  15792s]   Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/03 00:06:13  15792s]   Non-clock: 50570 (unrouted=6231, trialRouted=0, noStatus=0, routed=44339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/03 00:06:13  15792s] Updating delays...
[09/03 00:06:13  15793s] Updating delays done.
[09/03 00:06:13  15793s] PRO done. (took cpu=0:00:04.7 real=0:00:03.6)
[09/03 00:06:14  15795s] **INFO: Start fixing DRV (Mem = 2728.06M) ...
[09/03 00:06:14  15795s] Begin: GigaOpt DRV Optimization
[09/03 00:06:14  15795s] Glitch fixing enabled
[09/03 00:06:14  15795s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[09/03 00:06:14  15796s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/03 00:06:14  15796s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/03 00:06:14  15796s] *info: 48 skip_routing nets excluded.
[09/03 00:06:14  15796s] Info: 48 io nets excluded
[09/03 00:06:14  15796s] Info: 243 clock nets excluded from IPO operation.
[09/03 00:06:14  15796s] End AAE Lib Interpolated Model. (MEM=2728.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:06:14  15796s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:23:16.2/28:40:53.0 (0.2), mem = 2728.1M
[09/03 00:06:14  15796s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.25
[09/03 00:06:14  15796s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/03 00:06:14  15796s] ### Creating PhyDesignMc. totSessionCpu=4:23:16 mem=2728.1M
[09/03 00:06:14  15796s] OPERPROF: Starting DPlace-Init at level 1, MEM:2728.1M
[09/03 00:06:14  15796s] #spOpts: N=130 mergeVia=F 
[09/03 00:06:14  15796s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2728.1M
[09/03 00:06:14  15796s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:06:14  15796s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2728.1M
[09/03 00:06:14  15796s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2728.1MB).
[09/03 00:06:14  15796s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.095, MEM:2728.1M
[09/03 00:06:15  15796s] TotalInstCnt at PhyDesignMc Initialization: 43,970
[09/03 00:06:15  15796s] ### Creating PhyDesignMc, finished. totSessionCpu=4:23:17 mem=2724.1M
[09/03 00:06:15  15796s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:06:15  15796s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:06:15  15796s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:06:15  15796s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:06:15  15796s] ### Creating LA Mngr. totSessionCpu=4:23:17 mem=2797.5M
[09/03 00:06:15  15796s] {RT default_rc_corner 0 4 4 0}
[09/03 00:06:15  15796s] ### Creating LA Mngr, finished. totSessionCpu=4:23:17 mem=2797.5M
[09/03 00:06:15  15797s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/03 00:06:15  15797s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:06:15  15797s] 
[09/03 00:06:15  15797s] Creating Lib Analyzer ...
[09/03 00:06:15  15797s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:06:15  15797s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/03 00:06:15  15797s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/03 00:06:15  15797s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/03 00:06:15  15797s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/03 00:06:15  15797s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/03 00:06:15  15797s] 
[09/03 00:06:15  15797s] {RT default_rc_corner 0 4 4 0}
[09/03 00:06:16  15797s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:23:18 mem=2797.5M
[09/03 00:06:16  15797s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:23:18 mem=2797.5M
[09/03 00:06:16  15797s] Creating Lib Analyzer, finished. 
[09/03 00:06:17  15799s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/03 00:06:17  15799s] **INFO: Disabling fanout fix in postRoute stage.
[09/03 00:06:17  15799s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/03 00:06:17  15799s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/03 00:06:17  15799s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/03 00:06:17  15799s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/03 00:06:17  15799s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/03 00:06:17  15799s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/03 00:06:17  15800s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/03 00:06:17  15800s] Info: violation cost 48.899837 (cap = 0.000000, tran = 48.897678, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.002160)
[09/03 00:06:18  15801s] |   108|   321|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     1|     1|    -2.94| -1479.80|       0|       0|       0|  61.27|          |         |
[09/03 00:06:19  15810s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/03 00:06:19  15810s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/03 00:06:19  15810s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/03 00:06:20  15810s] |    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -2.94| -1026.96|      39|       0|      23|  61.31| 0:00:01.0|  3339.5M|
[09/03 00:06:20  15810s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/03 00:06:20  15810s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/03 00:06:20  15810s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/03 00:06:20  15811s] |    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -2.94| -1026.96|       0|       0|       0|  61.31| 0:00:00.0|  3339.5M|
[09/03 00:06:20  15811s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/03 00:06:20  15811s] 
[09/03 00:06:20  15811s] ###############################################################################
[09/03 00:06:20  15811s] #
[09/03 00:06:20  15811s] #  Large fanout net report:  
[09/03 00:06:20  15811s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/03 00:06:20  15811s] #     - current density: 61.31
[09/03 00:06:20  15811s] #
[09/03 00:06:20  15811s] #  List of high fanout nets:
[09/03 00:06:20  15811s] #
[09/03 00:06:20  15811s] ###############################################################################
[09/03 00:06:20  15811s] 
[09/03 00:06:20  15811s] 
[09/03 00:06:20  15811s] =======================================================================
[09/03 00:06:20  15811s]                 Reasons for remaining drv violations
[09/03 00:06:20  15811s] =======================================================================
[09/03 00:06:20  15811s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[09/03 00:06:20  15811s] 
[09/03 00:06:20  15811s] MultiBuffering failure reasons
[09/03 00:06:20  15811s] ------------------------------------------------
[09/03 00:06:20  15811s] *info:    13 net(s): Could not be fixed as the violating term's net is not routed.
[09/03 00:06:20  15811s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/03 00:06:20  15811s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/03 00:06:20  15811s] 
[09/03 00:06:20  15811s] 
[09/03 00:06:20  15811s] *** Finish DRV Fixing (cpu=0:00:11.6 real=0:00:03.0 mem=3339.5M) ***
[09/03 00:06:20  15811s] 
[09/03 00:06:20  15811s] Begin: glitch net info
[09/03 00:06:20  15811s] glitch slack range: number of glitch nets
[09/03 00:06:20  15811s] glitch slack < -0.32 : 0
[09/03 00:06:20  15811s] -0.32 < glitch slack < -0.28 : 0
[09/03 00:06:20  15811s] -0.28 < glitch slack < -0.24 : 0
[09/03 00:06:20  15811s] -0.24 < glitch slack < -0.2 : 0
[09/03 00:06:20  15811s] -0.2 < glitch slack < -0.16 : 0
[09/03 00:06:20  15811s] -0.16 < glitch slack < -0.12 : 0
[09/03 00:06:20  15811s] -0.12 < glitch slack < -0.08 : 0
[09/03 00:06:20  15811s] -0.08 < glitch slack < -0.04 : 0
[09/03 00:06:20  15811s] -0.04 < glitch slack : 0
[09/03 00:06:20  15811s] End: glitch net info
[09/03 00:06:20  15811s] TotalInstCnt at PhyDesignMc Destruction: 44,009
[09/03 00:06:20  15811s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.25
[09/03 00:06:20  15811s] *** DrvOpt [finish] : cpu/real = 0:00:15.3/0:00:05.8 (2.6), totSession cpu/real = 4:23:31.5/28:40:58.8 (0.2), mem = 3130.1M
[09/03 00:06:20  15811s] 
[09/03 00:06:20  15811s] =============================================================================================
[09/03 00:06:20  15811s]  Step TAT Report for DrvOpt #5
[09/03 00:06:20  15811s] =============================================================================================
[09/03 00:06:20  15811s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 00:06:20  15811s] ---------------------------------------------------------------------------------------------
[09/03 00:06:20  15811s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/03 00:06:20  15811s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:06:20  15811s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  10.2 % )     0:00:00.6 /  0:00:00.6    1.0
[09/03 00:06:20  15811s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:06:20  15811s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.1
[09/03 00:06:20  15811s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   5.3 % )     0:00:00.6 /  0:00:00.8    1.2
[09/03 00:06:20  15811s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/03 00:06:20  15811s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:01.4 /  0:00:08.6    6.3
[09/03 00:06:20  15811s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:06:20  15811s] [ OptEval                ]      3   0:00:01.0  (  16.8 % )     0:00:01.0 /  0:00:07.2    7.1
[09/03 00:06:20  15811s] [ OptCommit              ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.8
[09/03 00:06:20  15811s] [ IncrTimingUpdate       ]      3   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:01.4    4.4
[09/03 00:06:20  15811s] [ PostCommitDelayCalc    ]      3   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.9    5.2
[09/03 00:06:20  15811s] [ AAESlewUpdate          ]      2   0:00:00.2  (   3.8 % )     0:00:00.4 /  0:00:01.1    2.6
[09/03 00:06:20  15811s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.6    6.5
[09/03 00:06:20  15811s] [ DrvComputeSummary      ]      3   0:00:00.8  (  13.8 % )     0:00:00.8 /  0:00:00.8    1.0
[09/03 00:06:20  15811s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/03 00:06:20  15811s] [ MISC                   ]          0:00:01.5  (  25.0 % )     0:00:01.5 /  0:00:02.4    1.6
[09/03 00:06:20  15811s] ---------------------------------------------------------------------------------------------
[09/03 00:06:20  15811s]  DrvOpt #5 TOTAL                    0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:15.5    2.6
[09/03 00:06:20  15811s] ---------------------------------------------------------------------------------------------
[09/03 00:06:20  15811s] 
[09/03 00:06:20  15811s] Running refinePlace -preserveRouting true -hardFence false
[09/03 00:06:20  15811s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3130.1M
[09/03 00:06:20  15811s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3130.1M
[09/03 00:06:20  15811s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3130.1M
[09/03 00:06:20  15811s] #spOpts: N=130 
[09/03 00:06:20  15811s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3130.1M
[09/03 00:06:20  15811s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:06:20  15811s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.055, REAL:0.056, MEM:3130.1M
[09/03 00:06:20  15811s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3130.1MB).
[09/03 00:06:20  15811s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.101, REAL:0.102, MEM:3130.1M
[09/03 00:06:20  15811s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.101, REAL:0.102, MEM:3130.1M
[09/03 00:06:20  15811s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.26
[09/03 00:06:20  15811s] OPERPROF:   Starting RefinePlace at level 2, MEM:3130.1M
[09/03 00:06:20  15811s] *** Starting refinePlace (4:23:32 mem=3130.1M) ***
[09/03 00:06:20  15811s] Total net bbox length = 1.826e+06 (9.089e+05 9.167e+05) (ext = 3.889e+04)
[09/03 00:06:20  15811s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3130.1M
[09/03 00:06:20  15811s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3130.1M
[09/03 00:06:20  15811s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3130.1M
[09/03 00:06:20  15811s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3130.1M
[09/03 00:06:20  15811s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3130.1M
[09/03 00:06:20  15811s] Starting refinePlace ...
[09/03 00:06:20  15811s]   Spread Effort: high, post-route mode, useDDP on.
[09/03 00:06:20  15811s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3130.1MB) @(4:23:32 - 4:23:32).
[09/03 00:06:20  15811s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 00:06:20  15811s] wireLenOptFixPriorityInst 5271 inst fixed
[09/03 00:06:21  15811s] 
[09/03 00:06:21  15811s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/03 00:06:21  15813s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 00:06:21  15813s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3130.1MB) @(4:23:32 - 4:23:33).
[09/03 00:06:21  15813s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 00:06:21  15813s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3130.1MB
[09/03 00:06:21  15813s] Statistics of distance of Instance movement in refine placement:
[09/03 00:06:21  15813s]   maximum (X+Y) =         0.00 um
[09/03 00:06:21  15813s]   mean    (X+Y) =         0.00 um
[09/03 00:06:21  15813s] Summary Report:
[09/03 00:06:21  15813s] Instances move: 0 (out of 43793 movable)
[09/03 00:06:21  15813s] Instances flipped: 0
[09/03 00:06:21  15813s] Mean displacement: 0.00 um
[09/03 00:06:21  15813s] Max displacement: 0.00 um 
[09/03 00:06:21  15813s] Total instances moved : 0
[09/03 00:06:21  15813s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.606, REAL:1.040, MEM:3130.1M
[09/03 00:06:21  15813s] Total net bbox length = 1.826e+06 (9.089e+05 9.167e+05) (ext = 3.889e+04)
[09/03 00:06:21  15813s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3130.1MB
[09/03 00:06:21  15813s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=3130.1MB) @(4:23:32 - 4:23:33).
[09/03 00:06:21  15813s] *** Finished refinePlace (4:23:33 mem=3130.1M) ***
[09/03 00:06:21  15813s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.26
[09/03 00:06:21  15813s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.729, REAL:1.164, MEM:3130.1M
[09/03 00:06:21  15813s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.066, REAL:1.316, MEM:3130.1M
[09/03 00:06:21  15813s] End: GigaOpt DRV Optimization
[09/03 00:06:21  15813s] **optDesign ... cpu = 0:01:50, real = 0:00:44, mem = 2381.4M, totSessionCpu=4:23:34 **
[09/03 00:06:21  15813s] *info:
[09/03 00:06:21  15813s] **INFO: Completed fixing DRV (CPU Time = 0:00:18, Mem = 2800.07M).
[09/03 00:06:21  15813s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2800.1M
[09/03 00:06:21  15813s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.046, MEM:2800.1M
[09/03 00:06:22  15815s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.29min real=0.12min mem=2800.1M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.938  | -1.011  |  1.641  | -2.938  |   N/A   |  6.811  | -0.492  | -0.280  |
|           TNS (ns):| -1027.0 |-974.464 |  0.000  | -51.032 |   N/A   |  0.000  | -49.306 | -1.463  |
|    Violating Paths:|  2473   |  2428   |    0    |   35    |   N/A   |    0    |   309   |   10    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.155   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.313%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:52, real = 0:00:45, mem = 2366.8M, totSessionCpu=4:23:35 **
[09/03 00:06:23  15816s]   DRV Snapshot: (REF)
[09/03 00:06:23  15816s]          Tran DRV: 0 (41)
[09/03 00:06:23  15816s]           Cap DRV: 128 (167)
[09/03 00:06:23  15816s]        Fanout DRV: 3 (182)
[09/03 00:06:23  15816s]            Glitch: 0 (0)
[09/03 00:06:23  15816s] *** Timing NOT met, worst failing slack is -2.938
[09/03 00:06:23  15816s] *** Check timing (0:00:00.0)
[09/03 00:06:23  15816s] Deleting Lib Analyzer.
[09/03 00:06:23  15816s] Begin: GigaOpt Optimization in WNS mode
[09/03 00:06:23  15816s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[09/03 00:06:23  15816s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/03 00:06:23  15816s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/03 00:06:23  15816s] *info: 48 skip_routing nets excluded.
[09/03 00:06:23  15816s] Info: 48 io nets excluded
[09/03 00:06:23  15816s] Info: 243 clock nets excluded from IPO operation.
[09/03 00:06:23  15816s] End AAE Lib Interpolated Model. (MEM=2790.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:06:23  15816s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:23:36.6/28:41:01.7 (0.2), mem = 2790.5M
[09/03 00:06:23  15816s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.26
[09/03 00:06:23  15816s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/03 00:06:23  15816s] ### Creating PhyDesignMc. totSessionCpu=4:23:37 mem=2790.5M
[09/03 00:06:23  15816s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/03 00:06:23  15816s] OPERPROF: Starting DPlace-Init at level 1, MEM:2790.5M
[09/03 00:06:23  15816s] #spOpts: N=130 mergeVia=F 
[09/03 00:06:23  15816s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2790.5M
[09/03 00:06:23  15816s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:06:23  15816s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:2790.5M
[09/03 00:06:23  15816s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2790.5MB).
[09/03 00:06:23  15816s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.086, MEM:2790.5M
[09/03 00:06:23  15816s] TotalInstCnt at PhyDesignMc Initialization: 44,009
[09/03 00:06:23  15816s] ### Creating PhyDesignMc, finished. totSessionCpu=4:23:37 mem=2792.0M
[09/03 00:06:23  15816s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:06:23  15817s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:06:23  15817s] 
[09/03 00:06:23  15817s] Creating Lib Analyzer ...
[09/03 00:06:23  15817s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:06:23  15817s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/03 00:06:24  15817s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/03 00:06:24  15817s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/03 00:06:24  15817s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/03 00:06:24  15817s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/03 00:06:24  15817s] 
[09/03 00:06:24  15817s] {RT default_rc_corner 0 4 4 0}
[09/03 00:06:24  15817s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:23:38 mem=2792.0M
[09/03 00:06:24  15817s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:23:38 mem=2792.0M
[09/03 00:06:24  15817s] Creating Lib Analyzer, finished. 
[09/03 00:06:26  15819s] *info: 4 don't touch nets excluded
[09/03 00:06:26  15819s] *info: 48 io nets excluded
[09/03 00:06:26  15819s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/03 00:06:26  15819s] *info: 243 clock nets excluded
[09/03 00:06:26  15819s] *info: 2 special nets excluded.
[09/03 00:06:26  15819s] *info: 48 skip_routing nets excluded.
[09/03 00:06:26  15819s] *info: 32 multi-driver nets excluded.
[09/03 00:06:26  15819s] *info: 1357 no-driver nets excluded.
[09/03 00:06:28  15821s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.16
[09/03 00:06:28  15821s] PathGroup :  in2out  TargetSlack : 0 
[09/03 00:06:28  15821s] PathGroup :  in2reg  TargetSlack : 0 
[09/03 00:06:28  15821s] PathGroup :  mem2reg  TargetSlack : 0 
[09/03 00:06:28  15821s] PathGroup :  reg2mem  TargetSlack : 0 
[09/03 00:06:28  15821s] PathGroup :  reg2out  TargetSlack : 0 
[09/03 00:06:28  15821s] PathGroup :  reg2reg  TargetSlack : 0 
[09/03 00:06:28  15821s] ** GigaOpt Optimizer WNS Slack -2.938 TNS Slack -1026.958 Density 61.31
[09/03 00:06:28  15821s] Optimizer WNS Pass 0
[09/03 00:06:28  15821s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.938 TNS -51.032; mem2reg* WNS -0.492 TNS -49.306; reg2mem* WNS -0.280 TNS -1.463; reg2reg* WNS -1.011 TNS -974.463; HEPG WNS -1.011 TNS -975.926; all paths WNS -2.938 TNS -1026.958
[09/03 00:06:28  15821s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/03 00:06:28  15821s] Info: End MT loop @oiCellDelayCachingJob.
[09/03 00:06:28  15821s] Active Path Group: mem2reg reg2mem reg2reg  
[09/03 00:06:28  15821s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:28  15821s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:06:28  15821s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:28  15821s] |  -1.011|   -2.938|-975.926|-1026.958|    61.31%|   0:00:00.0| 3001.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/03 00:06:28  15821s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/03 00:06:30  15826s] |  -0.980|   -2.938|-1039.681|-1090.713|    61.32%|   0:00:02.0| 3379.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/03 00:06:30  15826s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/03 00:06:30  15827s] |  -0.947|   -2.938|-1001.956|-1052.988|    61.32%|   0:00:00.0| 3412.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/03 00:06:30  15827s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/03 00:06:30  15828s] |  -0.892|   -2.938|-971.299|-1022.331|    61.32%|   0:00:00.0| 3414.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/03 00:06:30  15828s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/03 00:06:31  15830s] |  -0.858|   -2.938|-941.211| -992.243|    61.33%|   0:00:01.0| 3414.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:06:31  15830s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/03 00:06:31  15833s] |  -0.816|   -2.938|-1005.662|-1056.694|    61.34%|   0:00:00.0| 3415.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/03 00:06:31  15833s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/03 00:06:32  15840s] |  -0.826|   -2.938|-966.487|-1017.519|    61.35%|   0:00:01.0| 3430.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:32  15840s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_29__reg/D                       |
[09/03 00:06:33  15841s] |  -0.801|   -2.938|-972.462|-1023.494|    61.35%|   0:00:01.0| 3430.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:06:33  15841s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/03 00:06:33  15844s] |  -0.797|   -2.938|-964.172|-1015.204|    61.36%|   0:00:00.0| 3430.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:06:33  15844s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/03 00:06:34  15848s] |  -0.784|   -2.938|-946.990| -998.022|    61.36%|   0:00:01.0| 3430.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:06:34  15848s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/03 00:06:35  15852s] |  -0.780|   -2.938|-938.838| -989.870|    61.37%|   0:00:01.0| 3430.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:06:35  15852s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/03 00:06:35  15854s] |  -0.777|   -2.938|-928.119| -979.151|    61.37%|   0:00:00.0| 3432.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:06:35  15854s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/03 00:06:37  15860s] |  -0.777|   -3.072|-925.134| -976.300|    61.39%|   0:00:02.0| 3432.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:06:37  15860s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/03 00:06:37  15863s] |  -0.774|   -3.072|-922.784| -973.950|    61.41%|   0:00:00.0| 3435.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:06:37  15863s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/03 00:06:38  15864s] |  -0.774|   -3.072|-922.486| -973.652|    61.41%|   0:00:01.0| 3436.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:06:38  15864s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/03 00:06:38  15865s] Starting generalSmallTnsOpt
[09/03 00:06:38  15865s] Ending generalSmallTnsOpt End
[09/03 00:06:38  15865s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/ictc_postRoute_setup_FE_USKC24528_CTS_6 (sg13g2_buf_8)
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/ictc_postRoute_setup_FE_USKC24529_CTS_10 (sg13g2_buf_2)
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24530_CTS_16 (sg13g2_buf_4)
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24531_CTS_15 (sg13g2_buf_2)
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24532_CTS_22 (sg13g2_buf_2)
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24533_CTS_21 (sg13g2_buf_2)
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24534_CTS_2 (sg13g2_buf_2)
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24535_CTS_3 (sg13g2_buf_2)
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24536_CTS_23 (sg13g2_buf_4)
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24537_CTS_73 (sg13g2_buf_8)
[09/03 00:06:41  15871s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24538_CTS_29 (sg13g2_buf_8)
[09/03 00:06:41  15871s] skewClock sized 0 and inserted 11 insts
[09/03 00:06:42  15873s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:42  15873s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:06:42  15873s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:42  15874s] |  -0.699|   -3.225|-643.964| -695.282|    61.41%|   0:00:04.0| 3477.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/03 00:06:42  15874s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/03 00:06:43  15876s] |  -0.692|   -3.225|-633.629| -684.948|    61.42%|   0:00:01.0| 3496.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/03 00:06:43  15876s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/03 00:06:43  15876s] |  -0.692|   -3.225|-633.426| -684.745|    61.42%|   0:00:00.0| 3496.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/03 00:06:43  15876s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/03 00:06:43  15877s] |  -0.682|   -3.225|-633.330| -684.648|    61.42%|   0:00:00.0| 3496.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/03 00:06:43  15877s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/03 00:06:44  15879s] |  -0.682|   -3.225|-632.649| -683.968|    61.42%|   0:00:01.0| 3496.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/03 00:06:44  15879s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/03 00:06:45  15882s] |  -0.681|   -3.225|-628.159| -679.477|    61.44%|   0:00:01.0| 3496.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/03 00:06:45  15882s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/03 00:06:45  15882s] Starting generalSmallTnsOpt
[09/03 00:06:45  15883s] Ending generalSmallTnsOpt End
[09/03 00:06:45  15883s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:48  15887s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24563_CTS_50 (sg13g2_buf_2)
[09/03 00:06:48  15887s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24564_CTS_50 (sg13g2_buf_8)
[09/03 00:06:48  15887s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24565_CTS_43 (sg13g2_buf_4)
[09/03 00:06:48  15887s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24566_CTS_69 (sg13g2_buf_2)
[09/03 00:06:48  15887s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24567_CTS_69 (sg13g2_buf_2)
[09/03 00:06:48  15887s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24568_CTS_69 (sg13g2_buf_8)
[09/03 00:06:48  15887s] skewClock has inserted i_croc_soc/i_croc/i_timer/ictc_postRoute_setup_FE_USKC24569_CTS_3 (sg13g2_inv_2)
[09/03 00:06:48  15887s] skewClock has inserted i_croc_soc/i_croc/i_timer/ictc_postRoute_setup_FE_USKC24570_CTS_3 (sg13g2_inv_2)
[09/03 00:06:48  15887s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24571_CTS_64 (sg13g2_buf_2)
[09/03 00:06:48  15887s] skewClock sized 0 and inserted 9 insts
[09/03 00:06:48  15889s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:48  15889s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:06:48  15889s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:49  15890s] |  -0.657|   -3.337|-532.140| -590.158|    61.45%|   0:00:04.0| 3483.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:49  15890s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:49  15891s] |  -0.657|   -3.337|-531.798| -589.815|    61.45%|   0:00:00.0| 3483.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:49  15891s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:49  15891s] |  -0.657|   -3.337|-531.797| -589.815|    61.46%|   0:00:00.0| 3483.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:49  15891s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:49  15891s] Starting generalSmallTnsOpt
[09/03 00:06:49  15892s] Ending generalSmallTnsOpt End
[09/03 00:06:49  15892s] |  -0.657|   -3.337|-531.763| -589.781|    61.46%|   0:00:00.0| 3483.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:49  15892s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:49  15892s] |  -0.657|   -3.337|-531.763| -589.781|    61.46%|   0:00:00.0| 3483.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:49  15892s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:49  15892s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:49  15892s] 
[09/03 00:06:49  15892s] *** Finish Core Optimize Step (cpu=0:01:11 real=0:00:21.0 mem=3483.1M) ***
[09/03 00:06:49  15892s] Active Path Group: mem2reg reg2mem  
[09/03 00:06:49  15892s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:49  15892s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:06:49  15892s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:06:49  15892s] |  -0.399|   -3.337|  -6.700| -589.781|    61.46%|   0:00:00.0| 3483.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:49  15892s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:50  15895s] |  -0.233|   -3.337|  -5.840| -589.417|    61.46%|   0:00:01.0| 3483.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:50  15895s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:50  15895s] |  -0.204|   -3.337|  -5.785| -589.417|    61.46%|   0:00:00.0| 3483.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:50  15895s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
[09/03 00:06:50  15895s] |  -0.177|   -3.337|  -5.749| -589.417|    61.46%|   0:00:00.0| 3483.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:50  15895s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:51  15896s] |  -0.139|   -3.337|  -5.560| -589.419|    61.47%|   0:00:01.0| 3483.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:51  15896s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:51  15899s] |  -0.117|   -3.337|  -1.740| -583.194|    61.48%|   0:00:00.0| 3483.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:51  15899s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:51  15900s] |  -0.096|   -3.337|  -1.355| -583.189|    61.49%|   0:00:00.0| 3483.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:51  15900s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:52  15901s] |  -0.076|   -3.337|  -1.180| -583.189|    61.50%|   0:00:01.0| 3494.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:52  15901s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:52  15903s] |  -0.061|   -3.337|  -0.252| -583.189|    61.51%|   0:00:00.0| 3500.8M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:52  15903s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:52  15904s] |  -0.054|   -3.337|  -0.192| -583.189|    61.52%|   0:00:00.0| 3500.8M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:52  15904s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:53  15905s] |  -0.040|   -3.337|  -0.142| -583.189|    61.53%|   0:00:01.0| 3500.8M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:53  15905s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:53  15906s] |  -0.036|   -3.337|  -0.121| -583.189|    61.53%|   0:00:00.0| 3500.8M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:53  15906s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
[09/03 00:06:54  15910s] |  -0.031|   -3.337|  -0.084| -583.189|    61.54%|   0:00:01.0| 3516.3M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:54  15910s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:54  15911s] |  -0.021|   -3.337|  -0.051| -583.189|    61.54%|   0:00:00.0| 3516.3M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:54  15911s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:55  15913s] |  -0.018|   -3.337|  -0.024| -578.345|    61.54%|   0:00:01.0| 3522.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:55  15913s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:55  15914s] |  -0.016|   -3.337|  -0.019| -578.345|    61.54%|   0:00:00.0| 3522.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:55  15914s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:06:58  15919s] Starting generalSmallTnsOpt
[09/03 00:06:58  15919s] Ending generalSmallTnsOpt End
[09/03 00:06:59  15922s] |  -0.018|   -3.337|  -0.023| -578.390|    61.55%|   0:00:04.0| 3522.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:06:59  15922s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:07:01  15926s] |  -0.018|   -3.337|  -0.023| -578.390|    61.55%|   0:00:02.0| 3534.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:07:01  15926s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:07:01  15926s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:01  15926s] 
[09/03 00:07:01  15926s] *** Finish Core Optimize Step (cpu=0:00:33.8 real=0:00:12.0 mem=3534.0M) ***
[09/03 00:07:01  15926s] Active Path Group: in2out in2reg reg2out default 
[09/03 00:07:01  15926s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:01  15926s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:07:01  15926s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:01  15926s] |  -3.337|   -3.337| -58.018| -578.390|    61.55%|   0:00:00.0| 3534.0M|func_view_wc|  reg2out| status_o                                           |
[09/03 00:07:01  15926s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15926s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15926s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15926s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15927s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15927s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15928s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15929s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15929s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15929s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15929s] Dumping Information for Job 72 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/03 00:07:01  15929s] Dumping Information for Job 74 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/03 00:07:01  15929s] Dumping Information for Job 95 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/03 00:07:01  15929s] Dumping Information for Job 97 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/03 00:07:01  15929s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:01  15929s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:02  15929s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:02  15929s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:02  15930s] Dumping Information for Job 6 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/03 00:07:02  15930s] Dumping Information for Job 8 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/03 00:07:02  15930s] Starting generalSmallTnsOpt
[09/03 00:07:02  15930s] Ending generalSmallTnsOpt End
[09/03 00:07:02  15930s] |  -3.334|   -3.334| -58.015| -578.388|    61.55%|   0:00:01.0| 3534.0M|func_view_wc|  reg2out| status_o                                           |
[09/03 00:07:02  15930s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:02  15930s] 
[09/03 00:07:02  15930s] *** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:01.0 mem=3534.0M) ***
[09/03 00:07:02  15930s] 
[09/03 00:07:02  15930s] *** Finished Optimize Step Cumulative (cpu=0:01:49 real=0:00:34.0 mem=3534.0M) ***
[09/03 00:07:02  15930s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.334 TNS -58.015; mem2reg* WNS -0.018 TNS -0.023; reg2mem* WNS 0.042 TNS 0.000; reg2reg* WNS -0.657 TNS -520.372; HEPG WNS -0.657 TNS -520.372; all paths WNS -3.334 TNS -578.388
[09/03 00:07:02  15930s] ** GigaOpt Optimizer WNS Slack -3.334 TNS Slack -578.388 Density 61.55
[09/03 00:07:02  15930s] Update Timing Windows (Threshold 0.038) ...
[09/03 00:07:02  15930s] Re Calculate Delays on 203 Nets
[09/03 00:07:03  15931s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/03 00:07:03  15931s] Info: End MT loop @oiCellDelayCachingJob.
[09/03 00:07:03  15932s] Active Path Group: mem2reg reg2mem reg2reg  
[09/03 00:07:03  15932s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:03  15932s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:07:03  15932s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:03  15932s] |  -0.657|   -3.334|-520.512| -578.527|    61.55%|   0:00:00.0| 3534.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:07:03  15932s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:07:07  15952s] |  -0.592|   -3.334|-487.163| -545.178|    61.55%|   0:00:04.0| 3534.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:07  15952s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/03 00:07:08  15958s] |  -0.591|   -3.334|-481.726| -539.741|    61.58%|   0:00:01.0| 3534.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:08  15958s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/03 00:07:08  15959s] |  -0.591|   -3.334|-481.580| -539.595|    61.58%|   0:00:00.0| 3534.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:08  15959s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/03 00:07:09  15960s] |  -0.591|   -3.334|-481.580| -539.595|    61.58%|   0:00:01.0| 3534.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:09  15960s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/03 00:07:09  15960s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:09  15960s] 
[09/03 00:07:09  15960s] *** Finish Core Optimize Step (cpu=0:00:28.1 real=0:00:06.0 mem=3534.0M) ***
[09/03 00:07:09  15960s] Active Path Group: mem2reg reg2mem  
[09/03 00:07:09  15960s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:09  15960s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:07:09  15960s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:09  15960s] |  -0.018|   -3.334|  -0.024| -539.595|    61.58%|   0:00:00.0| 3534.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:07:09  15960s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:07:12  15974s] |  -0.018|   -3.334|  -0.024| -539.595|    61.58%|   0:00:03.0| 3534.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:07:12  15974s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:07:14  15979s] |  -0.018|   -3.334|  -0.024| -539.595|    61.58%|   0:00:02.0| 3534.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:07:14  15979s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:07:14  15979s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:14  15979s] 
[09/03 00:07:14  15979s] *** Finish Core Optimize Step (cpu=0:00:19.6 real=0:00:05.0 mem=3534.0M) ***
[09/03 00:07:14  15979s] Active Path Group: in2out in2reg reg2out default 
[09/03 00:07:14  15979s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:14  15979s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:07:14  15979s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:14  15979s] |  -3.334|   -3.334| -58.015| -539.595|    61.58%|   0:00:00.0| 3534.0M|func_view_wc|  reg2out| status_o                                           |
[09/03 00:07:15  15980s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:15  15980s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:15  15980s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:15  15980s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:15  15981s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:15  15981s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/03 00:07:15  15982s] Dumping Information for Job 72 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/03 00:07:15  15982s] Dumping Information for Job 73 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/03 00:07:15  15982s] Dumping Information for Job 96 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/03 00:07:15  15982s] |  -3.334|   -3.334| -58.015| -539.595|    61.58%|   0:00:01.0| 3534.0M|func_view_wc|  reg2out| status_o                                           |
[09/03 00:07:15  15982s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:15  15982s] 
[09/03 00:07:15  15982s] *** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:01.0 mem=3534.0M) ***
[09/03 00:07:15  15982s] 
[09/03 00:07:15  15982s] *** Finished Optimize Step Cumulative (cpu=0:00:50.7 real=0:00:12.0 mem=3534.0M) ***
[09/03 00:07:15  15982s] 
[09/03 00:07:15  15982s] *** Finish Post Route Setup Fixing (cpu=0:02:41 real=0:00:47.0 mem=3534.0M) ***
[09/03 00:07:15  15982s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.16
[09/03 00:07:15  15982s] TotalInstCnt at PhyDesignMc Destruction: 44,195
[09/03 00:07:15  15982s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.26
[09/03 00:07:15  15982s] *** SetupOpt [finish] : cpu/real = 0:02:46.4/0:00:52.4 (3.2), totSession cpu/real = 4:26:23.0/28:41:54.0 (0.2), mem = 3324.6M
[09/03 00:07:15  15982s] 
[09/03 00:07:15  15982s] =============================================================================================
[09/03 00:07:15  15982s]  Step TAT Report for WnsOpt #7
[09/03 00:07:15  15982s] =============================================================================================
[09/03 00:07:15  15982s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 00:07:15  15982s] ---------------------------------------------------------------------------------------------
[09/03 00:07:15  15982s] [ SkewClock              ]      2   0:00:06.4  (  12.2 % )     0:00:07.4 /  0:00:14.6    2.0
[09/03 00:07:15  15982s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/03 00:07:15  15982s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.1
[09/03 00:07:15  15982s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:07:15  15982s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/03 00:07:15  15982s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.5    1.4
[09/03 00:07:15  15982s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:07:15  15982s] [ TransformInit          ]      1   0:00:02.6  (   4.9 % )     0:00:02.8 /  0:00:02.8    1.0
[09/03 00:07:15  15982s] [ SpefRCNetCheck         ]      1   0:00:01.2  (   2.3 % )     0:00:01.2 /  0:00:01.2    1.0
[09/03 00:07:15  15982s] [ SmallTnsOpt            ]      5   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    2.0
[09/03 00:07:15  15982s] [ OptSingleIteration     ]    115   0:00:00.3  (   0.6 % )     0:00:37.8 /  0:02:22.8    3.8
[09/03 00:07:15  15982s] [ OptGetWeight           ]    115   0:00:00.9  (   1.8 % )     0:00:00.9 /  0:00:01.0    1.1
[09/03 00:07:15  15982s] [ OptEval                ]    115   0:00:26.3  (  50.2 % )     0:00:26.3 /  0:01:48.2    4.1
[09/03 00:07:15  15982s] [ OptCommit              ]    115   0:00:00.8  (   1.5 % )     0:00:00.8 /  0:00:01.1    1.4
[09/03 00:07:15  15982s] [ IncrTimingUpdate       ]    116   0:00:06.0  (  11.4 % )     0:00:06.0 /  0:00:25.4    4.2
[09/03 00:07:15  15982s] [ PostCommitDelayCalc    ]    118   0:00:01.3  (   2.5 % )     0:00:01.3 /  0:00:04.2    3.2
[09/03 00:07:15  15982s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.2 % )     0:00:00.3 /  0:00:01.2    3.6
[09/03 00:07:15  15982s] [ SetupOptGetWorkingSet  ]    276   0:00:03.3  (   6.3 % )     0:00:03.3 /  0:00:07.3    2.2
[09/03 00:07:15  15982s] [ SetupOptGetActiveNode  ]    276   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:07:15  15982s] [ SetupOptSlackGraph     ]    115   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.7    4.8
[09/03 00:07:15  15982s] [ MISC                   ]          0:00:01.9  (   3.7 % )     0:00:01.9 /  0:00:02.8    1.4
[09/03 00:07:15  15982s] ---------------------------------------------------------------------------------------------
[09/03 00:07:15  15982s]  WnsOpt #7 TOTAL                    0:00:52.4  ( 100.0 % )     0:00:52.4 /  0:02:46.4    3.2
[09/03 00:07:15  15982s] ---------------------------------------------------------------------------------------------
[09/03 00:07:15  15982s] 
[09/03 00:07:15  15982s] Running refinePlace -preserveRouting true -hardFence false
[09/03 00:07:15  15982s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3324.6M
[09/03 00:07:15  15982s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3324.6M
[09/03 00:07:15  15982s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3324.6M
[09/03 00:07:15  15982s] #spOpts: N=130 
[09/03 00:07:15  15983s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3324.6M
[09/03 00:07:15  15983s] Info: 20 insts are soft-fixed.
[09/03 00:07:15  15983s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:07:15  15983s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.060, MEM:3324.6M
[09/03 00:07:15  15983s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3324.6MB).
[09/03 00:07:15  15983s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.112, REAL:0.113, MEM:3324.6M
[09/03 00:07:15  15983s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.112, REAL:0.113, MEM:3324.6M
[09/03 00:07:15  15983s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.27
[09/03 00:07:15  15983s] OPERPROF:   Starting RefinePlace at level 2, MEM:3324.6M
[09/03 00:07:15  15983s] *** Starting refinePlace (4:26:23 mem=3324.6M) ***
[09/03 00:07:15  15983s] Total net bbox length = 1.831e+06 (9.132e+05 9.178e+05) (ext = 3.889e+04)
[09/03 00:07:15  15983s] Info: 20 insts are soft-fixed.
[09/03 00:07:15  15983s] 
[09/03 00:07:15  15983s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/03 00:07:15  15983s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 00:07:15  15983s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3324.6M
[09/03 00:07:15  15983s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3324.6M
[09/03 00:07:15  15983s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3324.6M
[09/03 00:07:15  15983s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3324.6M
[09/03 00:07:15  15983s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3324.6M
[09/03 00:07:15  15983s] Starting refinePlace ...
[09/03 00:07:16  15983s]   Spread Effort: high, post-route mode, useDDP on.
[09/03 00:07:16  15983s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=3324.6MB) @(4:26:23 - 4:26:23).
[09/03 00:07:16  15983s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 00:07:16  15983s] wireLenOptFixPriorityInst 5271 inst fixed
[09/03 00:07:16  15983s] 
[09/03 00:07:16  15983s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/03 00:07:16  15984s] Move report: legalization moves 47 insts, mean move: 3.43 um, max move: 9.54 um
[09/03 00:07:16  15984s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OFC12839_2979): (1204.32, 828.06) --> (1198.56, 831.84)
[09/03 00:07:16  15984s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:00.0, mem=3324.6MB) @(4:26:23 - 4:26:25).
[09/03 00:07:16  15984s] Move report: Detail placement moves 47 insts, mean move: 3.43 um, max move: 9.54 um
[09/03 00:07:16  15984s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OFC12839_2979): (1204.32, 828.06) --> (1198.56, 831.84)
[09/03 00:07:16  15984s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3324.6MB
[09/03 00:07:16  15984s] Statistics of distance of Instance movement in refine placement:
[09/03 00:07:16  15984s]   maximum (X+Y) =         9.54 um
[09/03 00:07:16  15984s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OFC12839_2979) with max move: (1204.32, 828.06) -> (1198.56, 831.84)
[09/03 00:07:16  15984s]   mean    (X+Y) =         3.43 um
[09/03 00:07:16  15984s] Summary Report:
[09/03 00:07:16  15984s] Instances move: 47 (out of 43999 movable)
[09/03 00:07:16  15984s] Instances flipped: 0
[09/03 00:07:16  15984s] Mean displacement: 3.43 um
[09/03 00:07:16  15984s] Max displacement: 9.54 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OFC12839_2979) (1204.32, 828.06) -> (1198.56, 831.84)
[09/03 00:07:16  15984s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[09/03 00:07:16  15984s] Total instances moved : 47
[09/03 00:07:16  15984s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.608, REAL:1.043, MEM:3324.6M
[09/03 00:07:17  15984s] Total net bbox length = 1.831e+06 (9.132e+05 9.179e+05) (ext = 3.889e+04)
[09/03 00:07:17  15984s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3324.6MB
[09/03 00:07:17  15984s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=3324.6MB) @(4:26:23 - 4:26:25).
[09/03 00:07:17  15984s] *** Finished refinePlace (4:26:25 mem=3324.6M) ***
[09/03 00:07:17  15984s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.27
[09/03 00:07:17  15984s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.732, REAL:1.168, MEM:3324.6M
[09/03 00:07:17  15985s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.092, REAL:1.333, MEM:3324.6M
[09/03 00:07:17  15985s] End: GigaOpt Optimization in WNS mode
[09/03 00:07:17  15985s] Skipping post route harden opt
[09/03 00:07:17  15985s] Deleting Lib Analyzer.
[09/03 00:07:17  15985s] Begin: GigaOpt Optimization in TNS mode
[09/03 00:07:17  15985s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/03 00:07:17  15985s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/03 00:07:17  15985s] *info: 48 skip_routing nets excluded.
[09/03 00:07:17  15985s] Info: 48 io nets excluded
[09/03 00:07:17  15985s] Info: 263 clock nets excluded from IPO operation.
[09/03 00:07:17  15985s] End AAE Lib Interpolated Model. (MEM=2920.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:07:17  15985s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:26:25.4/28:41:55.7 (0.2), mem = 2920.6M
[09/03 00:07:17  15985s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.83442.27
[09/03 00:07:17  15985s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/03 00:07:17  15985s] ### Creating PhyDesignMc. totSessionCpu=4:26:25 mem=2920.6M
[09/03 00:07:17  15985s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/03 00:07:17  15985s] OPERPROF: Starting DPlace-Init at level 1, MEM:2920.6M
[09/03 00:07:17  15985s] #spOpts: N=130 
[09/03 00:07:17  15985s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2920.6M
[09/03 00:07:17  15985s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:07:17  15985s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:2920.6M
[09/03 00:07:17  15985s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2920.6MB).
[09/03 00:07:17  15985s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.102, REAL:0.103, MEM:2920.6M
[09/03 00:07:17  15985s] TotalInstCnt at PhyDesignMc Initialization: 44,215
[09/03 00:07:17  15985s] ### Creating PhyDesignMc, finished. totSessionCpu=4:26:26 mem=2920.6M
[09/03 00:07:17  15985s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:07:18  15986s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:07:18  15986s] 
[09/03 00:07:18  15986s] Creating Lib Analyzer ...
[09/03 00:07:18  15986s] **Info: Trial Route has Max Route Layer 15/7.
[09/03 00:07:18  15986s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/03 00:07:18  15986s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/03 00:07:18  15986s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/03 00:07:18  15986s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/03 00:07:18  15986s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/03 00:07:18  15986s] 
[09/03 00:07:18  15986s] {RT default_rc_corner 0 4 4 0}
[09/03 00:07:18  15986s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:26:27 mem=2922.6M
[09/03 00:07:18  15986s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:26:27 mem=2922.6M
[09/03 00:07:18  15986s] Creating Lib Analyzer, finished. 
[09/03 00:07:21  15989s] *info: 4 don't touch nets excluded
[09/03 00:07:21  15989s] *info: 48 io nets excluded
[09/03 00:07:21  15989s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/03 00:07:21  15989s] *info: 263 clock nets excluded
[09/03 00:07:21  15989s] *info: 2 special nets excluded.
[09/03 00:07:21  15989s] *info: 48 skip_routing nets excluded.
[09/03 00:07:21  15989s] *info: 32 multi-driver nets excluded.
[09/03 00:07:21  15989s] *info: 1357 no-driver nets excluded.
[09/03 00:07:22  15990s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.83442.17
[09/03 00:07:22  15991s] PathGroup :  in2out  TargetSlack : 0 
[09/03 00:07:22  15991s] PathGroup :  in2reg  TargetSlack : 0 
[09/03 00:07:22  15991s] PathGroup :  mem2reg  TargetSlack : 0 
[09/03 00:07:22  15991s] PathGroup :  reg2mem  TargetSlack : 0 
[09/03 00:07:22  15991s] PathGroup :  reg2out  TargetSlack : 0 
[09/03 00:07:22  15991s] PathGroup :  reg2reg  TargetSlack : 0 
[09/03 00:07:23  15991s] ** GigaOpt Optimizer WNS Slack -3.334 TNS Slack -539.595 Density 61.61
[09/03 00:07:23  15991s] Optimizer TNS Opt
[09/03 00:07:23  15991s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.334 TNS -58.015; mem2reg* WNS -0.018 TNS -0.024; reg2mem* WNS 0.042 TNS 0.000; reg2reg* WNS -0.591 TNS -481.580; HEPG WNS -0.591 TNS -481.580; all paths WNS -3.334 TNS -539.595
[09/03 00:07:23  15991s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/03 00:07:23  15991s] Info: End MT loop @oiCellDelayCachingJob.
[09/03 00:07:23  15991s] Active Path Group: mem2reg reg2reg  
[09/03 00:07:23  15991s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:23  15991s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:07:23  15991s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:23  15991s] |  -0.591|   -3.334|-481.580| -539.595|    61.61%|   0:00:00.0| 3132.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:23  15991s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/03 00:07:23  15993s] |  -0.591|   -3.334|-479.480| -537.495|    61.61%|   0:00:00.0| 3446.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:23  15993s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/03 00:07:24  15993s] |  -0.591|   -3.334|-477.347| -535.362|    61.61%|   0:00:01.0| 3465.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:24  15993s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1914__reg/D                          |
[09/03 00:07:24  15995s] |  -0.591|   -3.334|-452.713| -510.728|    61.61%|   0:00:00.0| 3465.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:24  15995s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1895__reg/D                          |
[09/03 00:07:24  15995s] |  -0.591|   -3.334|-452.465| -510.480|    61.61%|   0:00:00.0| 3465.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:24  15995s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1895__reg/D                          |
[09/03 00:07:24  15996s] |  -0.591|   -3.334|-444.661| -502.676|    61.63%|   0:00:00.0| 3465.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:24  15996s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
[09/03 00:07:24  15996s] |  -0.591|   -3.334|-444.305| -502.320|    61.63%|   0:00:00.0| 3465.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:24  15996s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
[09/03 00:07:25  15997s] |  -0.591|   -3.334|-436.203| -494.218|    61.64%|   0:00:01.0| 3465.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:07:25  15997s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_50__reg/D           |
[09/03 00:07:25  15999s] |  -0.591|   -3.334|-424.570| -482.586|    61.65%|   0:00:00.0| 3465.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/03 00:07:25  15999s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1860__reg/D                          |
[09/03 00:07:25  16001s] |  -0.591|   -3.334|-417.943| -475.958|    61.67%|   0:00:00.0| 3465.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[09/03 00:07:25  16001s] |        |         |        |         |          |            |        |            |         | OMem_371__reg/D                                    |
[09/03 00:07:25  16001s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/ictc_postRoute_setup_FE_USKC24678_CTS_3 (sg13g2_buf_8)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24679_CTS_58 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24680_CTS_58 (sg13g2_buf_8)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24681_CTS_50 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24682_CTS_50 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24683_CTS_50 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24684_CTS_50 (sg13g2_buf_8)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postRoute_setup_FE_USKC24685_CTS_3 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postRoute_setup_FE_USKC24686_CTS_2 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24687_CTS_19 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24688_CTS_37 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24689_CTS_52 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postRoute_setup_FE_USKC24690_CTS_7 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24691_CTS_17 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24692_CTS_15 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/ictc_postRoute_setup_FE_USKC24693_CTS_3 (sg13g2_buf_8)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24694_CTS_58 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24695_CTS_58 (sg13g2_buf_8)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24696_CTS_63 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24697_CTS_63 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24698_CTS_17 (sg13g2_inv_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24699_CTS_17 (sg13g2_inv_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24700_CTS_9 (sg13g2_inv_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24701_CTS_9 (sg13g2_inv_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24702_CTS_14 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24703_CTS_23 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24704_CTS_15 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24705_CTS_30 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postRoute_setup_FE_USKC24706_CTS_9 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24707_CTS_11 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24708_CTS_12 (sg13g2_inv_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24709_CTS_12 (sg13g2_inv_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24710_CTS_52 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postRoute_setup_FE_USKC24711_CTS_3 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24712_CTS_23 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24713_CTS_23 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24714_CTS_20 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24715_CTS_27 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24716_CTS_10 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24717_CTS_61 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24718_CTS_7 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24719_CTS_10 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24720_CTS_31 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24721_CTS_11 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24722_CTS_20 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24723_CTS_14 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24724_CTS_19 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24725_CTS_33 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24726_CTS_33 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24727_CTS_18 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24728_CTS_22 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24729_CTS_15 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24730_CTS_67 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24731_CTS_72 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24732_CTS_72 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24733_CTS_14 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postRoute_setup_FE_USKC24734_CTS_8 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24735_CTS_61 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24736_CTS_20 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24737_CTS_14 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24738_CTS_8 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24739_CTS_8 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postRoute_setup_FE_USKC24740_CTS_6 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postRoute_setup_FE_USKC24741_CTS_29 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24742_CTS_34 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24743_CTS_26 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24744_CTS_30 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24745_CTS_35 (sg13g2_inv_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24746_CTS_35 (sg13g2_inv_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24747_CTS_22 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postRoute_setup_FE_USKC24748_CTS_7 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/ictc_postRoute_setup_FE_USKC24749_CTS_7 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postRoute_setup_FE_USKC24750_CTS_7 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24751_CTS_18 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postRoute_setup_FE_USKC24752_CTS_6 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postRoute_setup_FE_USKC24753_CTS_3 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postRoute_setup_FE_USKC24754_CTS_10 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24755_CTS_17 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postRoute_setup_FE_USKC24756_CTS_4 (sg13g2_buf_4)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24757_CTS_20 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postRoute_setup_FE_USKC24758_CTS_2 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24759_CTS_30 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24760_CTS_16 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24761_CTS_11 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postRoute_setup_FE_USKC24762_CTS_9 (sg13g2_buf_2)
[09/03 00:07:39  16021s] skewClock sized 0 and inserted 85 insts
[09/03 00:07:40  16025s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:40  16025s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:07:40  16025s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:40  16025s] |  -0.590|   -3.418|-108.447| -171.853|    61.67%|   0:00:15.0| 3513.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:07:40  16025s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_17__reg/D                       |
[09/03 00:07:40  16026s] |  -0.590|   -3.418|-108.310| -171.716|    61.67%|   0:00:00.0| 3513.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:07:40  16026s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_57__reg/D           |
[09/03 00:07:40  16026s] |  -0.590|   -3.418|-108.236| -171.642|    61.67%|   0:00:00.0| 3513.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:07:40  16026s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_57__reg/D           |
[09/03 00:07:40  16026s] |  -0.590|   -3.418|-108.138| -171.544|    61.68%|   0:00:00.0| 3513.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:07:40  16026s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_25__reg/D           |
[09/03 00:07:40  16027s] |  -0.590|   -3.418|-105.901| -169.307|    61.68%|   0:00:00.0| 3513.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:07:40  16027s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_42__reg/D           |
[09/03 00:07:41  16028s] |  -0.590|   -3.418|-105.540| -168.947|    61.68%|   0:00:01.0| 3513.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_un |
[09/03 00:07:41  16028s] |        |         |        |         |          |            |        |            |         | it_i_ls_fsm_cs_0__reg/D                            |
[09/03 00:07:41  16029s] |  -0.590|   -3.418|-100.541| -163.947|    61.70%|   0:00:00.0| 3513.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:41  16029s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_801__reg/D                               |
[09/03 00:07:41  16031s] |  -0.590|   -3.418| -99.019| -162.425|    61.71%|   0:00:00.0| 3513.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:41  16031s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_641__reg/D                               |
[09/03 00:07:41  16031s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/ictc_postRoute_setup_FE_USKC24777_CTS_3 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/ictc_postRoute_setup_FE_USKC24778_CTS_3 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/ictc_postRoute_setup_FE_USKC24779_CTS_3 (sg13g2_buf_8)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24780_CTS_17 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24781_CTS_58 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24782_CTS_58 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24783_CTS_9 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24784_CTS_9 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24785_CTS_12 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24786_CTS_12 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24787_CTS_17 (sg13g2_buf_4)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24788_CTS_17 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24789_CTS_61 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/ictc_postRoute_setup_FE_USKC24790_CTS_61 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postRoute_setup_FE_USKC24791_CTS_20 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postRoute_setup_FE_USKC24792_CTS_27 (sg13g2_buf_2)
[09/03 00:07:47  16040s] skewClock sized 0 and inserted 16 insts
[09/03 00:07:47  16042s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:47  16042s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:07:47  16042s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:48  16042s] |  -0.590|   -3.559| -56.366| -123.419|    61.71%|   0:00:07.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:48  16042s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_641__reg/D                               |
[09/03 00:07:48  16044s] |  -0.590|   -3.559| -55.299| -122.352|    61.72%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:48  16044s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_460__reg/D                               |
[09/03 00:07:48  16044s] |  -0.590|   -3.559| -54.798| -121.851|    61.72%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:48  16044s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_460__reg/D                               |
[09/03 00:07:48  16044s] |  -0.590|   -3.559| -54.725| -121.777|    61.72%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:48  16044s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_460__reg/D                               |
[09/03 00:07:48  16046s] |  -0.590|   -3.559| -52.884| -119.937|    61.73%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:48  16046s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_509__reg/D                               |
[09/03 00:07:49  16046s] |  -0.590|   -3.559| -52.730| -119.783|    61.73%|   0:00:01.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:49  16046s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_509__reg/D                               |
[09/03 00:07:49  16047s] |  -0.590|   -3.559| -51.095| -118.148|    61.75%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:49  16047s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_319__reg/D                               |
[09/03 00:07:49  16049s] |  -0.590|   -3.559| -50.136| -117.188|    61.77%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:49  16049s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_573__reg/D                               |
[09/03 00:07:49  16049s] |  -0.590|   -3.559| -50.091| -117.144|    61.77%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:49  16049s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_573__reg/D                               |
[09/03 00:07:50  16050s] |  -0.590|   -3.559| -49.838| -116.890|    61.78%|   0:00:01.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:50  16050s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_734__reg/D                               |
[09/03 00:07:50  16051s] |  -0.590|   -3.559| -49.837| -116.890|    61.78%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:07:50  16051s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:07:50  16051s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:50  16051s] 
[09/03 00:07:50  16051s] *** Finish Core Optimize Step (cpu=0:01:00 real=0:00:27.0 mem=3516.1M) ***
[09/03 00:07:50  16051s] Active Path Group: in2out in2reg reg2out default 
[09/03 00:07:50  16051s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:50  16051s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:07:50  16051s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:50  16051s] |  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3516.1M|func_view_wc|  reg2out| status_o                                           |
[09/03 00:07:50  16052s] |  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3516.1M|func_view_wc|  reg2out| gpio13_io                                          |
[09/03 00:07:50  16053s] |  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3516.1M|func_view_wc|  reg2out| gpio27_io                                          |
[09/03 00:07:50  16053s] |  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3516.1M|func_view_wc|  reg2out| status_o                                           |
[09/03 00:07:50  16053s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:50  16053s] 
[09/03 00:07:50  16053s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:00.0 mem=3516.1M) ***
[09/03 00:07:51  16053s] 
[09/03 00:07:51  16053s] *** Finished Optimize Step Cumulative (cpu=0:01:02 real=0:00:28.0 mem=3516.1M) ***
[09/03 00:07:51  16053s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.559 TNS -67.053; mem2reg* WNS -0.018 TNS -0.024; reg2mem* WNS 0.145 TNS 0.000; reg2reg* WNS -0.590 TNS -49.837; HEPG WNS -0.590 TNS -49.837; all paths WNS -3.559 TNS -116.890
[09/03 00:07:51  16053s] ** GigaOpt Optimizer WNS Slack -3.559 TNS Slack -116.890 Density 61.78
[09/03 00:07:51  16053s] Update Timing Windows (Threshold 0.038) ...
[09/03 00:07:51  16053s] Re Calculate Delays on 245 Nets
[09/03 00:07:51  16054s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/03 00:07:51  16054s] Info: End MT loop @oiCellDelayCachingJob.
[09/03 00:07:51  16054s] Active Path Group: mem2reg reg2reg  
[09/03 00:07:51  16054s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:51  16054s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:07:51  16054s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:51  16054s] |  -0.591|   -3.559| -50.501| -117.554|    61.78%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:07:51  16054s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:07:52  16057s] |  -0.591|   -3.559| -49.131| -116.184|    61.78%|   0:00:01.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:07:52  16057s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_6__reg/D            |
[09/03 00:07:53  16059s] |  -0.591|   -3.559| -51.193| -118.246|    61.79%|   0:00:01.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:07:53  16059s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_19__reg/D                       |
[09/03 00:07:53  16060s] |  -0.591|   -3.559| -49.526| -116.579|    61.79%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:53  16060s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_582__reg/D                               |
[09/03 00:07:53  16061s] |  -0.591|   -3.559| -49.334| -116.387|    61.79%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:53  16061s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_509__reg/D                               |
[09/03 00:07:53  16062s] |  -0.591|   -3.559| -48.562| -115.615|    61.79%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:53  16062s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_971__reg/D                               |
[09/03 00:07:54  16062s] |  -0.591|   -3.559| -47.844| -114.897|    61.79%|   0:00:01.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/03 00:07:54  16062s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_971__reg/D                               |
[09/03 00:07:54  16064s] |  -0.591|   -3.559| -47.761| -114.814|    61.79%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:07:54  16064s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_2__reg/D            |
[09/03 00:07:54  16065s] |  -0.591|   -3.559| -47.481| -114.534|    61.79%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/03 00:07:54  16065s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_22__reg/D           |
[09/03 00:07:54  16065s] |  -0.591|   -3.559| -47.481| -114.534|    61.79%|   0:00:00.0| 3516.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/03 00:07:54  16065s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/03 00:07:54  16065s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:54  16065s] 
[09/03 00:07:54  16065s] *** Finish Core Optimize Step (cpu=0:00:11.2 real=0:00:03.0 mem=3516.1M) ***
[09/03 00:07:54  16065s] Active Path Group: in2out in2reg reg2out default 
[09/03 00:07:54  16065s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:54  16065s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/03 00:07:54  16065s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:54  16065s] |  -3.559|   -3.559| -67.053| -114.534|    61.79%|   0:00:00.0| 3516.1M|func_view_wc|  reg2out| status_o                                           |
[09/03 00:07:55  16066s] |  -3.559|   -3.559| -67.048| -114.530|    61.79%|   0:00:01.0| 3517.6M|func_view_wc|  reg2out| gpio24_io                                          |
[09/03 00:07:55  16067s] |  -3.559|   -3.559| -67.048| -114.530|    61.79%|   0:00:00.0| 3517.6M|func_view_wc|  reg2out| status_o                                           |
[09/03 00:07:55  16067s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/03 00:07:55  16067s] 
[09/03 00:07:55  16067s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=3517.6M) ***
[09/03 00:07:55  16067s] 
[09/03 00:07:55  16067s] *** Finished Optimize Step Cumulative (cpu=0:00:12.6 real=0:00:04.0 mem=3517.6M) ***
[09/03 00:07:55  16067s] 
[09/03 00:07:55  16067s] *** Finish Post Route Setup Fixing (cpu=0:01:16 real=0:00:33.0 mem=3517.6M) ***
[09/03 00:07:55  16067s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.83442.17
[09/03 00:07:55  16067s] TotalInstCnt at PhyDesignMc Destruction: 44,288
[09/03 00:07:55  16067s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.83442.27
[09/03 00:07:55  16067s] *** SetupOpt [finish] : cpu/real = 0:01:21.9/0:00:37.9 (2.2), totSession cpu/real = 4:27:47.3/28:42:33.6 (0.2), mem = 3308.2M
[09/03 00:07:55  16067s] 
[09/03 00:07:55  16067s] =============================================================================================
[09/03 00:07:55  16067s]  Step TAT Report for TnsOpt #10
[09/03 00:07:55  16067s] =============================================================================================
[09/03 00:07:55  16067s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 00:07:55  16067s] ---------------------------------------------------------------------------------------------
[09/03 00:07:55  16067s] [ SkewClock              ]      2   0:00:19.1  (  50.3 % )     0:00:20.4 /  0:00:34.9    1.7
[09/03 00:07:55  16067s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.9
[09/03 00:07:55  16067s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/03 00:07:55  16067s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:07:55  16067s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/03 00:07:55  16067s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.5    1.4
[09/03 00:07:55  16067s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:07:55  16067s] [ TransformInit          ]      1   0:00:03.5  (   9.3 % )     0:00:03.9 /  0:00:03.9    1.0
[09/03 00:07:55  16067s] [ SpefRCNetCheck         ]      1   0:00:00.9  (   2.3 % )     0:00:00.9 /  0:00:00.9    1.0
[09/03 00:07:55  16067s] [ OptSingleIteration     ]    159   0:00:00.3  (   0.9 % )     0:00:09.2 /  0:00:35.5    3.9
[09/03 00:07:55  16067s] [ OptGetWeight           ]    159   0:00:00.8  (   2.2 % )     0:00:00.8 /  0:00:00.8    1.0
[09/03 00:07:55  16067s] [ OptEval                ]    159   0:00:03.8  (   9.9 % )     0:00:03.8 /  0:00:22.4    6.0
[09/03 00:07:55  16067s] [ OptCommit              ]    159   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/03 00:07:55  16067s] [ IncrTimingUpdate       ]    189   0:00:02.4  (   6.2 % )     0:00:02.4 /  0:00:08.5    3.6
[09/03 00:07:55  16067s] [ PostCommitDelayCalc    ]    162   0:00:00.9  (   2.4 % )     0:00:00.9 /  0:00:04.1    4.5
[09/03 00:07:55  16067s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.3 % )     0:00:00.3 /  0:00:01.2    3.8
[09/03 00:07:55  16067s] [ SetupOptGetWorkingSet  ]    248   0:00:02.2  (   5.8 % )     0:00:02.2 /  0:00:05.2    2.4
[09/03 00:07:55  16067s] [ SetupOptGetActiveNode  ]    248   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:07:55  16067s] [ SetupOptSlackGraph     ]    158   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.8    4.5
[09/03 00:07:55  16067s] [ MISC                   ]          0:00:02.4  (   6.2 % )     0:00:02.4 /  0:00:04.5    1.9
[09/03 00:07:55  16067s] ---------------------------------------------------------------------------------------------
[09/03 00:07:55  16067s]  TnsOpt #10 TOTAL                   0:00:37.9  ( 100.0 % )     0:00:37.9 /  0:01:21.9    2.2
[09/03 00:07:55  16067s] ---------------------------------------------------------------------------------------------
[09/03 00:07:55  16067s] 
[09/03 00:07:55  16067s] Running refinePlace -preserveRouting true -hardFence false
[09/03 00:07:55  16067s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3308.2M
[09/03 00:07:55  16067s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3308.2M
[09/03 00:07:55  16067s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3308.2M
[09/03 00:07:55  16067s] #spOpts: N=130 
[09/03 00:07:55  16067s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3308.2M
[09/03 00:07:55  16067s] Info: 121 insts are soft-fixed.
[09/03 00:07:55  16067s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:07:55  16067s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.056, REAL:0.056, MEM:3308.2M
[09/03 00:07:55  16067s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3308.2MB).
[09/03 00:07:55  16067s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.102, REAL:0.103, MEM:3308.2M
[09/03 00:07:55  16067s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.102, REAL:0.103, MEM:3308.2M
[09/03 00:07:55  16067s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.83442.28
[09/03 00:07:55  16067s] OPERPROF:   Starting RefinePlace at level 2, MEM:3308.2M
[09/03 00:07:55  16067s] *** Starting refinePlace (4:27:47 mem=3308.2M) ***
[09/03 00:07:55  16067s] Total net bbox length = 1.832e+06 (9.137e+05 9.187e+05) (ext = 3.889e+04)
[09/03 00:07:55  16067s] Info: 121 insts are soft-fixed.
[09/03 00:07:55  16067s] 
[09/03 00:07:55  16067s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/03 00:07:55  16067s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 00:07:55  16067s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3308.2M
[09/03 00:07:55  16067s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3308.2M
[09/03 00:07:55  16067s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3308.2M
[09/03 00:07:55  16067s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3308.2M
[09/03 00:07:55  16067s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3308.2M
[09/03 00:07:55  16067s] Starting refinePlace ...
[09/03 00:07:55  16067s]   Spread Effort: high, post-route mode, useDDP on.
[09/03 00:07:55  16067s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3308.2MB) @(4:27:48 - 4:27:48).
[09/03 00:07:55  16067s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 00:07:55  16067s] wireLenOptFixPriorityInst 5271 inst fixed
[09/03 00:07:55  16067s] 
[09/03 00:07:55  16067s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/03 00:07:56  16069s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 00:07:56  16069s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3308.2MB) @(4:27:48 - 4:27:49).
[09/03 00:07:56  16069s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 00:07:56  16069s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3308.2MB
[09/03 00:07:56  16069s] Statistics of distance of Instance movement in refine placement:
[09/03 00:07:56  16069s]   maximum (X+Y) =         0.00 um
[09/03 00:07:56  16069s]   mean    (X+Y) =         0.00 um
[09/03 00:07:56  16069s] Summary Report:
[09/03 00:07:56  16069s] Instances move: 0 (out of 44173 movable)
[09/03 00:07:56  16069s] Instances flipped: 0
[09/03 00:07:56  16069s] Mean displacement: 0.00 um
[09/03 00:07:56  16069s] Max displacement: 0.00 um 
[09/03 00:07:56  16069s] Total instances moved : 0
[09/03 00:07:56  16069s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.613, REAL:1.044, MEM:3308.2M
[09/03 00:07:56  16069s] Total net bbox length = 1.832e+06 (9.137e+05 9.187e+05) (ext = 3.889e+04)
[09/03 00:07:56  16069s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3308.2MB
[09/03 00:07:56  16069s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=3308.2MB) @(4:27:47 - 4:27:49).
[09/03 00:07:56  16069s] *** Finished refinePlace (4:27:49 mem=3308.2M) ***
[09/03 00:07:56  16069s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.83442.28
[09/03 00:07:56  16069s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.732, REAL:1.164, MEM:3308.2M
[09/03 00:07:56  16069s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.059, REAL:1.314, MEM:3308.2M
[09/03 00:07:56  16069s] End: GigaOpt Optimization in TNS mode
[09/03 00:07:56  16069s]   Timing Snapshot: (REF)
[09/03 00:07:56  16069s]      Weighted WNS: -0.323
[09/03 00:07:56  16069s]       All  PG WNS: -3.559
[09/03 00:07:56  16069s]       High PG WNS: -0.591
[09/03 00:07:56  16069s]       All  PG TNS: -114.530
[09/03 00:07:56  16069s]       High PG TNS: -47.481
[09/03 00:07:56  16069s]    Category Slack: { [L, -3.559] [H, -0.020] [H, 0.145] [H, -0.591] }
[09/03 00:07:56  16069s] 
[09/03 00:07:56  16069s] Running postRoute recovery in preEcoRoute mode
[09/03 00:07:56  16069s] **optDesign ... cpu = 0:06:06, real = 0:02:19, mem = 2427.9M, totSessionCpu=4:27:50 **
[09/03 00:07:57  16070s]   DRV Snapshot: (TGT)
[09/03 00:07:57  16070s]          Tran DRV: 0 (41)
[09/03 00:07:57  16070s]           Cap DRV: 128 (167)
[09/03 00:07:57  16070s]        Fanout DRV: 3 (182)
[09/03 00:07:57  16070s]            Glitch: 0 (0)
[09/03 00:07:57  16070s] Checking DRV degradation...
[09/03 00:07:57  16070s] 
[09/03 00:07:57  16070s] Recovery Manager:
[09/03 00:07:57  16070s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/03 00:07:57  16070s]      Cap DRV degradation : 0 (128 -> 128, Margin 10) - Skip
[09/03 00:07:57  16070s]   Fanout DRV degradation : 0 (3 -> 3, Margin 10) - Skip
[09/03 00:07:57  16070s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/03 00:07:57  16070s] 
[09/03 00:07:57  16070s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/03 00:07:57  16070s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2929.69M, totSessionCpu=4:27:51).
[09/03 00:07:57  16070s] **optDesign ... cpu = 0:06:07, real = 0:02:20, mem = 2426.4M, totSessionCpu=4:27:51 **
[09/03 00:07:57  16070s] 
[09/03 00:07:57  16071s]   DRV Snapshot: (REF)
[09/03 00:07:57  16071s]          Tran DRV: 0 (41)
[09/03 00:07:57  16071s]           Cap DRV: 128 (167)
[09/03 00:07:57  16071s]        Fanout DRV: 3 (182)
[09/03 00:07:57  16071s]            Glitch: 0 (0)
[09/03 00:07:57  16071s] Skipping post route harden opt
[09/03 00:07:58  16071s] ### Creating LA Mngr. totSessionCpu=4:27:52 mem=2929.7M
[09/03 00:07:58  16071s] ### Creating LA Mngr, finished. totSessionCpu=4:27:52 mem=2929.7M
[09/03 00:07:58  16072s] Default Rule : ""
[09/03 00:07:58  16072s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/03 00:07:58  16072s] Worst Slack : -0.591 ns
[09/03 00:07:58  16072s] 
[09/03 00:07:58  16072s] Start Layer Assignment ...
[09/03 00:07:58  16072s] WNS(-0.591ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/03 00:07:58  16072s] 
[09/03 00:07:58  16072s] Select 660 cadidates out of 51233.
[09/03 00:07:58  16072s] Total Assign Layers on 0 Nets (cpu 0:00:00.8).
[09/03 00:07:58  16072s] GigaOpt: setting up router preferences
[09/03 00:07:59  16072s] GigaOpt: 313 nets assigned router directives
[09/03 00:07:59  16072s] 
[09/03 00:07:59  16072s] Start Assign Priority Nets ...
[09/03 00:07:59  16072s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/03 00:07:59  16072s] Existing Priority Nets 0 (0.0%)
[09/03 00:07:59  16072s] Total Assign Priority Nets 1525 (3.0%)
[09/03 00:07:59  16072s] ### Creating LA Mngr. totSessionCpu=4:27:53 mem=2929.7M
[09/03 00:07:59  16072s] ### Creating LA Mngr, finished. totSessionCpu=4:27:53 mem=2929.7M
[09/03 00:07:59  16073s] Default Rule : ""
[09/03 00:07:59  16073s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/03 00:07:59  16073s] Worst Slack : -3.559 ns
[09/03 00:07:59  16073s] 
[09/03 00:07:59  16073s] Start Layer Assignment ...
[09/03 00:07:59  16073s] WNS(-3.559ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/03 00:07:59  16073s] 
[09/03 00:07:59  16073s] Select 776 cadidates out of 51233.
[09/03 00:07:59  16073s] Total Assign Layers on 0 Nets (cpu 0:00:00.8).
[09/03 00:07:59  16073s] GigaOpt: setting up router preferences
[09/03 00:08:00  16073s] GigaOpt: 54 nets assigned router directives
[09/03 00:08:00  16073s] 
[09/03 00:08:00  16073s] Start Assign Priority Nets ...
[09/03 00:08:00  16073s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/03 00:08:00  16073s] Existing Priority Nets 0 (0.0%)
[09/03 00:08:00  16073s] Total Assign Priority Nets 1525 (3.0%)
[09/03 00:08:00  16074s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2968.8M
[09/03 00:08:00  16074s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.053, REAL:0.053, MEM:2968.8M
[09/03 00:08:00  16075s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.559  | -0.591  |  1.683  | -3.559  |   N/A   |  6.811  | -0.020  |  0.145  |
|           TNS (ns):|-114.529 | -47.481 |  0.000  | -67.048 |   N/A   |  0.000  | -0.025  |  0.000  |
|    Violating Paths:|   392   |   357   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.147   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:12, real = 0:02:23, mem = 2366.3M, totSessionCpu=4:27:56 **
[09/03 00:08:00  16075s] -routeWithEco false                       # bool, default=false
[09/03 00:08:00  16075s] -routeWithEco true                        # bool, default=false, user setting
[09/03 00:08:00  16075s] -routeSelectedNetOnly false               # bool, default=false
[09/03 00:08:00  16075s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/03 00:08:00  16075s] -routeWithTimingDriven false              # bool, default=false
[09/03 00:08:00  16075s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/03 00:08:00  16075s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/03 00:08:00  16075s] Existing Dirty Nets : 1074
[09/03 00:08:00  16075s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/03 00:08:01  16075s] Reset Dirty Nets : 1074
[09/03 00:08:01  16075s] 
[09/03 00:08:01  16075s] globalDetailRoute
[09/03 00:08:01  16075s] 
[09/03 00:08:01  16075s] ### Time Record (globalDetailRoute) is installed.
[09/03 00:08:01  16075s] #Start globalDetailRoute on Wed Sep  3 00:08:01 2025
[09/03 00:08:01  16075s] #
[09/03 00:08:01  16075s] ### Time Record (Pre Callback) is installed.
[09/03 00:08:01  16075s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 2895.273M)
[09/03 00:08:01  16075s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 0 access done (mem: 2895.273M)
[09/03 00:08:01  16075s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 92502 access done (mem: 2893.273M)
[09/03 00:08:01  16075s] ### Time Record (Pre Callback) is uninstalled.
[09/03 00:08:01  16075s] ### Time Record (DB Import) is installed.
[09/03 00:08:01  16075s] ### Time Record (Timing Data Generation) is installed.
[09/03 00:08:01  16075s] ### Time Record (Timing Data Generation) is uninstalled.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:08:01  16076s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/03 00:08:01  16076s] #To increase the message display limit, refer to the product command reference manual.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:08:01  16076s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/03 00:08:01  16076s] #To increase the message display limit, refer to the product command reference manual.
[09/03 00:08:01  16076s] ### Net info: total nets: 51233
[09/03 00:08:01  16076s] ### Net info: dirty nets: 0
[09/03 00:08:01  16076s] ### Net info: marked as disconnected nets: 0
[09/03 00:08:01  16077s] #num needed restored net=48
[09/03 00:08:01  16077s] #need_extraction net=48 (total=51233)
[09/03 00:08:01  16077s] ### Net info: fully routed nets: 44870
[09/03 00:08:01  16077s] ### Net info: trivial (< 2 pins) nets: 6234
[09/03 00:08:01  16077s] ### Net info: unrouted nets: 129
[09/03 00:08:01  16077s] ### Net info: re-extraction nets: 0
[09/03 00:08:01  16077s] ### Net info: ignored nets: 0
[09/03 00:08:01  16077s] ### Net info: skip routing nets: 48
[09/03 00:08:01  16077s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:08:01  16077s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:08:01  16077s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:08:01  16077s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:08:01  16077s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:08:01  16077s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:08:02  16078s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/03 00:08:02  16078s] #To increase the message display limit, refer to the product command reference manual.
[09/03 00:08:02  16078s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/03 00:08:02  16078s] #Processed 1120 dirty instances, 1848 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/03 00:08:02  16078s] #(931 insts marked dirty, reset pre-exisiting dirty flag on 944 insts, 1888 nets marked need extraction)
[09/03 00:08:02  16078s] ### import design signature (135): route=1924725838 flt_obj=0 vio=1486769859 swire=282492057 shield_wire=1 net_attr=1672064186 dirty_area=259370146, del_dirty_area=0 cell=1297058440 placement=1194221023 pin_access=1629576558
[09/03 00:08:02  16078s] ### Time Record (DB Import) is uninstalled.
[09/03 00:08:02  16078s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/03 00:08:02  16078s] #RTESIG:78da85d13b0bc230100060677fc5113b28f8b8bc5a5d055795a2aea19a54454da54907ff
[09/03 00:08:02  16078s] #       bd195ceb6d81fbee995176da94c004ce39cede88ca70d896223db89ca1906a21d0a4d071
[09/03 00:08:02  16078s] #       cd86a36cb73f705920d4d53338189f9be639852eb816828bf1eeaf931f5242d248730416
[09/03 00:08:02  16078s] #       1e1f2ed1d4d6848bb95963ecbdb1ce0806e310dba47b727591a6a6d04aa606b1f2b66a6d
[09/03 00:08:02  16078s] #       b2ce77af3ea980f9c63b421510dbeeef52792e485320a74d8ea4592a4d1bade89f58ea9c
[09/03 00:08:02  16078s] #       2eb4e2c07a0f3ef802baa1b0b3
[09/03 00:08:02  16078s] #
[09/03 00:08:02  16078s] #Skip comparing routing design signature in db-snapshot flow
[09/03 00:08:02  16078s] ### Time Record (Data Preparation) is installed.
[09/03 00:08:02  16078s] #RTESIG:78da85d13d6fc230100660e6fe8a9361a01229e7cf246ba5ae052160b502760a029c2a76
[09/03 00:08:02  16078s] #       06fe3d16620db759bae73e5e793adbff6c8009fce258fc232acbe17723f283cb0285544b
[09/03 00:08:02  16078s] #       81369776dfec633a5badb75c96086d738d1ee687aebb2e6088be87e8533a87bfcf175242
[09/03 00:08:02  16078s] #       d2487304162f772ed1b6cec6a33d396bddb973de0a06f398faac477a7599afa6502df382
[09/03 00:08:02  16078s] #       d404d7f42e5b1f86db9854c042173ca14a48fdf036941115b06774e238630439ac444e1b
[09/03 00:08:02  16078s] #       83a4a994a68d56f49755dad0836a0e6c34fce4011119bd68
[09/03 00:08:02  16078s] #
[09/03 00:08:02  16078s] ### Time Record (Data Preparation) is uninstalled.
[09/03 00:08:02  16079s] #Using multithreading with 8 threads.
[09/03 00:08:02  16079s] ### Time Record (Data Preparation) is installed.
[09/03 00:08:02  16079s] #Start routing data preparation on Wed Sep  3 00:08:02 2025
[09/03 00:08:02  16079s] #
[09/03 00:08:02  16079s] #Minimum voltage of a net in the design = 0.000.
[09/03 00:08:02  16079s] #Maximum voltage of a net in the design = 1.320.
[09/03 00:08:02  16079s] #Voltage range [0.000 - 1.320] has 51231 nets.
[09/03 00:08:02  16079s] #Voltage range [1.080 - 1.320] has 1 net.
[09/03 00:08:02  16079s] #Voltage range [0.000 - 0.000] has 1 net.
[09/03 00:08:02  16079s] ### Time Record (Cell Pin Access) is installed.
[09/03 00:08:03  16079s] ### Time Record (Cell Pin Access) is uninstalled.
[09/03 00:08:03  16080s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/03 00:08:03  16080s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/03 00:08:03  16080s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/03 00:08:03  16080s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/03 00:08:03  16080s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/03 00:08:03  16080s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/03 00:08:03  16080s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/03 00:08:03  16080s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/03 00:08:03  16080s] #Monitoring time of adding inner blkg by smac
[09/03 00:08:03  16080s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2317.45 (MB), peak = 4428.95 (MB)
[09/03 00:08:04  16081s] #Regenerating Ggrids automatically.
[09/03 00:08:04  16081s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/03 00:08:04  16081s] #Using automatically generated G-grids.
[09/03 00:08:05  16082s] #Done routing data preparation.
[09/03 00:08:05  16082s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2515.63 (MB), peak = 4428.95 (MB)
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1138.0250 1226.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 630.1850 860.1800 ) on Metal1 for NET i_croc_soc/i_croc/i_dm_top_i_dm_top/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 627.7850 916.9000 ) on Metal1 for NET i_croc_soc/i_croc/i_dm_top_i_dm_top/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1066.0250 1396.9400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1341.0650 1306.2200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_33. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1025.7050 1476.3400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 587.4650 1052.9800 ) on Metal1 for NET i_croc_soc/i_croc/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1112.3100 776.6400 ) on Metal1 for NET i_croc_soc/i_croc/CTS_61. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1461.7500 829.5600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 827.3850 1234.5200 ) on Metal1 for NET i_croc_soc/i_croc/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 762.6650 1249.5400 ) on Metal1 for NET i_croc_soc/i_croc/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1127.4650 1419.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 523.8300 955.0750 ) on Metal1 for NET i_croc_soc/i_croc/CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1325.2400 1434.7350 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1411.8300 1086.6000 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 569.7050 1272.2200 ) on Metal1 for NET i_croc_soc/i_croc/CTS_34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1430.3600 1404.4950 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1349.9100 1018.5600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 679.1450 871.5400 ) on Metal1 for NET i_croc_soc/i_croc/i_dm_top_i_dm_top/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1428.1500 1333.0750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/03 00:08:05  16082s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[09/03 00:08:05  16082s] #To increase the message display limit, refer to the product command reference manual.
[09/03 00:08:05  16082s] #
[09/03 00:08:05  16082s] #Connectivity extraction summary:
[09/03 00:08:05  16082s] #1755 routed nets are extracted.
[09/03 00:08:05  16082s] #    1553 (3.03%) extracted nets are partially routed.
[09/03 00:08:05  16082s] #43115 routed net(s) are imported.
[09/03 00:08:05  16082s] #129 (0.25%) nets are without wires.
[09/03 00:08:05  16082s] #6234 nets are fixed|skipped|trivial (not extracted).
[09/03 00:08:05  16082s] #Total number of nets = 51233.
[09/03 00:08:05  16082s] #
[09/03 00:08:05  16082s] #Start instance access analysis using 8 threads...
[09/03 00:08:05  16082s] ### Time Record (Instance Pin Access) is installed.
[09/03 00:08:06  16083s] #0 instance pins are hard to access
[09/03 00:08:06  16083s] #Instance access analysis statistics:
[09/03 00:08:06  16083s] #Cpu time = 00:00:01
[09/03 00:08:06  16083s] #Elapsed time = 00:00:01
[09/03 00:08:06  16083s] #Increased memory = 4.31 (MB)
[09/03 00:08:06  16083s] #Total memory = 2521.04 (MB)
[09/03 00:08:06  16083s] #Peak memory = 4428.95 (MB)
[09/03 00:08:06  16083s] ### Time Record (Instance Pin Access) is uninstalled.
[09/03 00:08:06  16083s] #Found 0 nets for post-route si or timing fixing.
[09/03 00:08:06  16083s] #
[09/03 00:08:06  16083s] #Finished routing data preparation on Wed Sep  3 00:08:06 2025
[09/03 00:08:06  16083s] #
[09/03 00:08:06  16083s] #Cpu time = 00:00:05
[09/03 00:08:06  16083s] #Elapsed time = 00:00:04
[09/03 00:08:06  16083s] #Increased memory = 212.99 (MB)
[09/03 00:08:06  16083s] #Total memory = 2521.04 (MB)
[09/03 00:08:06  16083s] #Peak memory = 4428.95 (MB)
[09/03 00:08:06  16083s] #
[09/03 00:08:06  16083s] ### Time Record (Data Preparation) is uninstalled.
[09/03 00:08:06  16083s] ### Time Record (Global Routing) is installed.
[09/03 00:08:06  16083s] #
[09/03 00:08:06  16083s] #Start global routing on Wed Sep  3 00:08:06 2025
[09/03 00:08:06  16083s] #
[09/03 00:08:06  16083s] #
[09/03 00:08:06  16083s] #Start global routing initialization on Wed Sep  3 00:08:06 2025
[09/03 00:08:06  16083s] #
[09/03 00:08:06  16083s] #Number of eco nets is 1756
[09/03 00:08:06  16083s] #
[09/03 00:08:06  16083s] #Start global routing data preparation on Wed Sep  3 00:08:06 2025
[09/03 00:08:06  16083s] #
[09/03 00:08:06  16083s] ### build_merged_routing_blockage_rect_list starts on Wed Sep  3 00:08:06 2025 with memory = 2521.04 (MB), peak = 4428.95 (MB)
[09/03 00:08:06  16083s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:06  16083s] #Start routing resource analysis on Wed Sep  3 00:08:06 2025
[09/03 00:08:06  16083s] #
[09/03 00:08:06  16083s] ### init_is_bin_blocked starts on Wed Sep  3 00:08:06 2025 with memory = 2521.04 (MB), peak = 4428.95 (MB)
[09/03 00:08:06  16083s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.88 [8]--
[09/03 00:08:06  16083s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Sep  3 00:08:06 2025 with memory = 2523.44 (MB), peak = 4428.95 (MB)
[09/03 00:08:06  16085s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.5 GB, peak:4.3 GB --6.97 [8]--
[09/03 00:08:06  16085s] ### adjust_flow_cap starts on Wed Sep  3 00:08:06 2025 with memory = 2529.92 (MB), peak = 4428.95 (MB)
[09/03 00:08:06  16085s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.73 [8]--
[09/03 00:08:06  16085s] ### adjust_partial_route_blockage starts on Wed Sep  3 00:08:06 2025 with memory = 2530.69 (MB), peak = 4428.95 (MB)
[09/03 00:08:06  16085s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.00 [8]--
[09/03 00:08:06  16085s] ### set_via_blocked starts on Wed Sep  3 00:08:06 2025 with memory = 2530.69 (MB), peak = 4428.95 (MB)
[09/03 00:08:06  16085s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.73 [8]--
[09/03 00:08:06  16085s] ### copy_flow starts on Wed Sep  3 00:08:06 2025 with memory = 2530.67 (MB), peak = 4428.95 (MB)
[09/03 00:08:06  16085s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --2.06 [8]--
[09/03 00:08:06  16085s] #Routing resource analysis is done on Wed Sep  3 00:08:06 2025
[09/03 00:08:06  16085s] #
[09/03 00:08:06  16085s] ### report_flow_cap starts on Wed Sep  3 00:08:06 2025 with memory = 2525.55 (MB), peak = 4428.95 (MB)
[09/03 00:08:06  16085s] #  Resource Analysis:
[09/03 00:08:06  16085s] #
[09/03 00:08:06  16085s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/03 00:08:06  16085s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/03 00:08:06  16085s] #  --------------------------------------------------------------
[09/03 00:08:06  16085s] #  Metal1         V        2501        1332       47961    65.19%
[09/03 00:08:06  16085s] #  Metal2         H        2854        1527       47961    33.22%
[09/03 00:08:06  16085s] #  Metal3         V        2504        1329       47961    33.04%
[09/03 00:08:06  16085s] #  Metal4         H        3104        1277       47961    33.34%
[09/03 00:08:06  16085s] #  --------------------------------------------------------------
[09/03 00:08:06  16085s] #  Total                  10964      33.35%      191844    41.20%
[09/03 00:08:06  16085s] #
[09/03 00:08:07  16085s] #  369 nets (0.72%) with 1 preferred extra spacing.
[09/03 00:08:07  16085s] #
[09/03 00:08:07  16085s] #
[09/03 00:08:07  16085s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.05 [8]--
[09/03 00:08:07  16085s] ### analyze_m2_tracks starts on Wed Sep  3 00:08:06 2025 with memory = 2525.38 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16085s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.00 [8]--
[09/03 00:08:07  16085s] ### report_initial_resource starts on Wed Sep  3 00:08:06 2025 with memory = 2525.38 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16085s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.00 [8]--
[09/03 00:08:07  16085s] ### mark_pg_pins_accessibility starts on Wed Sep  3 00:08:07 2025 with memory = 2525.38 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16085s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:07  16085s] ### set_net_region starts on Wed Sep  3 00:08:07 2025 with memory = 2525.38 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16085s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:07  16085s] #
[09/03 00:08:07  16085s] #Global routing data preparation is done on Wed Sep  3 00:08:07 2025
[09/03 00:08:07  16085s] #
[09/03 00:08:07  16085s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2525.38 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16085s] #
[09/03 00:08:07  16085s] ### prepare_level starts on Wed Sep  3 00:08:07 2025 with memory = 2525.38 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16085s] ### init level 1 starts on Wed Sep  3 00:08:07 2025 with memory = 2525.38 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16085s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:07  16085s] ### Level 1 hgrid = 219 X 219
[09/03 00:08:07  16085s] ### init level 2 starts on Wed Sep  3 00:08:07 2025 with memory = 2525.38 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16085s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.74 [8]--
[09/03 00:08:07  16085s] ### Level 2 hgrid = 55 X 55
[09/03 00:08:07  16085s] ### prepare_level_flow starts on Wed Sep  3 00:08:07 2025 with memory = 2525.86 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16085s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.00 [8]--
[09/03 00:08:07  16085s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.37 [8]--
[09/03 00:08:07  16086s] #
[09/03 00:08:07  16086s] #Global routing initialization is done on Wed Sep  3 00:08:07 2025
[09/03 00:08:07  16086s] #
[09/03 00:08:07  16086s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2525.86 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16086s] #
[09/03 00:08:07  16086s] #start global routing iteration 1...
[09/03 00:08:07  16086s] ### init_flow_edge starts on Wed Sep  3 00:08:07 2025 with memory = 2525.86 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16086s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.51 [8]--
[09/03 00:08:07  16086s] ### Uniform Hboxes (6x6)
[09/03 00:08:07  16086s] ### routing at level 1 iter 0 for 0 hboxes
[09/03 00:08:07  16086s] ### measure_qor starts on Wed Sep  3 00:08:07 2025 with memory = 2533.89 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16086s] ### measure_congestion starts on Wed Sep  3 00:08:07 2025 with memory = 2533.89 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16086s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.98 [8]--
[09/03 00:08:07  16086s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --6.54 [8]--
[09/03 00:08:07  16086s] ### Uniform Hboxes (6x6)
[09/03 00:08:07  16086s] ### routing at level 1 iter 1 for 0 hboxes
[09/03 00:08:07  16087s] ### measure_qor starts on Wed Sep  3 00:08:07 2025 with memory = 2535.18 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16087s] ### measure_congestion starts on Wed Sep  3 00:08:07 2025 with memory = 2535.18 (MB), peak = 4428.95 (MB)
[09/03 00:08:07  16087s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:07  16087s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --6.85 [8]--
[09/03 00:08:07  16087s] ### Uniform Hboxes (6x6)
[09/03 00:08:07  16087s] ### routing at level 1 iter 2 for 0 hboxes
[09/03 00:08:08  16087s] ### measure_qor starts on Wed Sep  3 00:08:08 2025 with memory = 2536.46 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16087s] ### measure_congestion starts on Wed Sep  3 00:08:08 2025 with memory = 2536.46 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16087s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.00 [8]--
[09/03 00:08:08  16087s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --6.81 [8]--
[09/03 00:08:08  16087s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2532.27 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16087s] #
[09/03 00:08:08  16087s] #start global routing iteration 2...
[09/03 00:08:08  16087s] ### init_flow_edge starts on Wed Sep  3 00:08:08 2025 with memory = 2532.27 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16087s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.91 [8]--
[09/03 00:08:08  16087s] ### routing at level 2 (topmost level) iter 0
[09/03 00:08:08  16087s] ### measure_qor starts on Wed Sep  3 00:08:08 2025 with memory = 2532.29 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16087s] ### measure_congestion starts on Wed Sep  3 00:08:08 2025 with memory = 2532.29 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16087s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.00 [8]--
[09/03 00:08:08  16087s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --7.09 [8]--
[09/03 00:08:08  16088s] ### routing at level 2 (topmost level) iter 1
[09/03 00:08:08  16088s] ### measure_qor starts on Wed Sep  3 00:08:08 2025 with memory = 2532.29 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16088s] ### measure_congestion starts on Wed Sep  3 00:08:08 2025 with memory = 2532.29 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16088s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.94 [8]--
[09/03 00:08:08  16088s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --7.32 [8]--
[09/03 00:08:08  16088s] ### routing at level 2 (topmost level) iter 2
[09/03 00:08:08  16088s] ### measure_qor starts on Wed Sep  3 00:08:08 2025 with memory = 2532.29 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16088s] ### measure_congestion starts on Wed Sep  3 00:08:08 2025 with memory = 2532.29 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16088s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.00 [8]--
[09/03 00:08:08  16088s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --7.23 [8]--
[09/03 00:08:08  16088s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2532.29 (MB), peak = 4428.95 (MB)
[09/03 00:08:08  16088s] #
[09/03 00:08:08  16088s] #start global routing iteration 3...
[09/03 00:08:08  16088s] ### Uniform Hboxes (6x6)
[09/03 00:08:08  16088s] ### routing at level 1 iter 0 for 0 hboxes
[09/03 00:08:09  16089s] ### measure_qor starts on Wed Sep  3 00:08:09 2025 with memory = 2546.59 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16089s] ### measure_congestion starts on Wed Sep  3 00:08:09 2025 with memory = 2546.59 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16089s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:09  16089s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --6.17 [8]--
[09/03 00:08:09  16089s] ### measure_congestion starts on Wed Sep  3 00:08:09 2025 with memory = 2546.59 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16089s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.98 [8]--
[09/03 00:08:09  16089s] ### Uniform Hboxes (6x6)
[09/03 00:08:09  16089s] ### routing at level 1 iter 1 for 0 hboxes
[09/03 00:08:09  16089s] ### measure_qor starts on Wed Sep  3 00:08:09 2025 with memory = 2546.59 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16089s] ### measure_congestion starts on Wed Sep  3 00:08:09 2025 with memory = 2546.59 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16089s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:09  16089s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --6.13 [8]--
[09/03 00:08:09  16089s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2538.16 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16089s] #
[09/03 00:08:09  16089s] ### route_end starts on Wed Sep  3 00:08:09 2025 with memory = 2538.16 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] #
[09/03 00:08:09  16090s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/03 00:08:09  16090s] #Total number of routable nets = 44999.
[09/03 00:08:09  16090s] #Total number of nets in the design = 51233.
[09/03 00:08:09  16090s] #
[09/03 00:08:09  16090s] #1885 routable nets have only global wires.
[09/03 00:08:09  16090s] #43114 routable nets have only detail routed wires.
[09/03 00:08:09  16090s] #265 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/03 00:08:09  16090s] #466 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/03 00:08:09  16090s] #
[09/03 00:08:09  16090s] #Routed nets constraints summary:
[09/03 00:08:09  16090s] #----------------------------------------------------------------------------
[09/03 00:08:09  16090s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/03 00:08:09  16090s] #----------------------------------------------------------------------------
[09/03 00:08:09  16090s] #      Default                 67            0              0            1620  
[09/03 00:08:09  16090s] #     ndr_3w3s                  0          150            150               0  
[09/03 00:08:09  16090s] #     ndr_2w2s                  0           48             48               0  
[09/03 00:08:09  16090s] #----------------------------------------------------------------------------
[09/03 00:08:09  16090s] #        Total                 67          198            198            1620  
[09/03 00:08:09  16090s] #----------------------------------------------------------------------------
[09/03 00:08:09  16090s] #
[09/03 00:08:09  16090s] #Routing constraints summary of the whole design:
[09/03 00:08:09  16090s] #----------------------------------------------------------------------------
[09/03 00:08:09  16090s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/03 00:08:09  16090s] #----------------------------------------------------------------------------
[09/03 00:08:09  16090s] #      Default                369            0              0           44268  
[09/03 00:08:09  16090s] #     ndr_3w3s                  0          179            179               0  
[09/03 00:08:09  16090s] #     ndr_2w2s                  0          183            183               0  
[09/03 00:08:09  16090s] #----------------------------------------------------------------------------
[09/03 00:08:09  16090s] #        Total                369          362            362           44268  
[09/03 00:08:09  16090s] #----------------------------------------------------------------------------
[09/03 00:08:09  16090s] #
[09/03 00:08:09  16090s] ### cal_base_flow starts on Wed Sep  3 00:08:09 2025 with memory = 2538.16 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] ### init_flow_edge starts on Wed Sep  3 00:08:09 2025 with memory = 2538.16 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.60 [8]--
[09/03 00:08:09  16090s] ### cal_flow starts on Wed Sep  3 00:08:09 2025 with memory = 2538.04 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:09  16090s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.06 [8]--
[09/03 00:08:09  16090s] ### report_overcon starts on Wed Sep  3 00:08:09 2025 with memory = 2538.04 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] #
[09/03 00:08:09  16090s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/03 00:08:09  16090s] #
[09/03 00:08:09  16090s] #                 OverCon       OverCon       OverCon          
[09/03 00:08:09  16090s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[09/03 00:08:09  16090s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[09/03 00:08:09  16090s] #  --------------------------------------------------------------------------
[09/03 00:08:09  16090s] #  Metal2      237(0.74%)     30(0.09%)      6(0.02%)   (0.85%)     0.44  
[09/03 00:08:09  16090s] #  Metal3       55(0.17%)      6(0.02%)      0(0.00%)   (0.19%)     0.43  
[09/03 00:08:09  16090s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.26  
[09/03 00:08:09  16090s] #  --------------------------------------------------------------------------
[09/03 00:08:09  16090s] #     Total    292(0.30%)     36(0.04%)      6(0.01%)   (0.35%)
[09/03 00:08:09  16090s] #
[09/03 00:08:09  16090s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[09/03 00:08:09  16090s] #  Overflow after GR: 0.28% H + 0.06% V
[09/03 00:08:09  16090s] #
[09/03 00:08:09  16090s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:09  16090s] ### cal_base_flow starts on Wed Sep  3 00:08:09 2025 with memory = 2538.04 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] ### init_flow_edge starts on Wed Sep  3 00:08:09 2025 with memory = 2538.04 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.51 [8]--
[09/03 00:08:09  16090s] ### cal_flow starts on Wed Sep  3 00:08:09 2025 with memory = 2538.04 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:09  16090s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.04 [8]--
[09/03 00:08:09  16090s] ### export_cong_map starts on Wed Sep  3 00:08:09 2025 with memory = 2538.04 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] ### PDZT_Export::export_cong_map starts on Wed Sep  3 00:08:09 2025 with memory = 2538.17 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.02 [8]--
[09/03 00:08:09  16090s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.75 [8]--
[09/03 00:08:09  16090s] ### import_cong_map starts on Wed Sep  3 00:08:09 2025 with memory = 2538.17 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.00 [8]--
[09/03 00:08:09  16090s] ### update starts on Wed Sep  3 00:08:09 2025 with memory = 2538.17 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] #Complete Global Routing.
[09/03 00:08:09  16090s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:08:09  16090s] #Total wire length = 2337424 um.
[09/03 00:08:09  16090s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:08:09  16090s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:08:09  16090s] #Total wire length on LAYER Metal2 = 656371 um.
[09/03 00:08:09  16090s] #Total wire length on LAYER Metal3 = 929164 um.
[09/03 00:08:09  16090s] #Total wire length on LAYER Metal4 = 751889 um.
[09/03 00:08:09  16090s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:08:09  16090s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:08:09  16090s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:08:09  16090s] #Total number of vias = 282082
[09/03 00:08:09  16090s] #Up-Via Summary (total 282082):
[09/03 00:08:09  16090s] #           
[09/03 00:08:09  16090s] #-----------------------
[09/03 00:08:09  16090s] # Metal1         141041
[09/03 00:08:09  16090s] # Metal2         101651
[09/03 00:08:09  16090s] # Metal3          39390
[09/03 00:08:09  16090s] #-----------------------
[09/03 00:08:09  16090s] #                282082 
[09/03 00:08:09  16090s] #
[09/03 00:08:09  16090s] #Total number of involved priority nets 198
[09/03 00:08:09  16090s] #Maximum src to sink distance for priority net 1050.5
[09/03 00:08:09  16090s] #Average of max src_to_sink distance for priority net 69.8
[09/03 00:08:09  16090s] #Average of ave src_to_sink distance for priority net 46.5
[09/03 00:08:09  16090s] ### update cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --3.16 [8]--
[09/03 00:08:09  16090s] ### report_overcon starts on Wed Sep  3 00:08:09 2025 with memory = 2541.55 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.00 [8]--
[09/03 00:08:09  16090s] ### report_overcon starts on Wed Sep  3 00:08:09 2025 with memory = 2541.55 (MB), peak = 4428.95 (MB)
[09/03 00:08:09  16090s] #Max overcon = 6 tracks.
[09/03 00:08:09  16090s] #Total overcon = 0.35%.
[09/03 00:08:09  16090s] #Worst layer Gcell overcon rate = 0.20%.
[09/03 00:08:09  16090s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --0.99 [8]--
[09/03 00:08:09  16090s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.5 GB, peak:4.3 GB --1.43 [8]--
[09/03 00:08:09  16090s] ### global_route design signature (138): route=1887706986 net_attr=2109902636
[09/03 00:08:09  16091s] #
[09/03 00:08:09  16091s] #Global routing statistics:
[09/03 00:08:09  16091s] #Cpu time = 00:00:07
[09/03 00:08:09  16091s] #Elapsed time = 00:00:03
[09/03 00:08:09  16091s] #Increased memory = 16.68 (MB)
[09/03 00:08:09  16091s] #Total memory = 2537.71 (MB)
[09/03 00:08:09  16091s] #Peak memory = 4428.95 (MB)
[09/03 00:08:09  16091s] #
[09/03 00:08:09  16091s] #Finished global routing on Wed Sep  3 00:08:09 2025
[09/03 00:08:09  16091s] #
[09/03 00:08:09  16091s] #
[09/03 00:08:09  16091s] ### Time Record (Global Routing) is uninstalled.
[09/03 00:08:09  16091s] ### Time Record (Data Preparation) is installed.
[09/03 00:08:09  16091s] ### Time Record (Data Preparation) is uninstalled.
[09/03 00:08:10  16091s] ### track-assign external-init starts on Wed Sep  3 00:08:10 2025 with memory = 2531.55 (MB), peak = 4428.95 (MB)
[09/03 00:08:10  16091s] ### Time Record (Track Assignment) is installed.
[09/03 00:08:10  16092s] ### Time Record (Track Assignment) is uninstalled.
[09/03 00:08:10  16092s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.36 [8]--
[09/03 00:08:10  16092s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2531.55 (MB), peak = 4428.95 (MB)
[09/03 00:08:10  16092s] ### track-assign engine-init starts on Wed Sep  3 00:08:10 2025 with memory = 2531.55 (MB), peak = 4428.95 (MB)
[09/03 00:08:10  16092s] ### Time Record (Track Assignment) is installed.
[09/03 00:08:10  16092s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.14 [8]--
[09/03 00:08:10  16092s] ### track-assign core-engine starts on Wed Sep  3 00:08:10 2025 with memory = 2531.55 (MB), peak = 4428.95 (MB)
[09/03 00:08:10  16092s] #Start Track Assignment.
[09/03 00:08:12  16094s] #Done with 345 horizontal wires in 7 hboxes and 261 vertical wires in 7 hboxes.
[09/03 00:08:13  16096s] #Done with 24 horizontal wires in 7 hboxes and 21 vertical wires in 7 hboxes.
[09/03 00:08:13  16097s] #Complete Track Assignment.
[09/03 00:08:13  16097s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:08:13  16097s] #Total wire length = 2341017 um.
[09/03 00:08:13  16097s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:08:13  16097s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:08:13  16097s] #Total wire length on LAYER Metal2 = 658643 um.
[09/03 00:08:13  16097s] #Total wire length on LAYER Metal3 = 930069 um.
[09/03 00:08:13  16097s] #Total wire length on LAYER Metal4 = 752305 um.
[09/03 00:08:13  16097s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:08:13  16097s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:08:13  16097s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:08:13  16097s] #Total number of vias = 282082
[09/03 00:08:13  16097s] #Up-Via Summary (total 282082):
[09/03 00:08:13  16097s] #           
[09/03 00:08:13  16097s] #-----------------------
[09/03 00:08:13  16097s] # Metal1         141041
[09/03 00:08:13  16097s] # Metal2         101651
[09/03 00:08:13  16097s] # Metal3          39390
[09/03 00:08:13  16097s] #-----------------------
[09/03 00:08:13  16097s] #                282082 
[09/03 00:08:13  16097s] #
[09/03 00:08:13  16097s] ### track_assign design signature (141): route=1003500758
[09/03 00:08:13  16097s] ### track-assign core-engine cpu:00:00:05, real:00:00:03, mem:2.6 GB, peak:4.3 GB --1.66 [8]--
[09/03 00:08:14  16097s] ### Time Record (Track Assignment) is uninstalled.
[09/03 00:08:14  16097s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2530.80 (MB), peak = 4428.95 (MB)
[09/03 00:08:14  16097s] #
[09/03 00:08:14  16097s] #number of short segments in preferred routing layers
[09/03 00:08:14  16097s] #	Metal2    Metal3    Metal4    Total 
[09/03 00:08:14  16097s] #	8         58        29        95        
[09/03 00:08:14  16097s] #
[09/03 00:08:14  16098s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/03 00:08:14  16098s] #Cpu time = 00:00:19
[09/03 00:08:14  16098s] #Elapsed time = 00:00:12
[09/03 00:08:14  16098s] #Increased memory = 223.63 (MB)
[09/03 00:08:14  16098s] #Total memory = 2531.68 (MB)
[09/03 00:08:14  16098s] #Peak memory = 4428.95 (MB)
[09/03 00:08:14  16098s] #Using multithreading with 8 threads.
[09/03 00:08:14  16098s] ### Time Record (Detail Routing) is installed.
[09/03 00:08:15  16099s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/03 00:08:19  16104s] #
[09/03 00:08:19  16104s] #Start Detail Routing..
[09/03 00:08:19  16104s] #start initial detail routing ...
[09/03 00:08:20  16104s] ### Design has 0 dirty nets, 4411 dirty-areas)
[09/03 00:08:31  16195s] # ECO: 3.3% of the total area was rechecked for DRC, and 21.3% required routing.
[09/03 00:08:31  16195s] #   number of violations = 1467
[09/03 00:08:31  16195s] #
[09/03 00:08:31  16195s] #    By Layer and Type :
[09/03 00:08:31  16195s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/03 00:08:31  16195s] #	Metal1       38        0        0        0       38
[09/03 00:08:31  16195s] #	Metal2      803      302        2        0     1107
[09/03 00:08:31  16195s] #	Metal3       69      157        9        0      235
[09/03 00:08:31  16195s] #	Metal4       23       63        0        1       87
[09/03 00:08:31  16195s] #	Totals      933      522       11        1     1467
[09/03 00:08:31  16195s] #931 out of 52559 instances (1.8%) need to be verified(marked ipoed), dirty area = 0.4%.
[09/03 00:08:31  16195s] #0.0% of the total area is being checked for drcs
[09/03 00:08:31  16195s] #0.0% of the total area was checked
[09/03 00:08:32  16195s] #   number of violations = 1468
[09/03 00:08:32  16195s] #
[09/03 00:08:32  16195s] #    By Layer and Type :
[09/03 00:08:32  16195s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/03 00:08:32  16195s] #	Metal1       38        0        0        0       38
[09/03 00:08:32  16195s] #	Metal2      803      302        2        0     1107
[09/03 00:08:32  16195s] #	Metal3       69      157        9        0      235
[09/03 00:08:32  16195s] #	Metal4       23       63        0        2       88
[09/03 00:08:32  16195s] #	Totals      933      522       11        2     1468
[09/03 00:08:32  16195s] #cpu time = 00:01:31, elapsed time = 00:00:12, memory = 2575.42 (MB), peak = 4428.95 (MB)
[09/03 00:08:32  16197s] #start 1st optimization iteration ...
[09/03 00:08:39  16229s] #   number of violations = 1063
[09/03 00:08:39  16229s] #
[09/03 00:08:39  16229s] #    By Layer and Type :
[09/03 00:08:39  16229s] #	         MetSpc    Short      Mar   Totals
[09/03 00:08:39  16229s] #	Metal1       36        0        0       36
[09/03 00:08:39  16229s] #	Metal2      726      103        2      831
[09/03 00:08:39  16229s] #	Metal3       25      112        8      145
[09/03 00:08:39  16229s] #	Metal4        4       47        0       51
[09/03 00:08:39  16229s] #	Totals      791      262       10     1063
[09/03 00:08:39  16229s] #    number of process antenna violations = 96
[09/03 00:08:39  16229s] #cpu time = 00:00:32, elapsed time = 00:00:07, memory = 2579.18 (MB), peak = 4428.95 (MB)
[09/03 00:08:39  16229s] #start 2nd optimization iteration ...
[09/03 00:08:48  16246s] #   number of violations = 1038
[09/03 00:08:48  16246s] #
[09/03 00:08:48  16246s] #    By Layer and Type :
[09/03 00:08:48  16246s] #	         MetSpc    Short      Mar   Totals
[09/03 00:08:48  16246s] #	Metal1       36        0        0       36
[09/03 00:08:48  16246s] #	Metal2      716      100        2      818
[09/03 00:08:48  16246s] #	Metal3       24      107        7      138
[09/03 00:08:48  16246s] #	Metal4        6       40        0       46
[09/03 00:08:48  16246s] #	Totals      782      247        9     1038
[09/03 00:08:48  16246s] #    number of process antenna violations = 101
[09/03 00:08:48  16246s] #cpu time = 00:00:17, elapsed time = 00:00:09, memory = 2578.80 (MB), peak = 4428.95 (MB)
[09/03 00:08:48  16247s] #start 3rd optimization iteration ...
[09/03 00:09:04  16369s] #   number of violations = 288
[09/03 00:09:04  16369s] #
[09/03 00:09:04  16369s] #    By Layer and Type :
[09/03 00:09:04  16369s] #	         MetSpc    Short     Loop      Mar WireFuse   Totals
[09/03 00:09:04  16369s] #	Metal1        9        0        0        0        0        9
[09/03 00:09:04  16369s] #	Metal2       36      100        0        0        0      136
[09/03 00:09:04  16369s] #	Metal3       16       83        1        2        0      102
[09/03 00:09:04  16369s] #	Metal4        6       34        0        0        1       41
[09/03 00:09:04  16369s] #	Totals       67      217        1        2        1      288
[09/03 00:09:04  16369s] #    number of process antenna violations = 101
[09/03 00:09:04  16369s] #cpu time = 00:02:03, elapsed time = 00:00:16, memory = 2590.84 (MB), peak = 4428.95 (MB)
[09/03 00:09:04  16369s] #start 4th optimization iteration ...
[09/03 00:09:17  16405s] #   number of violations = 259
[09/03 00:09:17  16405s] #
[09/03 00:09:17  16405s] #    By Layer and Type :
[09/03 00:09:17  16405s] #	         MetSpc    Short WireFuse   Totals
[09/03 00:09:17  16405s] #	Metal1        6        0        0        6
[09/03 00:09:17  16405s] #	Metal2       19       95        0      114
[09/03 00:09:17  16405s] #	Metal3       11       97        0      108
[09/03 00:09:17  16405s] #	Metal4        7       23        1       31
[09/03 00:09:17  16405s] #	Totals       43      215        1      259
[09/03 00:09:17  16405s] #    number of process antenna violations = 90
[09/03 00:09:17  16405s] #cpu time = 00:00:36, elapsed time = 00:00:13, memory = 2583.12 (MB), peak = 4428.95 (MB)
[09/03 00:09:17  16406s] #start 5th optimization iteration ...
[09/03 00:09:30  16438s] #   number of violations = 239
[09/03 00:09:30  16438s] #
[09/03 00:09:30  16438s] #    By Layer and Type :
[09/03 00:09:30  16438s] #	         MetSpc    Short   CShort      Mar   AdjCut WireFuse   Totals
[09/03 00:09:30  16438s] #	Metal1        4        0        0        0        0        0        4
[09/03 00:09:30  16438s] #	Metal2       18       92        1        1        1        0      113
[09/03 00:09:30  16438s] #	Metal3       14       84        0        0        0        0       98
[09/03 00:09:30  16438s] #	Metal4        5       18        0        0        0        1       24
[09/03 00:09:30  16438s] #	Totals       41      194        1        1        1        1      239
[09/03 00:09:30  16438s] #    number of process antenna violations = 107
[09/03 00:09:30  16438s] #cpu time = 00:00:33, elapsed time = 00:00:13, memory = 2583.50 (MB), peak = 4428.95 (MB)
[09/03 00:09:30  16438s] #start 6th optimization iteration ...
[09/03 00:09:53  16485s] #   number of violations = 241
[09/03 00:09:53  16485s] #
[09/03 00:09:53  16485s] #    By Layer and Type :
[09/03 00:09:53  16485s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/03 00:09:53  16485s] #	Metal1        3        0        0        0        3
[09/03 00:09:53  16485s] #	Metal2        8       89        0        0       97
[09/03 00:09:53  16485s] #	Metal3       14      102        1        0      117
[09/03 00:09:53  16485s] #	Metal4        6       17        0        1       24
[09/03 00:09:53  16485s] #	Totals       31      208        1        1      241
[09/03 00:09:53  16485s] #    number of process antenna violations = 102
[09/03 00:09:53  16485s] #cpu time = 00:00:46, elapsed time = 00:00:23, memory = 2581.17 (MB), peak = 4428.95 (MB)
[09/03 00:09:53  16485s] #start 7th optimization iteration ...
[09/03 00:10:03  16510s] #   number of violations = 236
[09/03 00:10:03  16510s] #
[09/03 00:10:03  16510s] #    By Layer and Type :
[09/03 00:10:03  16510s] #	         MetSpc    Short      Mar   AdjCut WireFuse   Totals
[09/03 00:10:03  16510s] #	Metal1        5        0        0        0        0        5
[09/03 00:10:03  16510s] #	Metal2        3       90        1        1        0       95
[09/03 00:10:03  16510s] #	Metal3       10       95        2        0        0      107
[09/03 00:10:03  16510s] #	Metal4        4       24        0        0        1       29
[09/03 00:10:03  16510s] #	Totals       22      209        3        1        1      236
[09/03 00:10:03  16510s] #    number of process antenna violations = 102
[09/03 00:10:03  16510s] #cpu time = 00:00:26, elapsed time = 00:00:10, memory = 2579.38 (MB), peak = 4428.95 (MB)
[09/03 00:10:03  16511s] #start 8th optimization iteration ...
[09/03 00:10:12  16540s] #   number of violations = 236
[09/03 00:10:12  16540s] #
[09/03 00:10:12  16540s] #    By Layer and Type :
[09/03 00:10:12  16540s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/03 00:10:12  16540s] #	Metal1        5        0        0        0        5
[09/03 00:10:12  16540s] #	Metal2        5       86        1        0       92
[09/03 00:10:12  16540s] #	Metal3        8       99        2        0      109
[09/03 00:10:12  16540s] #	Metal4        4       25        0        1       30
[09/03 00:10:12  16540s] #	Totals       22      210        3        1      236
[09/03 00:10:12  16540s] #    number of process antenna violations = 102
[09/03 00:10:12  16540s] #cpu time = 00:00:29, elapsed time = 00:00:10, memory = 2580.38 (MB), peak = 4428.95 (MB)
[09/03 00:10:13  16540s] #start 9th optimization iteration ...
[09/03 00:10:20  16561s] #   number of violations = 231
[09/03 00:10:20  16561s] #
[09/03 00:10:20  16561s] #    By Layer and Type :
[09/03 00:10:20  16561s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/03 00:10:20  16561s] #	Metal1        3        0        0        0        3
[09/03 00:10:20  16561s] #	Metal2        4       82        1        0       87
[09/03 00:10:20  16561s] #	Metal3       11       95        0        0      106
[09/03 00:10:20  16561s] #	Metal4        6       28        0        1       35
[09/03 00:10:20  16561s] #	Totals       24      205        1        1      231
[09/03 00:10:20  16561s] #    number of process antenna violations = 107
[09/03 00:10:20  16561s] #cpu time = 00:00:21, elapsed time = 00:00:07, memory = 2578.36 (MB), peak = 4428.95 (MB)
[09/03 00:10:20  16561s] #start 10th optimization iteration ...
[09/03 00:10:32  16585s] #   number of violations = 224
[09/03 00:10:32  16585s] #
[09/03 00:10:32  16585s] #    By Layer and Type :
[09/03 00:10:32  16585s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/03 00:10:32  16585s] #	Metal1        4        0        0        0        4
[09/03 00:10:32  16585s] #	Metal2        5       85        0        0       90
[09/03 00:10:32  16585s] #	Metal3       12       94        3        0      109
[09/03 00:10:32  16585s] #	Metal4        5       15        0        1       21
[09/03 00:10:32  16585s] #	Totals       26      194        3        1      224
[09/03 00:10:32  16585s] #    number of process antenna violations = 102
[09/03 00:10:32  16585s] #cpu time = 00:00:25, elapsed time = 00:00:12, memory = 2578.72 (MB), peak = 4428.95 (MB)
[09/03 00:10:32  16586s] #start 11th optimization iteration ...
[09/03 00:10:50  16624s] #   number of violations = 240
[09/03 00:10:50  16624s] #
[09/03 00:10:50  16624s] #    By Layer and Type :
[09/03 00:10:50  16624s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/03 00:10:50  16624s] #	Metal1        3        0        0        0        3
[09/03 00:10:50  16624s] #	Metal2        4       74        0        0       78
[09/03 00:10:50  16624s] #	Metal3       13      103        1        0      117
[09/03 00:10:50  16624s] #	Metal4        6       35        0        1       42
[09/03 00:10:50  16624s] #	Totals       26      212        1        1      240
[09/03 00:10:50  16624s] #    number of process antenna violations = 102
[09/03 00:10:50  16624s] #cpu time = 00:00:38, elapsed time = 00:00:19, memory = 2581.59 (MB), peak = 4428.95 (MB)
[09/03 00:10:50  16624s] #start 12th optimization iteration ...
[09/03 00:11:11  16666s] #   number of violations = 228
[09/03 00:11:11  16666s] #
[09/03 00:11:11  16666s] #    By Layer and Type :
[09/03 00:11:11  16666s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/03 00:11:11  16666s] #	Metal1        4        0        0        0        4
[09/03 00:11:11  16666s] #	Metal2        3       88        0        0       91
[09/03 00:11:11  16666s] #	Metal3       12       85        4        0      101
[09/03 00:11:11  16666s] #	Metal4        6       25        0        1       32
[09/03 00:11:11  16666s] #	Totals       25      198        4        1      228
[09/03 00:11:11  16666s] #    number of process antenna violations = 102
[09/03 00:11:11  16666s] #cpu time = 00:00:42, elapsed time = 00:00:20, memory = 2583.61 (MB), peak = 4428.95 (MB)
[09/03 00:11:11  16666s] #start 13th optimization iteration ...
[09/03 00:11:23  16695s] #   number of violations = 217
[09/03 00:11:23  16695s] #
[09/03 00:11:23  16695s] #    By Layer and Type :
[09/03 00:11:23  16695s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/03 00:11:23  16695s] #	Metal1        4        0        0        0        4
[09/03 00:11:23  16695s] #	Metal2        3       83        1        0       87
[09/03 00:11:23  16695s] #	Metal3        6       81        2        0       89
[09/03 00:11:23  16695s] #	Metal4        4       32        0        1       37
[09/03 00:11:23  16695s] #	Totals       17      196        3        1      217
[09/03 00:11:23  16695s] #    number of process antenna violations = 102
[09/03 00:11:23  16695s] #cpu time = 00:00:29, elapsed time = 00:00:13, memory = 2584.04 (MB), peak = 4428.95 (MB)
[09/03 00:11:23  16696s] #start 14th optimization iteration ...
[09/03 00:11:35  16726s] #   number of violations = 220
[09/03 00:11:35  16726s] #
[09/03 00:11:35  16726s] #    By Layer and Type :
[09/03 00:11:35  16726s] #	         MetSpc    Short   CShort      Mar WireFuse   Totals
[09/03 00:11:35  16726s] #	Metal1        5        0        0        0        0        5
[09/03 00:11:35  16726s] #	Metal2        1       89        1        1        0       92
[09/03 00:11:35  16726s] #	Metal3       10       84        0        1        0       95
[09/03 00:11:35  16726s] #	Metal4        4       23        0        0        1       28
[09/03 00:11:35  16726s] #	Totals       20      196        1        2        1      220
[09/03 00:11:35  16726s] #    number of process antenna violations = 107
[09/03 00:11:35  16726s] #cpu time = 00:00:31, elapsed time = 00:00:11, memory = 2581.59 (MB), peak = 4428.95 (MB)
[09/03 00:11:35  16727s] #start 15th optimization iteration ...
[09/03 00:11:44  16746s] #   number of violations = 205
[09/03 00:11:44  16746s] #
[09/03 00:11:44  16746s] #    By Layer and Type :
[09/03 00:11:44  16746s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/03 00:11:44  16746s] #	Metal1        3        0        0        0        3
[09/03 00:11:44  16746s] #	Metal2        2       92        1        0       95
[09/03 00:11:44  16746s] #	Metal3        9       75        2        0       86
[09/03 00:11:44  16746s] #	Metal4        4       16        0        1       21
[09/03 00:11:44  16746s] #	Totals       18      183        3        1      205
[09/03 00:11:44  16746s] #    number of process antenna violations = 102
[09/03 00:11:44  16746s] #cpu time = 00:00:19, elapsed time = 00:00:09, memory = 2582.03 (MB), peak = 4428.95 (MB)
[09/03 00:11:44  16746s] #start 16th optimization iteration ...
[09/03 00:12:03  16785s] #   number of violations = 179
[09/03 00:12:03  16785s] #
[09/03 00:12:03  16785s] #    By Layer and Type :
[09/03 00:12:03  16785s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/03 00:12:03  16785s] #	Metal1        0        0        0        0        0
[09/03 00:12:03  16785s] #	Metal2        1       84        0        1       86
[09/03 00:12:03  16785s] #	Metal3        4       76        2        0       82
[09/03 00:12:03  16785s] #	Metal4        0       11        0        0       11
[09/03 00:12:03  16785s] #	Totals        5      171        2        1      179
[09/03 00:12:03  16785s] #    number of process antenna violations = 102
[09/03 00:12:03  16785s] #cpu time = 00:00:39, elapsed time = 00:00:19, memory = 2582.29 (MB), peak = 4428.95 (MB)
[09/03 00:12:03  16785s] #start 17th optimization iteration ...
[09/03 00:12:18  16813s] #   number of violations = 185
[09/03 00:12:18  16813s] #
[09/03 00:12:18  16813s] #    By Layer and Type :
[09/03 00:12:18  16813s] #	         MetSpc    Short      Mar   Totals
[09/03 00:12:18  16813s] #	Metal1        0        0        0        0
[09/03 00:12:18  16813s] #	Metal2        1       83        0       84
[09/03 00:12:18  16813s] #	Metal3        6       79        2       87
[09/03 00:12:18  16813s] #	Metal4        3       11        0       14
[09/03 00:12:18  16813s] #	Totals       10      173        2      185
[09/03 00:12:18  16813s] #    number of process antenna violations = 110
[09/03 00:12:18  16813s] #cpu time = 00:00:28, elapsed time = 00:00:15, memory = 2579.05 (MB), peak = 4428.95 (MB)
[09/03 00:12:18  16813s] #start 18th optimization iteration ...
[09/03 00:12:41  16856s] #   number of violations = 205
[09/03 00:12:41  16856s] #
[09/03 00:12:41  16856s] #    By Layer and Type :
[09/03 00:12:41  16856s] #	         MetSpc    Short   Totals
[09/03 00:12:41  16856s] #	Metal1        0        0        0
[09/03 00:12:41  16856s] #	Metal2        1       82       83
[09/03 00:12:41  16856s] #	Metal3        6       91       97
[09/03 00:12:41  16856s] #	Metal4        2       23       25
[09/03 00:12:41  16856s] #	Totals        9      196      205
[09/03 00:12:41  16856s] #    number of process antenna violations = 110
[09/03 00:12:41  16856s] #cpu time = 00:00:43, elapsed time = 00:00:23, memory = 2578.32 (MB), peak = 4428.95 (MB)
[09/03 00:12:42  16856s] #start 19th optimization iteration ...
[09/03 00:12:51  16873s] #   number of violations = 200
[09/03 00:12:51  16873s] #
[09/03 00:12:51  16873s] #    By Layer and Type :
[09/03 00:12:51  16873s] #	         MetSpc    Short   Totals
[09/03 00:12:51  16873s] #	Metal1        0        0        0
[09/03 00:12:51  16873s] #	Metal2        2       90       92
[09/03 00:12:51  16873s] #	Metal3        3       83       86
[09/03 00:12:51  16873s] #	Metal4        1       21       22
[09/03 00:12:51  16873s] #	Totals        6      194      200
[09/03 00:12:51  16873s] #    number of process antenna violations = 115
[09/03 00:12:51  16873s] #cpu time = 00:00:17, elapsed time = 00:00:09, memory = 2575.98 (MB), peak = 4428.95 (MB)
[09/03 00:12:51  16873s] #start 20th optimization iteration ...
[09/03 00:13:05  16896s] #   number of violations = 191
[09/03 00:13:05  16896s] #
[09/03 00:13:05  16896s] #    By Layer and Type :
[09/03 00:13:05  16896s] #	         MetSpc    Short      Mar   Totals
[09/03 00:13:05  16896s] #	Metal1        0        0        0        0
[09/03 00:13:05  16896s] #	Metal2        1       81        0       82
[09/03 00:13:05  16896s] #	Metal3        7       87        1       95
[09/03 00:13:05  16896s] #	Metal4        2       12        0       14
[09/03 00:13:05  16896s] #	Totals       10      180        1      191
[09/03 00:13:05  16896s] #    number of process antenna violations = 110
[09/03 00:13:05  16896s] #cpu time = 00:00:22, elapsed time = 00:00:14, memory = 2575.62 (MB), peak = 4428.95 (MB)
[09/03 00:13:05  16896s] #start 21th optimization iteration ...
[09/03 00:13:24  16926s] #   number of violations = 183
[09/03 00:13:24  16926s] #
[09/03 00:13:24  16926s] #    By Layer and Type :
[09/03 00:13:24  16926s] #	         MetSpc    Short      Mar   Totals
[09/03 00:13:24  16926s] #	Metal1        0        0        0        0
[09/03 00:13:24  16926s] #	Metal2        1       79        0       80
[09/03 00:13:24  16926s] #	Metal3        5       82        1       88
[09/03 00:13:24  16926s] #	Metal4        0       15        0       15
[09/03 00:13:24  16926s] #	Totals        6      176        1      183
[09/03 00:13:24  16926s] #    number of process antenna violations = 110
[09/03 00:13:24  16926s] #cpu time = 00:00:30, elapsed time = 00:00:19, memory = 2575.98 (MB), peak = 4428.95 (MB)
[09/03 00:13:24  16926s] #start 22th optimization iteration ...
[09/03 00:13:39  16952s] #   number of violations = 176
[09/03 00:13:39  16952s] #
[09/03 00:13:39  16952s] #    By Layer and Type :
[09/03 00:13:39  16952s] #	         MetSpc    Short      Mar   Totals
[09/03 00:13:39  16952s] #	Metal1        0        0        0        0
[09/03 00:13:39  16952s] #	Metal2        2       79        0       81
[09/03 00:13:39  16952s] #	Metal3        3       77        1       81
[09/03 00:13:39  16952s] #	Metal4        0       14        0       14
[09/03 00:13:39  16952s] #	Totals        5      170        1      176
[09/03 00:13:39  16952s] #    number of process antenna violations = 110
[09/03 00:13:39  16952s] #cpu time = 00:00:26, elapsed time = 00:00:15, memory = 2573.62 (MB), peak = 4428.95 (MB)
[09/03 00:13:39  16952s] #start 23th optimization iteration ...
[09/03 00:13:58  16990s] #   number of violations = 192
[09/03 00:13:58  16990s] #
[09/03 00:13:58  16990s] #    By Layer and Type :
[09/03 00:13:58  16990s] #	         MetSpc    Short   Totals
[09/03 00:13:58  16990s] #	Metal1        0        0        0
[09/03 00:13:58  16990s] #	Metal2        2       81       83
[09/03 00:13:58  16990s] #	Metal3        4       88       92
[09/03 00:13:58  16990s] #	Metal4        1       16       17
[09/03 00:13:58  16990s] #	Totals        7      185      192
[09/03 00:13:58  16990s] #    number of process antenna violations = 110
[09/03 00:13:58  16990s] #cpu time = 00:00:37, elapsed time = 00:00:19, memory = 2577.78 (MB), peak = 4428.95 (MB)
[09/03 00:13:58  16990s] #start 24th optimization iteration ...
[09/03 00:14:18  17029s] #   number of violations = 172
[09/03 00:14:18  17029s] #
[09/03 00:14:18  17029s] #    By Layer and Type :
[09/03 00:14:18  17029s] #	         MetSpc    Short      Mar   Totals
[09/03 00:14:18  17029s] #	Metal1        0        0        0        0
[09/03 00:14:18  17029s] #	Metal2        2       88        0       90
[09/03 00:14:18  17029s] #	Metal3        6       69        1       76
[09/03 00:14:18  17029s] #	Metal4        0        6        0        6
[09/03 00:14:18  17029s] #	Totals        8      163        1      172
[09/03 00:14:18  17029s] #    number of process antenna violations = 110
[09/03 00:14:18  17029s] #cpu time = 00:00:39, elapsed time = 00:00:20, memory = 2577.58 (MB), peak = 4428.95 (MB)
[09/03 00:14:18  17029s] #start 25th optimization iteration ...
[09/03 00:14:27  17045s] #   number of violations = 181
[09/03 00:14:27  17045s] #
[09/03 00:14:27  17045s] #    By Layer and Type :
[09/03 00:14:27  17045s] #	         MetSpc    Short      Mar   Totals
[09/03 00:14:27  17045s] #	Metal1        0        0        0        0
[09/03 00:14:27  17045s] #	Metal2        1       84        0       85
[09/03 00:14:27  17045s] #	Metal3        4       78        2       84
[09/03 00:14:27  17045s] #	Metal4        1       11        0       12
[09/03 00:14:27  17045s] #	Totals        6      173        2      181
[09/03 00:14:27  17045s] #    number of process antenna violations = 110
[09/03 00:14:27  17045s] #cpu time = 00:00:15, elapsed time = 00:00:08, memory = 2578.90 (MB), peak = 4428.95 (MB)
[09/03 00:14:27  17045s] #start 26th optimization iteration ...
[09/03 00:14:41  17071s] #   number of violations = 187
[09/03 00:14:41  17071s] #
[09/03 00:14:41  17071s] #    By Layer and Type :
[09/03 00:14:41  17071s] #	         MetSpc    Short      Mar   Totals
[09/03 00:14:41  17071s] #	Metal1        0        0        0        0
[09/03 00:14:41  17071s] #	Metal2        1       92        0       93
[09/03 00:14:41  17071s] #	Metal3        2       75        2       79
[09/03 00:14:41  17071s] #	Metal4        0       15        0       15
[09/03 00:14:41  17071s] #	Totals        3      182        2      187
[09/03 00:14:41  17071s] #    number of process antenna violations = 110
[09/03 00:14:41  17071s] #cpu time = 00:00:26, elapsed time = 00:00:14, memory = 2579.17 (MB), peak = 4428.95 (MB)
[09/03 00:14:41  17071s] #start 27th optimization iteration ...
[09/03 00:14:51  17088s] #   number of violations = 190
[09/03 00:14:51  17088s] #
[09/03 00:14:51  17088s] #    By Layer and Type :
[09/03 00:14:51  17088s] #	         MetSpc    Short      Mar   Totals
[09/03 00:14:51  17088s] #	Metal1        0        0        0        0
[09/03 00:14:51  17088s] #	Metal2        2       87        0       89
[09/03 00:14:51  17088s] #	Metal3        3       82        1       86
[09/03 00:14:51  17088s] #	Metal4        0       15        0       15
[09/03 00:14:51  17088s] #	Totals        5      184        1      190
[09/03 00:14:51  17088s] #    number of process antenna violations = 110
[09/03 00:14:51  17088s] #cpu time = 00:00:18, elapsed time = 00:00:10, memory = 2575.76 (MB), peak = 4428.95 (MB)
[09/03 00:14:51  17089s] #start 28th optimization iteration ...
[09/03 00:15:05  17116s] #   number of violations = 194
[09/03 00:15:05  17116s] #
[09/03 00:15:05  17116s] #    By Layer and Type :
[09/03 00:15:05  17116s] #	         MetSpc    Short   Totals
[09/03 00:15:05  17116s] #	Metal1        0        0        0
[09/03 00:15:05  17116s] #	Metal2        1       87       88
[09/03 00:15:05  17116s] #	Metal3        5       76       81
[09/03 00:15:05  17116s] #	Metal4        1       24       25
[09/03 00:15:05  17116s] #	Totals        7      187      194
[09/03 00:15:05  17116s] #    number of process antenna violations = 115
[09/03 00:15:05  17116s] #cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2577.62 (MB), peak = 4428.95 (MB)
[09/03 00:15:05  17116s] #start 29th optimization iteration ...
[09/03 00:15:23  17149s] #   number of violations = 214
[09/03 00:15:23  17149s] #
[09/03 00:15:23  17149s] #    By Layer and Type :
[09/03 00:15:23  17149s] #	         MetSpc    Short      Mar   Totals
[09/03 00:15:23  17149s] #	Metal1        0        0        0        0
[09/03 00:15:23  17149s] #	Metal2        3       91        0       94
[09/03 00:15:23  17149s] #	Metal3        7       96        1      104
[09/03 00:15:23  17149s] #	Metal4        1       15        0       16
[09/03 00:15:23  17149s] #	Totals       11      202        1      214
[09/03 00:15:23  17149s] #    number of process antenna violations = 115
[09/03 00:15:23  17149s] #cpu time = 00:00:33, elapsed time = 00:00:18, memory = 2576.75 (MB), peak = 4428.95 (MB)
[09/03 00:15:23  17150s] #start 30th optimization iteration ...
[09/03 00:15:42  17188s] #   number of violations = 205
[09/03 00:15:42  17188s] #
[09/03 00:15:42  17188s] #    By Layer and Type :
[09/03 00:15:42  17188s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/03 00:15:42  17188s] #	Metal1        0        0        0        0        0
[09/03 00:15:42  17188s] #	Metal2        3       92        0        1       96
[09/03 00:15:42  17188s] #	Metal3        4       85        1        0       90
[09/03 00:15:42  17188s] #	Metal4        0       19        0        0       19
[09/03 00:15:42  17188s] #	Totals        7      196        1        1      205
[09/03 00:15:42  17188s] #    number of process antenna violations = 110
[09/03 00:15:42  17188s] #cpu time = 00:00:38, elapsed time = 00:00:19, memory = 2577.79 (MB), peak = 4428.95 (MB)
[09/03 00:15:42  17188s] #start 31th optimization iteration ...
[09/03 00:15:59  17217s] #   number of violations = 206
[09/03 00:15:59  17217s] #
[09/03 00:15:59  17217s] #    By Layer and Type :
[09/03 00:15:59  17217s] #	         MetSpc    Short      Mar   Totals
[09/03 00:15:59  17217s] #	Metal1        0        0        0        0
[09/03 00:15:59  17217s] #	Metal2        1       99        0      100
[09/03 00:15:59  17217s] #	Metal3        5       84        2       91
[09/03 00:15:59  17217s] #	Metal4        1       14        0       15
[09/03 00:15:59  17217s] #	Totals        7      197        2      206
[09/03 00:15:59  17217s] #    number of process antenna violations = 110
[09/03 00:15:59  17217s] #cpu time = 00:00:29, elapsed time = 00:00:17, memory = 2574.39 (MB), peak = 4428.95 (MB)
[09/03 00:15:59  17217s] #start 32th optimization iteration ...
[09/03 00:16:11  17240s] #   number of violations = 223
[09/03 00:16:11  17240s] #
[09/03 00:16:11  17240s] #    By Layer and Type :
[09/03 00:16:11  17240s] #	         MetSpc    Short      Mar   Totals
[09/03 00:16:11  17240s] #	Metal1        0        0        0        0
[09/03 00:16:11  17240s] #	Metal2        2       89        0       91
[09/03 00:16:11  17240s] #	Metal3        9       95        6      110
[09/03 00:16:11  17240s] #	Metal4        1       21        0       22
[09/03 00:16:11  17240s] #	Totals       12      205        6      223
[09/03 00:16:11  17240s] #    number of process antenna violations = 110
[09/03 00:16:11  17240s] #cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2573.60 (MB), peak = 4428.95 (MB)
[09/03 00:16:11  17240s] #start 33th optimization iteration ...
[09/03 00:16:25  17268s] #   number of violations = 200
[09/03 00:16:25  17268s] #
[09/03 00:16:25  17268s] #    By Layer and Type :
[09/03 00:16:25  17268s] #	         MetSpc    Short      Mar   Totals
[09/03 00:16:25  17268s] #	Metal1        0        0        0        0
[09/03 00:16:25  17268s] #	Metal2        1       88        0       89
[09/03 00:16:25  17268s] #	Metal3        8       79        3       90
[09/03 00:16:25  17268s] #	Metal4        1       20        0       21
[09/03 00:16:25  17268s] #	Totals       10      187        3      200
[09/03 00:16:25  17268s] #    number of process antenna violations = 110
[09/03 00:16:25  17268s] #cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2575.58 (MB), peak = 4428.95 (MB)
[09/03 00:16:25  17268s] #start 34th optimization iteration ...
[09/03 00:16:38  17294s] #   number of violations = 203
[09/03 00:16:38  17294s] #
[09/03 00:16:38  17294s] #    By Layer and Type :
[09/03 00:16:38  17294s] #	         MetSpc    Short      Mar   Totals
[09/03 00:16:38  17294s] #	Metal1        0        0        0        0
[09/03 00:16:38  17294s] #	Metal2        1       88        0       89
[09/03 00:16:38  17294s] #	Metal3       11       82        2       95
[09/03 00:16:38  17294s] #	Metal4        2       17        0       19
[09/03 00:16:38  17294s] #	Totals       14      187        2      203
[09/03 00:16:38  17294s] #    number of process antenna violations = 115
[09/03 00:16:38  17294s] #cpu time = 00:00:25, elapsed time = 00:00:13, memory = 2575.93 (MB), peak = 4428.95 (MB)
[09/03 00:16:38  17294s] #start 35th optimization iteration ...
[09/03 00:16:55  17326s] #   number of violations = 200
[09/03 00:16:55  17326s] #
[09/03 00:16:55  17326s] #    By Layer and Type :
[09/03 00:16:55  17326s] #	         MetSpc    Short      Mar   Totals
[09/03 00:16:55  17326s] #	Metal1        0        0        0        0
[09/03 00:16:55  17326s] #	Metal2        1       91        0       92
[09/03 00:16:55  17326s] #	Metal3       10       74        2       86
[09/03 00:16:55  17326s] #	Metal4        2       20        0       22
[09/03 00:16:55  17326s] #	Totals       13      185        2      200
[09/03 00:16:55  17326s] #    number of process antenna violations = 115
[09/03 00:16:55  17326s] #cpu time = 00:00:33, elapsed time = 00:00:16, memory = 2577.86 (MB), peak = 4428.95 (MB)
[09/03 00:16:55  17327s] #start 36th optimization iteration ...
[09/03 00:17:19  17371s] #   number of violations = 203
[09/03 00:17:19  17371s] #
[09/03 00:17:19  17371s] #    By Layer and Type :
[09/03 00:17:19  17371s] #	         MetSpc    Short      Mar   Totals
[09/03 00:17:19  17371s] #	Metal1        0        0        0        0
[09/03 00:17:19  17371s] #	Metal2        3       88        0       91
[09/03 00:17:19  17371s] #	Metal3        5       85        1       91
[09/03 00:17:19  17371s] #	Metal4        1       20        0       21
[09/03 00:17:19  17371s] #	Totals        9      193        1      203
[09/03 00:17:19  17371s] #    number of process antenna violations = 115
[09/03 00:17:19  17371s] #cpu time = 00:00:45, elapsed time = 00:00:24, memory = 2578.07 (MB), peak = 4428.95 (MB)
[09/03 00:17:19  17372s] #start 37th optimization iteration ...
[09/03 00:17:36  17404s] #   number of violations = 202
[09/03 00:17:36  17404s] #
[09/03 00:17:36  17404s] #    By Layer and Type :
[09/03 00:17:36  17404s] #	         MetSpc    Short   Totals
[09/03 00:17:36  17404s] #	Metal1        0        0        0
[09/03 00:17:36  17404s] #	Metal2        2       83       85
[09/03 00:17:36  17404s] #	Metal3        8       80       88
[09/03 00:17:36  17404s] #	Metal4        2       27       29
[09/03 00:17:36  17404s] #	Totals       12      190      202
[09/03 00:17:36  17404s] #    number of process antenna violations = 115
[09/03 00:17:36  17404s] #cpu time = 00:00:33, elapsed time = 00:00:17, memory = 2576.48 (MB), peak = 4428.95 (MB)
[09/03 00:17:36  17404s] #start 38th optimization iteration ...
[09/03 00:18:04  17451s] #   number of violations = 212
[09/03 00:18:04  17451s] #
[09/03 00:18:04  17451s] #    By Layer and Type :
[09/03 00:18:04  17451s] #	         MetSpc    Short      Mar   Totals
[09/03 00:18:04  17451s] #	Metal1        0        0        0        0
[09/03 00:18:04  17451s] #	Metal2        4       86        0       90
[09/03 00:18:04  17451s] #	Metal3        3       92        1       96
[09/03 00:18:04  17451s] #	Metal4        0       26        0       26
[09/03 00:18:04  17451s] #	Totals        7      204        1      212
[09/03 00:18:04  17451s] #    number of process antenna violations = 115
[09/03 00:18:04  17451s] #cpu time = 00:00:46, elapsed time = 00:00:28, memory = 2576.82 (MB), peak = 4428.95 (MB)
[09/03 00:18:04  17451s] #start 39th optimization iteration ...
[09/03 00:18:26  17491s] #   number of violations = 198
[09/03 00:18:26  17491s] #
[09/03 00:18:26  17491s] #    By Layer and Type :
[09/03 00:18:26  17491s] #	         MetSpc    Short   Totals
[09/03 00:18:26  17491s] #	Metal1        0        0        0
[09/03 00:18:26  17491s] #	Metal2        2       92       94
[09/03 00:18:26  17491s] #	Metal3        4       81       85
[09/03 00:18:26  17491s] #	Metal4        2       17       19
[09/03 00:18:26  17491s] #	Totals        8      190      198
[09/03 00:18:26  17491s] #    number of process antenna violations = 115
[09/03 00:18:26  17491s] #cpu time = 00:00:40, elapsed time = 00:00:23, memory = 2576.44 (MB), peak = 4428.95 (MB)
[09/03 00:18:27  17491s] #start 40th optimization iteration ...
[09/03 00:18:50  17535s] #   number of violations = 223
[09/03 00:18:50  17535s] #
[09/03 00:18:50  17535s] #    By Layer and Type :
[09/03 00:18:50  17535s] #	         MetSpc    Short   Totals
[09/03 00:18:50  17535s] #	Metal1        0        0        0
[09/03 00:18:50  17535s] #	Metal2        5       89       94
[09/03 00:18:50  17535s] #	Metal3       11       92      103
[09/03 00:18:50  17535s] #	Metal4        0       26       26
[09/03 00:18:50  17535s] #	Totals       16      207      223
[09/03 00:18:50  17535s] #    number of process antenna violations = 115
[09/03 00:18:50  17535s] #cpu time = 00:00:43, elapsed time = 00:00:23, memory = 2576.32 (MB), peak = 4428.95 (MB)
[09/03 00:18:50  17535s] #start 41th optimization iteration ...
[09/03 00:19:07  17568s] #   number of violations = 212
[09/03 00:19:07  17568s] #
[09/03 00:19:07  17568s] #    By Layer and Type :
[09/03 00:19:07  17568s] #	         MetSpc    Short   Totals
[09/03 00:19:07  17568s] #	Metal1        0        0        0
[09/03 00:19:07  17568s] #	Metal2        2       86       88
[09/03 00:19:07  17568s] #	Metal3        5       89       94
[09/03 00:19:07  17568s] #	Metal4        0       30       30
[09/03 00:19:07  17568s] #	Totals        7      205      212
[09/03 00:19:07  17568s] #    number of process antenna violations = 115
[09/03 00:19:07  17568s] #cpu time = 00:00:33, elapsed time = 00:00:17, memory = 2576.54 (MB), peak = 4428.95 (MB)
[09/03 00:19:07  17568s] #start 42th optimization iteration ...
[09/03 00:19:29  17610s] #   number of violations = 212
[09/03 00:19:29  17610s] #
[09/03 00:19:29  17610s] #    By Layer and Type :
[09/03 00:19:29  17610s] #	         MetSpc    Short   Totals
[09/03 00:19:29  17610s] #	Metal1        0        0        0
[09/03 00:19:29  17610s] #	Metal2        2       86       88
[09/03 00:19:29  17610s] #	Metal3        5       89       94
[09/03 00:19:29  17610s] #	Metal4        0       30       30
[09/03 00:19:29  17610s] #	Totals        7      205      212
[09/03 00:19:29  17610s] #    number of process antenna violations = 115
[09/03 00:19:29  17610s] #cpu time = 00:00:41, elapsed time = 00:00:22, memory = 2576.73 (MB), peak = 4428.95 (MB)
[09/03 00:19:29  17610s] #start 43th optimization iteration ...
[09/03 00:19:41  17632s] #   number of violations = 212
[09/03 00:19:41  17632s] #
[09/03 00:19:41  17632s] #    By Layer and Type :
[09/03 00:19:41  17632s] #	         MetSpc    Short   Totals
[09/03 00:19:41  17632s] #	Metal1        0        0        0
[09/03 00:19:41  17632s] #	Metal2        2       86       88
[09/03 00:19:41  17632s] #	Metal3        5       89       94
[09/03 00:19:41  17632s] #	Metal4        0       30       30
[09/03 00:19:41  17632s] #	Totals        7      205      212
[09/03 00:19:41  17632s] #    number of process antenna violations = 115
[09/03 00:19:41  17632s] #cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2576.04 (MB), peak = 4428.95 (MB)
[09/03 00:19:41  17632s] #start 44th optimization iteration ...
[09/03 00:19:55  17658s] #   number of violations = 212
[09/03 00:19:55  17658s] #
[09/03 00:19:55  17658s] #    By Layer and Type :
[09/03 00:19:55  17658s] #	         MetSpc    Short   Totals
[09/03 00:19:55  17658s] #	Metal1        0        0        0
[09/03 00:19:55  17658s] #	Metal2        2       86       88
[09/03 00:19:55  17658s] #	Metal3        5       89       94
[09/03 00:19:55  17658s] #	Metal4        0       30       30
[09/03 00:19:55  17658s] #	Totals        7      205      212
[09/03 00:19:55  17658s] #    number of process antenna violations = 115
[09/03 00:19:55  17658s] #cpu time = 00:00:25, elapsed time = 00:00:14, memory = 2577.64 (MB), peak = 4428.95 (MB)
[09/03 00:19:55  17658s] #start 45th optimization iteration ...
[09/03 00:20:12  17690s] #   number of violations = 212
[09/03 00:20:12  17690s] #
[09/03 00:20:12  17690s] #    By Layer and Type :
[09/03 00:20:12  17690s] #	         MetSpc    Short   Totals
[09/03 00:20:12  17690s] #	Metal1        0        0        0
[09/03 00:20:12  17690s] #	Metal2        2       86       88
[09/03 00:20:12  17690s] #	Metal3        5       89       94
[09/03 00:20:12  17690s] #	Metal4        0       30       30
[09/03 00:20:12  17690s] #	Totals        7      205      212
[09/03 00:20:12  17690s] #    number of process antenna violations = 115
[09/03 00:20:12  17690s] #cpu time = 00:00:32, elapsed time = 00:00:16, memory = 2577.58 (MB), peak = 4428.95 (MB)
[09/03 00:20:12  17690s] #start 46th optimization iteration ...
[09/03 00:20:25  17715s] #   number of violations = 212
[09/03 00:20:25  17715s] #
[09/03 00:20:25  17715s] #    By Layer and Type :
[09/03 00:20:25  17715s] #	         MetSpc    Short   Totals
[09/03 00:20:25  17715s] #	Metal1        0        0        0
[09/03 00:20:25  17715s] #	Metal2        2       86       88
[09/03 00:20:25  17715s] #	Metal3        5       89       94
[09/03 00:20:25  17715s] #	Metal4        0       30       30
[09/03 00:20:25  17715s] #	Totals        7      205      212
[09/03 00:20:25  17715s] #    number of process antenna violations = 115
[09/03 00:20:25  17715s] #cpu time = 00:00:25, elapsed time = 00:00:13, memory = 2576.41 (MB), peak = 4428.95 (MB)
[09/03 00:20:25  17715s] #start 47th optimization iteration ...
[09/03 00:20:40  17745s] #   number of violations = 212
[09/03 00:20:40  17745s] #
[09/03 00:20:40  17745s] #    By Layer and Type :
[09/03 00:20:40  17745s] #	         MetSpc    Short   Totals
[09/03 00:20:40  17745s] #	Metal1        0        0        0
[09/03 00:20:40  17745s] #	Metal2        2       86       88
[09/03 00:20:40  17745s] #	Metal3        5       89       94
[09/03 00:20:40  17745s] #	Metal4        0       30       30
[09/03 00:20:40  17745s] #	Totals        7      205      212
[09/03 00:20:40  17745s] #    number of process antenna violations = 115
[09/03 00:20:40  17745s] #cpu time = 00:00:30, elapsed time = 00:00:15, memory = 2578.99 (MB), peak = 4428.95 (MB)
[09/03 00:20:40  17745s] #start 48th optimization iteration ...
[09/03 00:21:05  17791s] #   number of violations = 212
[09/03 00:21:05  17791s] #
[09/03 00:21:05  17791s] #    By Layer and Type :
[09/03 00:21:05  17791s] #	         MetSpc    Short   Totals
[09/03 00:21:05  17791s] #	Metal1        0        0        0
[09/03 00:21:05  17791s] #	Metal2        2       86       88
[09/03 00:21:05  17791s] #	Metal3        5       89       94
[09/03 00:21:05  17791s] #	Metal4        0       30       30
[09/03 00:21:05  17791s] #	Totals        7      205      212
[09/03 00:21:05  17791s] #    number of process antenna violations = 115
[09/03 00:21:05  17791s] #cpu time = 00:00:45, elapsed time = 00:00:24, memory = 2580.48 (MB), peak = 4428.95 (MB)
[09/03 00:21:05  17791s] #start 49th optimization iteration ...
[09/03 00:21:16  17811s] #   number of violations = 212
[09/03 00:21:16  17811s] #
[09/03 00:21:16  17811s] #    By Layer and Type :
[09/03 00:21:16  17811s] #	         MetSpc    Short   Totals
[09/03 00:21:16  17811s] #	Metal1        0        0        0
[09/03 00:21:16  17811s] #	Metal2        2       86       88
[09/03 00:21:16  17811s] #	Metal3        5       89       94
[09/03 00:21:16  17811s] #	Metal4        0       30       30
[09/03 00:21:16  17811s] #	Totals        7      205      212
[09/03 00:21:16  17811s] #    number of process antenna violations = 115
[09/03 00:21:16  17811s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2577.69 (MB), peak = 4428.95 (MB)
[09/03 00:21:16  17811s] #start 50th optimization iteration ...
[09/03 00:21:27  17832s] #   number of violations = 212
[09/03 00:21:27  17832s] #
[09/03 00:21:27  17832s] #    By Layer and Type :
[09/03 00:21:27  17832s] #	         MetSpc    Short   Totals
[09/03 00:21:27  17832s] #	Metal1        0        0        0
[09/03 00:21:27  17832s] #	Metal2        2       86       88
[09/03 00:21:27  17832s] #	Metal3        5       89       94
[09/03 00:21:27  17832s] #	Metal4        0       30       30
[09/03 00:21:27  17832s] #	Totals        7      205      212
[09/03 00:21:27  17832s] #    number of process antenna violations = 115
[09/03 00:21:27  17832s] #cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2577.59 (MB), peak = 4428.95 (MB)
[09/03 00:21:27  17832s] #start 51th optimization iteration ...
[09/03 00:21:39  17855s] #   number of violations = 212
[09/03 00:21:39  17855s] #
[09/03 00:21:39  17855s] #    By Layer and Type :
[09/03 00:21:39  17855s] #	         MetSpc    Short   Totals
[09/03 00:21:39  17855s] #	Metal1        0        0        0
[09/03 00:21:39  17855s] #	Metal2        2       86       88
[09/03 00:21:39  17855s] #	Metal3        5       89       94
[09/03 00:21:39  17855s] #	Metal4        0       30       30
[09/03 00:21:39  17855s] #	Totals        7      205      212
[09/03 00:21:39  17855s] #    number of process antenna violations = 115
[09/03 00:21:39  17855s] #cpu time = 00:00:23, elapsed time = 00:00:12, memory = 2578.43 (MB), peak = 4428.95 (MB)
[09/03 00:21:39  17855s] #start 52th optimization iteration ...
[09/03 00:21:50  17877s] #   number of violations = 212
[09/03 00:21:50  17877s] #
[09/03 00:21:50  17877s] #    By Layer and Type :
[09/03 00:21:50  17877s] #	         MetSpc    Short   Totals
[09/03 00:21:50  17877s] #	Metal1        0        0        0
[09/03 00:21:50  17877s] #	Metal2        2       86       88
[09/03 00:21:50  17877s] #	Metal3        5       89       94
[09/03 00:21:50  17877s] #	Metal4        0       30       30
[09/03 00:21:50  17877s] #	Totals        7      205      212
[09/03 00:21:50  17877s] #    number of process antenna violations = 115
[09/03 00:21:50  17877s] #cpu time = 00:00:22, elapsed time = 00:00:11, memory = 2577.00 (MB), peak = 4428.95 (MB)
[09/03 00:21:50  17877s] #start 53th optimization iteration ...
[09/03 00:22:09  17913s] #   number of violations = 212
[09/03 00:22:09  17913s] #
[09/03 00:22:09  17913s] #    By Layer and Type :
[09/03 00:22:09  17913s] #	         MetSpc    Short   Totals
[09/03 00:22:09  17913s] #	Metal1        0        0        0
[09/03 00:22:09  17913s] #	Metal2        2       86       88
[09/03 00:22:09  17913s] #	Metal3        5       89       94
[09/03 00:22:09  17913s] #	Metal4        0       30       30
[09/03 00:22:09  17913s] #	Totals        7      205      212
[09/03 00:22:09  17913s] #    number of process antenna violations = 115
[09/03 00:22:09  17913s] #cpu time = 00:00:36, elapsed time = 00:00:19, memory = 2581.09 (MB), peak = 4428.95 (MB)
[09/03 00:22:09  17913s] #start 54th optimization iteration ...
[09/03 00:22:29  17949s] #   number of violations = 212
[09/03 00:22:29  17949s] #
[09/03 00:22:29  17949s] #    By Layer and Type :
[09/03 00:22:29  17949s] #	         MetSpc    Short   Totals
[09/03 00:22:29  17949s] #	Metal1        0        0        0
[09/03 00:22:29  17949s] #	Metal2        2       86       88
[09/03 00:22:29  17949s] #	Metal3        5       89       94
[09/03 00:22:29  17949s] #	Metal4        0       30       30
[09/03 00:22:29  17949s] #	Totals        7      205      212
[09/03 00:22:29  17949s] #    number of process antenna violations = 115
[09/03 00:22:29  17949s] #cpu time = 00:00:36, elapsed time = 00:00:19, memory = 2578.63 (MB), peak = 4428.95 (MB)
[09/03 00:22:29  17949s] #Complete Detail Routing.
[09/03 00:22:29  17949s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:22:29  17949s] #Total wire length = 2339605 um.
[09/03 00:22:29  17949s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:22:29  17949s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:22:29  17949s] #Total wire length on LAYER Metal2 = 654387 um.
[09/03 00:22:29  17949s] #Total wire length on LAYER Metal3 = 931132 um.
[09/03 00:22:29  17949s] #Total wire length on LAYER Metal4 = 754086 um.
[09/03 00:22:29  17949s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:22:29  17949s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:22:29  17949s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:22:29  17949s] #Total number of vias = 286108
[09/03 00:22:29  17949s] #Up-Via Summary (total 286108):
[09/03 00:22:29  17949s] #           
[09/03 00:22:29  17949s] #-----------------------
[09/03 00:22:29  17949s] # Metal1         141572
[09/03 00:22:29  17949s] # Metal2         103898
[09/03 00:22:29  17949s] # Metal3          40638
[09/03 00:22:29  17949s] #-----------------------
[09/03 00:22:29  17949s] #                286108 
[09/03 00:22:29  17949s] #
[09/03 00:22:29  17949s] #Total number of DRC violations = 212
[09/03 00:22:29  17949s] #Total number of violations on LAYER Metal1 = 0
[09/03 00:22:29  17949s] #Total number of violations on LAYER Metal2 = 88
[09/03 00:22:29  17949s] #Total number of violations on LAYER Metal3 = 94
[09/03 00:22:29  17949s] #Total number of violations on LAYER Metal4 = 30
[09/03 00:22:29  17949s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:22:29  17949s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:22:29  17949s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:22:29  17950s] ### Time Record (Detail Routing) is uninstalled.
[09/03 00:22:29  17950s] #Cpu time = 00:30:52
[09/03 00:22:29  17950s] #Elapsed time = 00:14:15
[09/03 00:22:29  17950s] #Increased memory = 20.75 (MB)
[09/03 00:22:29  17950s] #Total memory = 2552.42 (MB)
[09/03 00:22:29  17950s] #Peak memory = 4428.95 (MB)
[09/03 00:22:29  17950s] ### Time Record (Antenna Fixing) is installed.
[09/03 00:22:29  17950s] #
[09/03 00:22:29  17950s] #start routing for process antenna violation fix ...
[09/03 00:22:29  17951s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/03 00:22:37  17961s] #
[09/03 00:22:37  17961s] #    By Layer and Type :
[09/03 00:22:37  17961s] #	         MetSpc    Short   Totals
[09/03 00:22:37  17961s] #	Metal1        0        0        0
[09/03 00:22:37  17961s] #	Metal2        3       86       89
[09/03 00:22:37  17961s] #	Metal3        5       89       94
[09/03 00:22:37  17961s] #	Metal4        0       30       30
[09/03 00:22:37  17961s] #	Totals        8      205      213
[09/03 00:22:37  17961s] #cpu time = 00:00:11, elapsed time = 00:00:08, memory = 2568.87 (MB), peak = 4428.95 (MB)
[09/03 00:22:37  17961s] #
[09/03 00:22:37  17961s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:22:37  17961s] #Total wire length = 2339621 um.
[09/03 00:22:37  17961s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:22:37  17961s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:22:37  17961s] #Total wire length on LAYER Metal2 = 654371 um.
[09/03 00:22:37  17961s] #Total wire length on LAYER Metal3 = 931132 um.
[09/03 00:22:37  17961s] #Total wire length on LAYER Metal4 = 754119 um.
[09/03 00:22:37  17961s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:22:37  17961s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:22:37  17961s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:22:37  17961s] #Total number of vias = 286156
[09/03 00:22:37  17961s] #Up-Via Summary (total 286156):
[09/03 00:22:37  17961s] #           
[09/03 00:22:37  17961s] #-----------------------
[09/03 00:22:37  17961s] # Metal1         141572
[09/03 00:22:37  17961s] # Metal2         103904
[09/03 00:22:37  17961s] # Metal3          40680
[09/03 00:22:37  17961s] #-----------------------
[09/03 00:22:37  17961s] #                286156 
[09/03 00:22:37  17961s] #
[09/03 00:22:37  17961s] #Total number of DRC violations = 213
[09/03 00:22:37  17961s] #Total number of process antenna violations = 8
[09/03 00:22:37  17961s] #Total number of net violated process antenna rule = 8 ant fix stage
[09/03 00:22:37  17961s] #Total number of violations on LAYER Metal1 = 0
[09/03 00:22:37  17961s] #Total number of violations on LAYER Metal2 = 89
[09/03 00:22:37  17961s] #Total number of violations on LAYER Metal3 = 94
[09/03 00:22:37  17961s] #Total number of violations on LAYER Metal4 = 30
[09/03 00:22:37  17961s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:22:37  17961s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:22:37  17961s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:22:37  17961s] #
[09/03 00:22:37  17961s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:22:37  17963s] #
[09/03 00:22:37  17963s] # start diode insertion for process antenna violation fix ...
[09/03 00:22:37  17963s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:22:37  17963s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2544.42 (MB), peak = 4428.95 (MB)
[09/03 00:22:37  17963s] #
[09/03 00:22:37  17963s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:22:37  17963s] #Total wire length = 2339621 um.
[09/03 00:22:37  17963s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:22:37  17963s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:22:37  17963s] #Total wire length on LAYER Metal2 = 654371 um.
[09/03 00:22:37  17963s] #Total wire length on LAYER Metal3 = 931132 um.
[09/03 00:22:37  17963s] #Total wire length on LAYER Metal4 = 754119 um.
[09/03 00:22:37  17963s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:22:37  17963s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:22:37  17963s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:22:37  17963s] #Total number of vias = 286156
[09/03 00:22:37  17963s] #Up-Via Summary (total 286156):
[09/03 00:22:37  17963s] #           
[09/03 00:22:37  17963s] #-----------------------
[09/03 00:22:37  17963s] # Metal1         141572
[09/03 00:22:37  17963s] # Metal2         103904
[09/03 00:22:37  17963s] # Metal3          40680
[09/03 00:22:37  17963s] #-----------------------
[09/03 00:22:37  17963s] #                286156 
[09/03 00:22:37  17963s] #
[09/03 00:22:37  17963s] #Total number of DRC violations = 213
[09/03 00:22:37  17963s] #Total number of process antenna violations = 11
[09/03 00:22:37  17963s] #Total number of net violated process antenna rule = 8 
[09/03 00:22:37  17963s] #Total number of violations on LAYER Metal1 = 0
[09/03 00:22:37  17963s] #Total number of violations on LAYER Metal2 = 89
[09/03 00:22:37  17963s] #Total number of violations on LAYER Metal3 = 94
[09/03 00:22:37  17963s] #Total number of violations on LAYER Metal4 = 30
[09/03 00:22:37  17963s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:22:37  17963s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:22:37  17963s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:22:37  17963s] #
[09/03 00:22:37  17963s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:22:37  17965s] #
[09/03 00:22:37  17965s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:22:37  17965s] #Total wire length = 2339621 um.
[09/03 00:22:37  17965s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:22:37  17965s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:22:37  17965s] #Total wire length on LAYER Metal2 = 654371 um.
[09/03 00:22:37  17965s] #Total wire length on LAYER Metal3 = 931132 um.
[09/03 00:22:37  17965s] #Total wire length on LAYER Metal4 = 754119 um.
[09/03 00:22:37  17965s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:22:37  17965s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:22:37  17965s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:22:37  17965s] #Total number of vias = 286156
[09/03 00:22:37  17965s] #Up-Via Summary (total 286156):
[09/03 00:22:37  17965s] #           
[09/03 00:22:37  17965s] #-----------------------
[09/03 00:22:37  17965s] # Metal1         141572
[09/03 00:22:37  17965s] # Metal2         103904
[09/03 00:22:37  17965s] # Metal3          40680
[09/03 00:22:37  17965s] #-----------------------
[09/03 00:22:37  17965s] #                286156 
[09/03 00:22:37  17965s] #
[09/03 00:22:37  17965s] #Total number of DRC violations = 213
[09/03 00:22:37  17965s] #Total number of process antenna violations = 11
[09/03 00:22:37  17965s] #Total number of net violated process antenna rule = 8 
[09/03 00:22:37  17965s] #Total number of violations on LAYER Metal1 = 0
[09/03 00:22:37  17965s] #Total number of violations on LAYER Metal2 = 89
[09/03 00:22:37  17965s] #Total number of violations on LAYER Metal3 = 94
[09/03 00:22:37  17965s] #Total number of violations on LAYER Metal4 = 30
[09/03 00:22:37  17965s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:22:37  17965s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:22:37  17965s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:22:37  17965s] #
[09/03 00:22:37  17965s] ### Time Record (Antenna Fixing) is uninstalled.
[09/03 00:22:38  17966s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:22:38  17968s] ### Time Record (Post Route Wire Spreading) is installed.
[09/03 00:22:38  17968s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/03 00:22:44  17973s] #
[09/03 00:22:44  17973s] #Start Post Route wire spreading..
[09/03 00:22:44  17974s] #
[09/03 00:22:44  17974s] #Start data preparation for wire spreading...
[09/03 00:22:44  17974s] #
[09/03 00:22:44  17974s] #Data preparation is done on Wed Sep  3 00:22:44 2025
[09/03 00:22:44  17974s] #
[09/03 00:22:44  17974s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:22:44  17976s] ### track-assign engine-init starts on Wed Sep  3 00:22:44 2025 with memory = 2562.58 (MB), peak = 4428.95 (MB)
[09/03 00:22:44  17976s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.3 GB --1.13 [8]--
[09/03 00:22:44  17976s] #
[09/03 00:22:44  17976s] #Start Post Route Wire Spread.
[09/03 00:22:47  17983s] #Done with 4790 horizontal wires in 14 hboxes and 2360 vertical wires in 14 hboxes.
[09/03 00:22:47  17984s] #Complete Post Route Wire Spread.
[09/03 00:22:47  17984s] #
[09/03 00:22:47  17984s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:22:47  17984s] #Total wire length = 2342205 um.
[09/03 00:22:47  17984s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:22:47  17984s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:22:47  17984s] #Total wire length on LAYER Metal2 = 654851 um.
[09/03 00:22:47  17984s] #Total wire length on LAYER Metal3 = 932101 um.
[09/03 00:22:47  17984s] #Total wire length on LAYER Metal4 = 755254 um.
[09/03 00:22:47  17984s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:22:47  17984s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:22:47  17984s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:22:47  17984s] #Total number of vias = 286156
[09/03 00:22:47  17984s] #Up-Via Summary (total 286156):
[09/03 00:22:47  17984s] #           
[09/03 00:22:47  17984s] #-----------------------
[09/03 00:22:47  17984s] # Metal1         141572
[09/03 00:22:47  17984s] # Metal2         103904
[09/03 00:22:47  17984s] # Metal3          40680
[09/03 00:22:47  17984s] #-----------------------
[09/03 00:22:47  17984s] #                286156 
[09/03 00:22:47  17984s] #
[09/03 00:22:47  17985s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:22:48  17987s] #   number of violations = 213
[09/03 00:22:48  17987s] #
[09/03 00:22:48  17987s] #    By Layer and Type :
[09/03 00:22:48  17987s] #	         MetSpc    Short   Totals
[09/03 00:22:48  17987s] #	Metal1        0        0        0
[09/03 00:22:48  17987s] #	Metal2        3       86       89
[09/03 00:22:48  17987s] #	Metal3        5       89       94
[09/03 00:22:48  17987s] #	Metal4        0       30       30
[09/03 00:22:48  17987s] #	Totals        8      205      213
[09/03 00:22:48  17987s] #cpu time = 00:00:13, elapsed time = 00:00:04, memory = 2561.61 (MB), peak = 4428.95 (MB)
[09/03 00:22:48  17987s] #CELL_VIEW croc_chip,init has 213 DRC violations
[09/03 00:22:48  17987s] #Total number of DRC violations = 213
[09/03 00:22:48  17987s] #Total number of process antenna violations = 11
[09/03 00:22:48  17987s] #Total number of net violated process antenna rule = 8 
[09/03 00:22:48  17987s] #Total number of violations on LAYER Metal1 = 0
[09/03 00:22:48  17987s] #Total number of violations on LAYER Metal2 = 89
[09/03 00:22:48  17987s] #Total number of violations on LAYER Metal3 = 94
[09/03 00:22:48  17987s] #Total number of violations on LAYER Metal4 = 30
[09/03 00:22:48  17987s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:22:48  17987s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:22:48  17987s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:22:48  17987s] #Post Route wire spread is done.
[09/03 00:22:48  17987s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/03 00:22:48  17987s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:22:48  17987s] #Total wire length = 2342205 um.
[09/03 00:22:48  17987s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:22:48  17987s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:22:48  17987s] #Total wire length on LAYER Metal2 = 654851 um.
[09/03 00:22:48  17987s] #Total wire length on LAYER Metal3 = 932101 um.
[09/03 00:22:48  17987s] #Total wire length on LAYER Metal4 = 755254 um.
[09/03 00:22:48  17987s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:22:48  17987s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:22:48  17987s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:22:48  17987s] #Total number of vias = 286156
[09/03 00:22:48  17987s] #Up-Via Summary (total 286156):
[09/03 00:22:48  17987s] #           
[09/03 00:22:48  17987s] #-----------------------
[09/03 00:22:48  17987s] # Metal1         141572
[09/03 00:22:48  17987s] # Metal2         103904
[09/03 00:22:48  17987s] # Metal3          40680
[09/03 00:22:48  17987s] #-----------------------
[09/03 00:22:48  17987s] #                286156 
[09/03 00:22:48  17987s] #
[09/03 00:22:48  17987s] #detailRoute Statistics:
[09/03 00:22:48  17987s] #Cpu time = 00:31:29
[09/03 00:22:48  17987s] #Elapsed time = 00:14:34
[09/03 00:22:48  17987s] #Increased memory = 8.75 (MB)
[09/03 00:22:48  17987s] #Total memory = 2540.43 (MB)
[09/03 00:22:48  17987s] #Peak memory = 4428.95 (MB)
[09/03 00:22:48  17987s] #Skip updating routing design signature in db-snapshot flow
[09/03 00:22:48  17987s] ### global_detail_route design signature (262): route=1219992130 flt_obj=0 vio=2113204681 shield_wire=1
[09/03 00:22:48  17987s] ### Time Record (DB Export) is installed.
[09/03 00:22:48  17988s] ### export design design signature (263): route=1219992130 flt_obj=0 vio=2113204681 swire=282492057 shield_wire=1 net_attr=1513801206 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1194221023 pin_access=1341894652
[09/03 00:22:49  17989s] ### Time Record (DB Export) is uninstalled.
[09/03 00:22:49  17989s] ### Time Record (Post Callback) is installed.
[09/03 00:22:49  17990s] ### Time Record (Post Callback) is uninstalled.
[09/03 00:22:49  17990s] #
[09/03 00:22:49  17990s] #globalDetailRoute statistics:
[09/03 00:22:49  17990s] #Cpu time = 00:31:55
[09/03 00:22:49  17990s] #Elapsed time = 00:14:49
[09/03 00:22:49  17990s] #Increased memory = -326.97 (MB)
[09/03 00:22:49  17990s] #Total memory = 2039.29 (MB)
[09/03 00:22:49  17990s] #Peak memory = 4428.95 (MB)
[09/03 00:22:49  17990s] #Number of warnings = 98
[09/03 00:22:49  17990s] #Total number of warnings = 186
[09/03 00:22:49  17990s] #Number of fails = 0
[09/03 00:22:49  17990s] #Total number of fails = 0
[09/03 00:22:49  17990s] #Complete globalDetailRoute on Wed Sep  3 00:22:49 2025
[09/03 00:22:49  17990s] #
[09/03 00:22:49  17990s] ### Time Record (globalDetailRoute) is uninstalled.
[09/03 00:22:49  17990s] ### 
[09/03 00:22:49  17990s] ###   Scalability Statistics
[09/03 00:22:49  17990s] ### 
[09/03 00:22:49  17990s] ### --------------------------------+----------------+----------------+----------------+
[09/03 00:22:49  17990s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/03 00:22:49  17990s] ### --------------------------------+----------------+----------------+----------------+
[09/03 00:22:49  17990s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/03 00:22:49  17990s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/03 00:22:49  17990s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/03 00:22:49  17990s] ###   DB Import                     |        00:00:03|        00:00:01|             2.5|
[09/03 00:22:49  17990s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[09/03 00:22:49  17990s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/03 00:22:49  17990s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/03 00:22:49  17990s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.2|
[09/03 00:22:49  17990s] ###   Global Routing                |        00:00:07|        00:00:03|             2.2|
[09/03 00:22:49  17990s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.6|
[09/03 00:22:49  17990s] ###   Detail Routing                |        00:30:52|        00:14:15|             2.2|
[09/03 00:22:49  17990s] ###   Antenna Fixing                |        00:00:16|        00:00:09|             1.8|
[09/03 00:22:49  17990s] ###   Post Route Wire Spreading     |        00:00:19|        00:00:10|             1.9|
[09/03 00:22:49  17990s] ###   Entire Command                |        00:31:55|        00:14:49|             2.2|
[09/03 00:22:49  17990s] ### --------------------------------+----------------+----------------+----------------+
[09/03 00:22:49  17990s] ### 
[09/03 00:22:49  17990s] **optDesign ... cpu = 0:38:07, real = 0:17:12, mem = 2014.9M, totSessionCpu=4:59:50 **
[09/03 00:22:49  17990s] 
[09/03 00:22:49  17990s] =============================================================================================
[09/03 00:22:49  17990s]  Step TAT Report for EcoRoute #1
[09/03 00:22:49  17990s] =============================================================================================
[09/03 00:22:49  17990s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 00:22:49  17990s] ---------------------------------------------------------------------------------------------
[09/03 00:22:49  17990s] [ GlobalRoute            ]      1   0:00:03.4  (   0.4 % )     0:00:03.4 /  0:00:07.5    2.2
[09/03 00:22:49  17990s] [ DetailRoute            ]      1   0:14:14.6  (  96.2 % )     0:14:14.6 /  0:30:51.8    2.2
[09/03 00:22:49  17990s] [ MISC                   ]          0:00:30.6  (   3.4 % )     0:00:30.6 /  0:00:55.4    1.8
[09/03 00:22:49  17990s] ---------------------------------------------------------------------------------------------
[09/03 00:22:49  17990s]  EcoRoute #1 TOTAL                  0:14:48.7  ( 100.0 % )     0:14:48.7 /  0:31:54.7    2.2
[09/03 00:22:49  17990s] ---------------------------------------------------------------------------------------------
[09/03 00:22:49  17990s] 
[09/03 00:22:49  17990s] -routeWithEco false                       # bool, default=false
[09/03 00:22:49  17990s] -routeSelectedNetOnly false               # bool, default=false
[09/03 00:22:49  17990s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/03 00:22:49  17990s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/03 00:22:49  17990s] New Signature Flow (restoreNanoRouteOptions) ....
[09/03 00:22:49  17990s] Extraction called for design 'croc_chip' of instances=52559 and nets=51233 using extraction engine 'postRoute' at effort level 'low' .
[09/03 00:22:49  17990s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/03 00:22:49  17990s] RC Extraction called in multi-corner(1) mode.
[09/03 00:22:49  17990s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/03 00:22:49  17990s] Type 'man IMPEXT-6197' for more detail.
[09/03 00:22:49  17990s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/03 00:22:49  17990s] * Layer Id             : 1 - M1
[09/03 00:22:49  17990s]       Thickness        : 0.4
[09/03 00:22:49  17990s]       Min Width        : 0.16
[09/03 00:22:49  17990s]       Layer Dielectric : 4.1
[09/03 00:22:49  17990s] * Layer Id             : 2 - M2
[09/03 00:22:49  17990s]       Thickness        : 0.45
[09/03 00:22:49  17990s]       Min Width        : 0.2
[09/03 00:22:49  17990s]       Layer Dielectric : 4.1
[09/03 00:22:49  17990s] * Layer Id             : 3 - M3
[09/03 00:22:49  17990s]       Thickness        : 0.45
[09/03 00:22:49  17990s]       Min Width        : 0.2
[09/03 00:22:49  17990s]       Layer Dielectric : 4.1
[09/03 00:22:49  17990s] * Layer Id             : 4 - M4
[09/03 00:22:49  17990s]       Thickness        : 0.45
[09/03 00:22:49  17990s]       Min Width        : 0.2
[09/03 00:22:49  17990s]       Layer Dielectric : 4.1
[09/03 00:22:49  17990s] * Layer Id             : 5 - M5
[09/03 00:22:49  17990s]       Thickness        : 0.45
[09/03 00:22:49  17990s]       Min Width        : 0.2
[09/03 00:22:49  17990s]       Layer Dielectric : 4.1
[09/03 00:22:49  17990s] * Layer Id             : 6 - M6
[09/03 00:22:49  17990s]       Thickness        : 2
[09/03 00:22:49  17990s]       Min Width        : 1.64
[09/03 00:22:49  17990s]       Layer Dielectric : 4.1
[09/03 00:22:49  17990s] * Layer Id             : 7 - M7
[09/03 00:22:49  17990s]       Thickness        : 3
[09/03 00:22:49  17990s]       Min Width        : 2
[09/03 00:22:49  17990s]       Layer Dielectric : 4.1
[09/03 00:22:49  17990s] extractDetailRC Option : -outfile /tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d -maxResLength 200  -basic
[09/03 00:22:49  17990s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/03 00:22:49  17990s]       RC Corner Indexes            0   
[09/03 00:22:49  17990s] Capacitance Scaling Factor   : 1.00000 
[09/03 00:22:49  17990s] Coupling Cap. Scaling Factor : 1.00000 
[09/03 00:22:49  17990s] Resistance Scaling Factor    : 1.00000 
[09/03 00:22:49  17990s] Clock Cap. Scaling Factor    : 1.00000 
[09/03 00:22:49  17990s] Clock Res. Scaling Factor    : 1.00000 
[09/03 00:22:49  17990s] Shrink Factor                : 1.00000
[09/03 00:22:50  17991s] LayerId::1 widthSet size::1
[09/03 00:22:50  17991s] LayerId::2 widthSet size::3
[09/03 00:22:50  17991s] LayerId::3 widthSet size::3
[09/03 00:22:50  17991s] LayerId::4 widthSet size::3
[09/03 00:22:50  17991s] LayerId::5 widthSet size::3
[09/03 00:22:50  17991s] LayerId::6 widthSet size::1
[09/03 00:22:50  17991s] LayerId::7 widthSet size::1
[09/03 00:22:50  17991s] Initializing multi-corner resistance tables ...
[09/03 00:22:51  17991s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:22:51  17992s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2974.7M)
[09/03 00:22:51  17992s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for storing RC.
[09/03 00:22:52  17993s] Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 3022.7M)
[09/03 00:22:53  17994s] Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 3022.7M)
[09/03 00:22:55  17995s] Extracted 30.0002% (CPU Time= 0:00:04.6  MEM= 3026.7M)
[09/03 00:22:55  17996s] Extracted 40.0002% (CPU Time= 0:00:05.0  MEM= 3026.7M)
[09/03 00:22:56  17996s] Extracted 50.0003% (CPU Time= 0:00:05.6  MEM= 3026.7M)
[09/03 00:22:58  17999s] Extracted 60.0003% (CPU Time= 0:00:07.8  MEM= 3026.7M)
[09/03 00:22:58  17999s] Extracted 70.0003% (CPU Time= 0:00:08.2  MEM= 3026.7M)
[09/03 00:22:59  18000s] Extracted 80.0003% (CPU Time= 0:00:08.7  MEM= 3026.7M)
[09/03 00:23:00  18001s] Extracted 90.0003% (CPU Time= 0:00:09.7  MEM= 3026.7M)
[09/03 00:23:02  18003s] Extracted 100% (CPU Time= 0:00:11.9  MEM= 3026.7M)
[09/03 00:23:03  18003s] Number of Extracted Resistors     : 907262
[09/03 00:23:03  18003s] Number of Extracted Ground Cap.   : 930072
[09/03 00:23:03  18003s] Number of Extracted Coupling Cap. : 2014212
[09/03 00:23:03  18003s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 3003.445M)
[09/03 00:23:03  18003s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/03 00:23:03  18004s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3003.4M)
[09/03 00:23:03  18004s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb_Filter.rcdb.d' for storing RC.
[09/03 00:23:03  18004s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 45047 access done (mem: 3007.445M)
[09/03 00:23:03  18004s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3007.445M)
[09/03 00:23:03  18004s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 3007.445M)
[09/03 00:23:03  18004s] processing rcdb (/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d) for hinst (top) of cell (croc_chip);
[09/03 00:23:04  18005s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 0 access done (mem: 3007.445M)
[09/03 00:23:04  18005s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3007.445M)
[09/03 00:23:04  18005s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.3  Real Time: 0:00:15.0  MEM: 3007.445M)
[09/03 00:23:04  18005s] **optDesign ... cpu = 0:38:22, real = 0:17:27, mem = 2018.5M, totSessionCpu=5:00:06 **
[09/03 00:23:04  18005s] Starting delay calculation for Setup views
[09/03 00:23:04  18005s] Starting SI iteration 1 using Infinite Timing Windows
[09/03 00:23:04  18005s] #################################################################################
[09/03 00:23:04  18005s] # Design Stage: PostRoute
[09/03 00:23:04  18005s] # Design Name: croc_chip
[09/03 00:23:04  18005s] # Design Mode: 130nm
[09/03 00:23:04  18005s] # Analysis Mode: MMMC OCV 
[09/03 00:23:04  18005s] # Parasitics Mode: SPEF/RCDB
[09/03 00:23:04  18005s] # Signoff Settings: SI On 
[09/03 00:23:04  18005s] #################################################################################
[09/03 00:23:04  18007s] Topological Sorting (REAL = 0:00:00.0, MEM = 3036.5M, InitMEM = 3029.7M)
[09/03 00:23:05  18008s] Setting infinite Tws ...
[09/03 00:23:05  18008s] First Iteration Infinite Tw... 
[09/03 00:23:05  18008s] Calculate early delays in OCV mode...
[09/03 00:23:05  18008s] Calculate late delays in OCV mode...
[09/03 00:23:05  18008s] Start delay calculation (fullDC) (8 T). (MEM=3036.45)
[09/03 00:23:05  18008s] LayerId::1 widthSet size::1
[09/03 00:23:05  18008s] LayerId::2 widthSet size::3
[09/03 00:23:05  18008s] LayerId::3 widthSet size::3
[09/03 00:23:05  18008s] LayerId::4 widthSet size::3
[09/03 00:23:05  18008s] LayerId::5 widthSet size::3
[09/03 00:23:05  18008s] LayerId::6 widthSet size::1
[09/03 00:23:05  18008s] LayerId::7 widthSet size::1
[09/03 00:23:05  18008s] Initializing multi-corner resistance tables ...
[09/03 00:23:05  18008s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:23:06  18009s] End AAE Lib Interpolated Model. (MEM=3053.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:23:06  18009s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 3053.414M)
[09/03 00:23:06  18009s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3053.4M)
[09/03 00:23:06  18009s] AAE_INFO: 8 threads acquired from CTE.
[09/03 00:23:08  18028s] Total number of fetched objects 49908
[09/03 00:23:08  18028s] AAE_INFO-618: Total number of nets in the design is 51233,  97.6 percent of the nets selected for SI analysis
[09/03 00:23:08  18028s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/03 00:23:08  18028s] End delay calculation. (MEM=3383.9 CPU=0:00:18.5 REAL=0:00:02.0)
[09/03 00:23:08  18028s] End delay calculation (fullDC). (MEM=3383.9 CPU=0:00:20.3 REAL=0:00:03.0)
[09/03 00:23:08  18028s] *** CDM Built up (cpu=0:00:22.5  real=0:00:04.0  mem= 3383.9M) ***
[09/03 00:23:09  18032s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3383.9M)
[09/03 00:23:09  18032s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/03 00:23:09  18032s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3383.9M)
[09/03 00:23:09  18032s] Starting SI iteration 2
[09/03 00:23:10  18033s] Calculate early delays in OCV mode...
[09/03 00:23:10  18033s] Calculate late delays in OCV mode...
[09/03 00:23:10  18033s] Start delay calculation (fullDC) (8 T). (MEM=3072.03)
[09/03 00:23:10  18033s] End AAE Lib Interpolated Model. (MEM=3072.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:23:11  18043s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/03 00:23:11  18043s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49908. 
[09/03 00:23:11  18043s] Total number of fetched objects 49908
[09/03 00:23:11  18043s] AAE_INFO-618: Total number of nets in the design is 51233,  20.4 percent of the nets selected for SI analysis
[09/03 00:23:11  18043s] End delay calculation. (MEM=3400.91 CPU=0:00:10.6 REAL=0:00:01.0)
[09/03 00:23:11  18043s] End delay calculation (fullDC). (MEM=3400.91 CPU=0:00:10.7 REAL=0:00:01.0)
[09/03 00:23:11  18043s] *** CDM Built up (cpu=0:00:10.8  real=0:00:01.0  mem= 3400.9M) ***
[09/03 00:23:12  18048s] *** Done Building Timing Graph (cpu=0:00:42.3 real=0:00:08.0 totSessionCpu=5:00:48 mem=3398.9M)
[09/03 00:23:12  18048s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3398.9M
[09/03 00:23:12  18048s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.038, MEM:3398.9M
[09/03 00:23:13  18049s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.555  | -0.621  |  1.667  | -3.555  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.371 | -57.633 |  0.000  | -67.738 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:39:06, real = 0:17:36, mem = 2314.9M, totSessionCpu=5:00:50 **
[09/03 00:23:13  18049s] Executing marking Critical Nets1
[09/03 00:23:13  18049s] Footprint sg13g2_xor2_1 has at least 2 pins...
[09/03 00:23:13  18049s] Footprint sg13g2_xnor2_1 has at least 3 pins...
[09/03 00:23:13  18049s] Footprint sg13g2_slgcp_1 has at least 4 pins...
[09/03 00:23:13  18049s] Footprint sg13g2_sdfbbp_1 has at least 5 pins...
[09/03 00:23:13  18049s] *** Number of Vt Cells Partition = 1
[09/03 00:23:13  18049s] Running postRoute recovery in postEcoRoute mode
[09/03 00:23:13  18049s] **optDesign ... cpu = 0:39:06, real = 0:17:36, mem = 2314.9M, totSessionCpu=5:00:50 **
[09/03 00:23:14  18051s]   Timing/DRV Snapshot: (TGT)
[09/03 00:23:14  18051s]      Weighted WNS: -0.341
[09/03 00:23:14  18051s]       All  PG WNS: -3.555
[09/03 00:23:14  18051s]       High PG WNS: -0.621
[09/03 00:23:14  18051s]       All  PG TNS: -125.371
[09/03 00:23:14  18051s]       High PG TNS: -57.634
[09/03 00:23:14  18051s]          Tran DRV: 0 (41)
[09/03 00:23:14  18051s]           Cap DRV: 128 (167)
[09/03 00:23:14  18051s]        Fanout DRV: 3 (182)
[09/03 00:23:14  18051s]            Glitch: 0 (0)
[09/03 00:23:14  18051s]    Category Slack: { [L, -3.555] [H, -0.045] [H, 0.130] [H, -0.621] }
[09/03 00:23:14  18051s] 
[09/03 00:23:14  18051s] Checking setup slack degradation ...
[09/03 00:23:14  18051s] 
[09/03 00:23:14  18051s] Recovery Manager:
[09/03 00:23:14  18051s]   Low  Effort WNS Jump: 0.000 (REF: -3.559, TGT: -3.555, Threshold: 0.356) - Skip
[09/03 00:23:14  18051s]   High Effort WNS Jump: 0.030 (REF: { -0.020, 0.000, -0.591 }, TGT: { -0.045, 0.000, -0.621 }, Threshold: 0.075) - Skip
[09/03 00:23:14  18051s]   Low  Effort TNS Jump: 10.841 (REF: -114.530, TGT: -125.371, Threshold: 50.000) - Skip
[09/03 00:23:14  18051s]   High Effort TNS Jump: 10.152 (REF: -47.481, TGT: -57.634, Threshold: 25.000) - Skip
[09/03 00:23:14  18051s] 
[09/03 00:23:14  18051s] Checking DRV degradation...
[09/03 00:23:14  18051s] 
[09/03 00:23:14  18051s] Recovery Manager:
[09/03 00:23:14  18051s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/03 00:23:14  18051s]      Cap DRV degradation : 0 (128 -> 128, Margin 20) - Skip
[09/03 00:23:14  18051s]   Fanout DRV degradation : 0 (3 -> 3, Margin 20) - Skip
[09/03 00:23:14  18051s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/03 00:23:14  18051s] 
[09/03 00:23:14  18051s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/03 00:23:14  18051s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3097.43M, totSessionCpu=5:00:51).
[09/03 00:23:14  18051s] **optDesign ... cpu = 0:39:08, real = 0:17:37, mem = 2315.7M, totSessionCpu=5:00:51 **
[09/03 00:23:14  18051s] 
[09/03 00:23:14  18051s] Latch borrow mode reset to max_borrow
[09/03 00:23:15  18054s] Reported timing to dir ./timingReports
[09/03 00:23:15  18054s] **optDesign ... cpu = 0:39:11, real = 0:17:38, mem = 2315.4M, totSessionCpu=5:00:55 **
[09/03 00:23:15  18055s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3066.9M
[09/03 00:23:15  18055s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.036, REAL:0.037, MEM:3066.9M
[09/03 00:23:17  18058s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.555  | -0.621  |  1.667  | -3.555  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.371 | -57.633 |  0.000  | -67.738 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:39:15, real = 0:17:40, mem = 2319.1M, totSessionCpu=5:00:59 **
[09/03 00:23:17  18058s]  ReSet Options after AAE Based Opt flow 
[09/03 00:23:17  18058s] Opt: RC extraction mode changed to 'detail'
[09/03 00:23:17  18058s] *** Finished optDesign ***
[09/03 00:23:17  18058s] Info: pop threads available for lower-level modules during optimization.
[09/03 00:23:17  18058s] Deleting Lib Analyzer.
[09/03 00:23:18  18058s] Info: Destroy the CCOpt slew target map.
[09/03 00:23:18  18058s] clean pInstBBox. size 0
[09/03 00:23:18  18058s] All LLGs are deleted
[09/03 00:23:18  18058s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3100.1M
[09/03 00:23:18  18058s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3100.1M
[09/03 00:23:18  18058s] 
[09/03 00:23:18  18058s] =============================================================================================
[09/03 00:23:18  18058s]  Final TAT Report for optDesign
[09/03 00:23:18  18058s] =============================================================================================
[09/03 00:23:18  18058s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 00:23:18  18058s] ---------------------------------------------------------------------------------------------
[09/03 00:23:18  18058s] [ WnsOpt                 ]      1   0:00:45.0  (   4.2 % )     0:00:52.4 /  0:02:46.4    3.2
[09/03 00:23:18  18058s] [ TnsOpt                 ]      1   0:00:17.5  (   1.7 % )     0:00:37.9 /  0:01:21.9    2.2
[09/03 00:23:18  18058s] [ DrvOpt                 ]      1   0:00:06.0  (   0.6 % )     0:00:06.0 /  0:00:15.5    2.6
[09/03 00:23:18  18058s] [ ClockDrv               ]      1   0:00:03.8  (   0.4 % )     0:00:03.8 /  0:00:05.0    1.3
[09/03 00:23:18  18058s] [ SkewClock              ]      4   0:00:27.8  (   2.6 % )     0:00:27.8 /  0:00:49.5    1.8
[09/03 00:23:18  18058s] [ ViewPruning            ]     10   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.2
[09/03 00:23:18  18058s] [ CheckPlace             ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.9    2.7
[09/03 00:23:18  18058s] [ RefinePlace            ]      3   0:00:04.0  (   0.4 % )     0:00:04.0 /  0:00:06.2    1.6
[09/03 00:23:18  18058s] [ LayerAssignment        ]      2   0:00:02.2  (   0.2 % )     0:00:02.3 /  0:00:02.3    1.0
[09/03 00:23:18  18058s] [ EcoRoute               ]      1   0:14:48.7  (  83.9 % )     0:14:48.7 /  0:31:54.7    2.2
[09/03 00:23:18  18058s] [ ExtractRC              ]      2   0:00:29.1  (   2.8 % )     0:00:29.1 /  0:00:30.5    1.0
[09/03 00:23:18  18058s] [ TimingUpdate           ]     13   0:00:03.8  (   0.4 % )     0:00:20.3 /  0:01:43.5    5.1
[09/03 00:23:18  18058s] [ FullDelayCalc          ]      3   0:00:16.4  (   1.5 % )     0:00:16.4 /  0:01:25.5    5.2
[09/03 00:23:18  18058s] [ OptSummaryReport       ]      5   0:00:00.6  (   0.1 % )     0:00:05.6 /  0:00:10.3    1.8
[09/03 00:23:18  18058s] [ TimingReport           ]      5   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:02.9    3.3
[09/03 00:23:18  18058s] [ DrvReport              ]      5   0:00:03.7  (   0.4 % )     0:00:03.7 /  0:00:06.0    1.6
[09/03 00:23:18  18058s] [ GenerateReports        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.7    2.5
[09/03 00:23:18  18058s] [ MISC                   ]          0:00:08.8  (   0.8 % )     0:00:08.8 /  0:00:16.8    1.9
[09/03 00:23:18  18058s] ---------------------------------------------------------------------------------------------
[09/03 00:23:18  18058s]  optDesign TOTAL                    0:17:39.0  ( 100.0 % )     0:17:39.0 /  0:39:13.7    2.2
[09/03 00:23:18  18058s] ---------------------------------------------------------------------------------------------
[09/03 00:23:18  18058s] 
[09/03 00:23:18  18058s] Deleting Cell Server ...
[09/03 00:23:18  18058s] <CMD> saveDesign SAVED/06_route_opt_setup.invs
[09/03 00:23:18  18058s] The in-memory database contained RC information but was not saved. To save 
[09/03 00:23:18  18058s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/03 00:23:18  18058s] so it should only be saved when it is really desired.
[09/03 00:23:18  18058s] #% Begin save design ... (date=09/03 00:23:18, mem=2301.9M)
[09/03 00:23:18  18058s] % Begin Save ccopt configuration ... (date=09/03 00:23:18, mem=2301.9M)
[09/03 00:23:18  18059s] % End Save ccopt configuration ... (date=09/03 00:23:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=2302.1M, current mem=2302.1M)
[09/03 00:23:18  18059s] % Begin Save netlist data ... (date=09/03 00:23:18, mem=2302.1M)
[09/03 00:23:18  18059s] Writing Binary DB to SAVED/06_route_opt_setup.invs.dat/vbin/croc_chip.v.bin in multi-threaded mode...
[09/03 00:23:18  18059s] % End Save netlist data ... (date=09/03 00:23:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=2303.1M, current mem=2303.1M)
[09/03 00:23:18  18059s] Saving symbol-table file in separate thread ...
[09/03 00:23:18  18059s] Saving congestion map file in separate thread ...
[09/03 00:23:18  18059s] Saving congestion map file SAVED/06_route_opt_setup.invs.dat/croc_chip.route.congmap.gz ...
[09/03 00:23:18  18059s] % Begin Save AAE data ... (date=09/03 00:23:18, mem=2303.5M)
[09/03 00:23:18  18059s] Saving AAE Data ...
[09/03 00:23:18  18059s] % End Save AAE data ... (date=09/03 00:23:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2303.5M, current mem=2303.5M)
[09/03 00:23:18  18059s] Saving /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/scheduling_file.cts in SAVED/06_route_opt_setup.invs.dat/scheduling_file.cts
[09/03 00:23:18  18059s] Saving preference file SAVED/06_route_opt_setup.invs.dat/gui.pref.tcl ...
[09/03 00:23:18  18059s] Saving mode setting ...
[09/03 00:23:18  18059s] Saving global file ...
[09/03 00:23:19  18059s] Saving Drc markers ...
[09/03 00:23:19  18059s] ... 1236 markers are saved ...
[09/03 00:23:19  18059s] ... 213 geometry drc markers are saved ...
[09/03 00:23:19  18059s] ... 11 antenna drc markers are saved ...
[09/03 00:23:19  18059s] Saving special route data file in separate thread ...
[09/03 00:23:19  18059s] Saving PG file in separate thread ...
[09/03 00:23:19  18059s] Saving placement file in separate thread ...
[09/03 00:23:19  18059s] Saving route file in separate thread ...
[09/03 00:23:19  18059s] Saving property file in separate thread ...
[09/03 00:23:19  18059s] Saving PG file SAVED/06_route_opt_setup.invs.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Sep  3 00:23:19 2025)
[09/03 00:23:19  18059s] Saving property file SAVED/06_route_opt_setup.invs.dat/croc_chip.prop
[09/03 00:23:19  18059s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 00:23:19  18059s] Save Adaptive View Pruning View Names to Binary file
[09/03 00:23:19  18060s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=3183.1M) ***
[09/03 00:23:19  18060s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=3183.1M) ***
[09/03 00:23:19  18060s] *** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=3183.1M) ***
[09/03 00:23:19  18060s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:23:19  18060s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:23:19  18060s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:23:19  18060s] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:00.0 mem=3159.1M) ***
[09/03 00:23:19  18060s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:23:19  18060s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:23:20  18060s] #Saving pin access data to file SAVED/06_route_opt_setup.invs.dat/croc_chip.apa ...
[09/03 00:23:21  18062s] #
[09/03 00:23:21  18062s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:23:21  18062s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:23:21  18062s] % Begin Save power constraints data ... (date=09/03 00:23:21, mem=2305.5M)
[09/03 00:23:21  18062s] % End Save power constraints data ... (date=09/03 00:23:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2305.5M, current mem=2305.5M)
[09/03 00:23:26  18066s] Generated self-contained design 06_route_opt_setup.invs.dat
[09/03 00:23:26  18066s] #% End save design ... (date=09/03 00:23:26, total cpu=0:00:07.4, real=0:00:08.0, peak res=2305.5M, current mem=2302.6M)
[09/03 00:23:26  18066s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 00:23:26  18066s] 
[09/03 00:23:26  18066s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/06_route_opt/06_route_opt_setup
[09/03 00:23:26  18066s]  Reset EOS DB
[09/03 00:23:26  18066s] Ignoring AAE DB Resetting ...
[09/03 00:23:26  18066s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 45047 access done (mem: 3086.102M)
[09/03 00:23:26  18066s] Extraction called for design 'croc_chip' of instances=52559 and nets=51233 using extraction engine 'postRoute' at effort level 'low' .
[09/03 00:23:26  18066s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/03 00:23:26  18066s] RC Extraction called in multi-corner(1) mode.
[09/03 00:23:26  18066s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/03 00:23:26  18066s] Type 'man IMPEXT-6197' for more detail.
[09/03 00:23:26  18066s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/03 00:23:26  18066s] * Layer Id             : 1 - M1
[09/03 00:23:26  18066s]       Thickness        : 0.4
[09/03 00:23:26  18066s]       Min Width        : 0.16
[09/03 00:23:26  18066s]       Layer Dielectric : 4.1
[09/03 00:23:26  18066s] * Layer Id             : 2 - M2
[09/03 00:23:26  18066s]       Thickness        : 0.45
[09/03 00:23:26  18066s]       Min Width        : 0.2
[09/03 00:23:26  18066s]       Layer Dielectric : 4.1
[09/03 00:23:26  18066s] * Layer Id             : 3 - M3
[09/03 00:23:26  18066s]       Thickness        : 0.45
[09/03 00:23:26  18066s]       Min Width        : 0.2
[09/03 00:23:26  18066s]       Layer Dielectric : 4.1
[09/03 00:23:26  18066s] * Layer Id             : 4 - M4
[09/03 00:23:26  18066s]       Thickness        : 0.45
[09/03 00:23:26  18066s]       Min Width        : 0.2
[09/03 00:23:26  18066s]       Layer Dielectric : 4.1
[09/03 00:23:26  18066s] * Layer Id             : 5 - M5
[09/03 00:23:26  18066s]       Thickness        : 0.45
[09/03 00:23:26  18066s]       Min Width        : 0.2
[09/03 00:23:26  18066s]       Layer Dielectric : 4.1
[09/03 00:23:26  18066s] * Layer Id             : 6 - M6
[09/03 00:23:26  18066s]       Thickness        : 2
[09/03 00:23:26  18066s]       Min Width        : 1.64
[09/03 00:23:26  18066s]       Layer Dielectric : 4.1
[09/03 00:23:26  18066s] * Layer Id             : 7 - M7
[09/03 00:23:26  18066s]       Thickness        : 3
[09/03 00:23:26  18066s]       Min Width        : 2
[09/03 00:23:26  18066s]       Layer Dielectric : 4.1
[09/03 00:23:26  18066s] extractDetailRC Option : -outfile /tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d -maxResLength 200  -basic
[09/03 00:23:26  18066s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/03 00:23:26  18066s]       RC Corner Indexes            0   
[09/03 00:23:26  18066s] Capacitance Scaling Factor   : 1.00000 
[09/03 00:23:26  18066s] Coupling Cap. Scaling Factor : 1.00000 
[09/03 00:23:26  18066s] Resistance Scaling Factor    : 1.00000 
[09/03 00:23:26  18066s] Clock Cap. Scaling Factor    : 1.00000 
[09/03 00:23:26  18066s] Clock Res. Scaling Factor    : 1.00000 
[09/03 00:23:26  18066s] Shrink Factor                : 1.00000
[09/03 00:23:27  18067s] LayerId::1 widthSet size::1
[09/03 00:23:27  18067s] LayerId::2 widthSet size::3
[09/03 00:23:27  18067s] LayerId::3 widthSet size::3
[09/03 00:23:27  18067s] LayerId::4 widthSet size::3
[09/03 00:23:27  18067s] LayerId::5 widthSet size::3
[09/03 00:23:27  18067s] LayerId::6 widthSet size::1
[09/03 00:23:27  18067s] LayerId::7 widthSet size::1
[09/03 00:23:27  18067s] Initializing multi-corner resistance tables ...
[09/03 00:23:27  18067s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:23:28  18068s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3086.1M)
[09/03 00:23:28  18068s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for storing RC.
[09/03 00:23:29  18069s] Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 3126.1M)
[09/03 00:23:30  18070s] Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 3126.1M)
[09/03 00:23:32  18072s] Extracted 30.0002% (CPU Time= 0:00:05.4  MEM= 3130.1M)
[09/03 00:23:33  18073s] Extracted 40.0002% (CPU Time= 0:00:05.8  MEM= 3130.1M)
[09/03 00:23:33  18073s] Extracted 50.0003% (CPU Time= 0:00:06.5  MEM= 3130.1M)
[09/03 00:23:36  18076s] Extracted 60.0003% (CPU Time= 0:00:09.3  MEM= 3130.1M)
[09/03 00:23:37  18077s] Extracted 70.0003% (CPU Time= 0:00:09.8  MEM= 3130.1M)
[09/03 00:23:37  18077s] Extracted 80.0003% (CPU Time= 0:00:10.4  MEM= 3130.1M)
[09/03 00:23:38  18078s] Extracted 90.0003% (CPU Time= 0:00:11.5  MEM= 3130.1M)
[09/03 00:23:41  18081s] Extracted 100% (CPU Time= 0:00:14.3  MEM= 3130.1M)
[09/03 00:23:42  18082s] Number of Extracted Resistors     : 907262
[09/03 00:23:42  18082s] Number of Extracted Ground Cap.   : 930072
[09/03 00:23:42  18082s] Number of Extracted Coupling Cap. : 2014212
[09/03 00:23:42  18082s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 3114.102M)
[09/03 00:23:42  18082s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/03 00:23:42  18082s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3114.1M)
[09/03 00:23:42  18082s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb_Filter.rcdb.d' for storing RC.
[09/03 00:23:43  18083s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 45047 access done (mem: 3114.102M)
[09/03 00:23:43  18083s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3114.102M)
[09/03 00:23:43  18083s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 3114.102M)
[09/03 00:23:43  18083s] processing rcdb (/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d) for hinst (top) of cell (croc_chip);
[09/03 00:23:43  18084s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 0 access done (mem: 3114.102M)
[09/03 00:23:43  18084s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3114.102M)
[09/03 00:23:43  18084s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.9  Real Time: 0:00:17.0  MEM: 3114.102M)
[09/03 00:23:44  18084s] Starting delay calculation for Setup views
[09/03 00:23:44  18084s] Starting SI iteration 1 using Infinite Timing Windows
[09/03 00:23:44  18084s] #################################################################################
[09/03 00:23:44  18084s] # Design Stage: PostRoute
[09/03 00:23:44  18084s] # Design Name: croc_chip
[09/03 00:23:44  18084s] # Design Mode: 130nm
[09/03 00:23:44  18084s] # Analysis Mode: MMMC OCV 
[09/03 00:23:44  18084s] # Parasitics Mode: SPEF/RCDB
[09/03 00:23:44  18084s] # Signoff Settings: SI On 
[09/03 00:23:44  18084s] #################################################################################
[09/03 00:23:44  18086s] Topological Sorting (REAL = 0:00:00.0, MEM = 3053.0M, InitMEM = 3053.0M)
[09/03 00:23:44  18086s] Setting infinite Tws ...
[09/03 00:23:44  18086s] First Iteration Infinite Tw... 
[09/03 00:23:44  18086s] Calculate early delays in OCV mode...
[09/03 00:23:44  18086s] Calculate late delays in OCV mode...
[09/03 00:23:44  18086s] Start delay calculation (fullDC) (8 T). (MEM=3053.01)
[09/03 00:23:45  18087s] LayerId::1 widthSet size::1
[09/03 00:23:45  18087s] LayerId::2 widthSet size::3
[09/03 00:23:45  18087s] LayerId::3 widthSet size::3
[09/03 00:23:45  18087s] LayerId::4 widthSet size::3
[09/03 00:23:45  18087s] LayerId::5 widthSet size::3
[09/03 00:23:45  18087s] LayerId::6 widthSet size::1
[09/03 00:23:45  18087s] LayerId::7 widthSet size::1
[09/03 00:23:45  18087s] Initializing multi-corner resistance tables ...
[09/03 00:23:45  18087s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:23:46  18088s] End AAE Lib Interpolated Model. (MEM=3069.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:23:46  18088s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 3069.969M)
[09/03 00:23:46  18088s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3070.0M)
[09/03 00:23:46  18088s] AAE_INFO: 8 threads acquired from CTE.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/03 00:23:46  18088s] Type 'man IMPESI-3194' for more detail.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/03 00:23:46  18088s] Type 'man IMPESI-3199' for more detail.
[09/03 00:23:46  18088s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/03 00:23:46  18088s] To increase the message display limit, refer to the product command reference manual.
[09/03 00:23:46  18088s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/03 00:23:46  18088s] To increase the message display limit, refer to the product command reference manual.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/03 00:23:46  18088s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[09/03 00:23:46  18088s] To increase the message display limit, refer to the product command reference manual.
[09/03 00:23:48  18107s] Total number of fetched objects 49908
[09/03 00:23:48  18107s] AAE_INFO-618: Total number of nets in the design is 51233,  97.6 percent of the nets selected for SI analysis
[09/03 00:23:48  18107s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/03 00:23:48  18107s] End delay calculation. (MEM=3419.53 CPU=0:00:18.6 REAL=0:00:02.0)
[09/03 00:23:48  18107s] End delay calculation (fullDC). (MEM=3419.53 CPU=0:00:20.6 REAL=0:00:04.0)
[09/03 00:23:48  18107s] *** CDM Built up (cpu=0:00:22.8  real=0:00:04.0  mem= 3419.5M) ***
[09/03 00:23:49  18111s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3419.5M)
[09/03 00:23:49  18111s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/03 00:23:49  18111s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3419.5M)
[09/03 00:23:49  18111s] Starting SI iteration 2
[09/03 00:23:50  18111s] Calculate early delays in OCV mode...
[09/03 00:23:50  18111s] Calculate late delays in OCV mode...
[09/03 00:23:50  18111s] Start delay calculation (fullDC) (8 T). (MEM=3061.66)
[09/03 00:23:50  18112s] End AAE Lib Interpolated Model. (MEM=3061.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:23:51  18122s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/03 00:23:51  18122s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49908. 
[09/03 00:23:51  18122s] Total number of fetched objects 49908
[09/03 00:23:51  18122s] AAE_INFO-618: Total number of nets in the design is 51233,  20.4 percent of the nets selected for SI analysis
[09/03 00:23:51  18122s] End delay calculation. (MEM=3396.45 CPU=0:00:10.1 REAL=0:00:01.0)
[09/03 00:23:51  18122s] End delay calculation (fullDC). (MEM=3396.45 CPU=0:00:10.3 REAL=0:00:01.0)
[09/03 00:23:51  18122s] *** CDM Built up (cpu=0:00:10.3  real=0:00:01.0  mem= 3396.4M) ***
[09/03 00:23:52  18123s] *** Done Building Timing Graph (cpu=0:00:39.2 real=0:00:08.0 totSessionCpu=5:02:04 mem=3394.4M)
[09/03 00:23:52  18123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3062.4M
[09/03 00:23:52  18123s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3062.4M
[09/03 00:23:52  18124s] Fast DP-INIT is on for default
[09/03 00:23:52  18124s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.191, REAL:0.046, MEM:3094.4M
[09/03 00:23:52  18124s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.230, REAL:0.085, MEM:3094.4M
[09/03 00:23:52  18124s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3094.4M
[09/03 00:23:52  18124s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3094.4M
[09/03 00:23:54  18131s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.555  | -0.621  |  1.667  | -3.555  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.371 | -57.633 |  0.000  | -67.738 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./rpt/06_route_opt/06_route_opt_setup
[09/03 00:23:54  18131s] Total CPU time: 64.99 sec
[09/03 00:23:54  18131s] Total Real time: 28.0 sec
[09/03 00:23:54  18131s] Total Memory Usage: 3093.640625 Mbytes
[09/03 00:23:54  18131s] Info: pop threads available for lower-level modules during optimization.
[09/03 00:23:54  18131s] Reset AAE Options
[09/03 00:23:54  18131s] 
[09/03 00:23:54  18131s] =============================================================================================
[09/03 00:23:54  18131s]  Final TAT Report for timeDesign
[09/03 00:23:54  18131s] =============================================================================================
[09/03 00:23:54  18131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 00:23:54  18131s] ---------------------------------------------------------------------------------------------
[09/03 00:23:54  18131s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:23:54  18131s] [ ExtractRC              ]      1   0:00:17.6  (  62.3 % )     0:00:17.6 /  0:00:18.3    1.0
[09/03 00:23:54  18131s] [ TimingUpdate           ]      2   0:00:00.3  (   1.1 % )     0:00:07.9 /  0:00:39.2    5.0
[09/03 00:23:54  18131s] [ FullDelayCalc          ]      1   0:00:07.6  (  26.8 % )     0:00:07.6 /  0:00:37.7    5.0
[09/03 00:23:54  18131s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.6 % )     0:00:02.7 /  0:00:07.4    2.7
[09/03 00:23:54  18131s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.9
[09/03 00:23:54  18131s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.8 /  0:00:01.3    1.7
[09/03 00:23:54  18131s] [ GenerateReports        ]      1   0:00:01.5  (   5.4 % )     0:00:01.5 /  0:00:05.2    3.4
[09/03 00:23:54  18131s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:23:54  18131s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[09/03 00:23:54  18131s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:01.1    2.0
[09/03 00:23:54  18131s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.5    2.9
[09/03 00:23:54  18131s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.8
[09/03 00:23:54  18131s] ---------------------------------------------------------------------------------------------
[09/03 00:23:54  18131s]  timeDesign TOTAL                   0:00:28.3  ( 100.0 % )     0:00:28.3 /  0:01:05.0    2.3
[09/03 00:23:54  18131s] ---------------------------------------------------------------------------------------------
[09/03 00:23:54  18131s] 
[09/03 00:23:54  18131s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/06_route_opt/06_route_opt_hold
[09/03 00:23:54  18131s]  Reset EOS DB
[09/03 00:23:54  18131s] Ignoring AAE DB Resetting ...
[09/03 00:23:54  18131s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 45047 access done (mem: 3093.641M)
[09/03 00:23:54  18131s] Extraction called for design 'croc_chip' of instances=52559 and nets=51233 using extraction engine 'postRoute' at effort level 'low' .
[09/03 00:23:54  18131s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/03 00:23:54  18131s] RC Extraction called in multi-corner(1) mode.
[09/03 00:23:54  18131s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/03 00:23:54  18131s] Type 'man IMPEXT-6197' for more detail.
[09/03 00:23:55  18131s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/03 00:23:55  18131s] * Layer Id             : 1 - M1
[09/03 00:23:55  18131s]       Thickness        : 0.4
[09/03 00:23:55  18131s]       Min Width        : 0.16
[09/03 00:23:55  18131s]       Layer Dielectric : 4.1
[09/03 00:23:55  18131s] * Layer Id             : 2 - M2
[09/03 00:23:55  18131s]       Thickness        : 0.45
[09/03 00:23:55  18131s]       Min Width        : 0.2
[09/03 00:23:55  18131s]       Layer Dielectric : 4.1
[09/03 00:23:55  18131s] * Layer Id             : 3 - M3
[09/03 00:23:55  18131s]       Thickness        : 0.45
[09/03 00:23:55  18131s]       Min Width        : 0.2
[09/03 00:23:55  18131s]       Layer Dielectric : 4.1
[09/03 00:23:55  18131s] * Layer Id             : 4 - M4
[09/03 00:23:55  18131s]       Thickness        : 0.45
[09/03 00:23:55  18131s]       Min Width        : 0.2
[09/03 00:23:55  18131s]       Layer Dielectric : 4.1
[09/03 00:23:55  18131s] * Layer Id             : 5 - M5
[09/03 00:23:55  18131s]       Thickness        : 0.45
[09/03 00:23:55  18131s]       Min Width        : 0.2
[09/03 00:23:55  18131s]       Layer Dielectric : 4.1
[09/03 00:23:55  18131s] * Layer Id             : 6 - M6
[09/03 00:23:55  18131s]       Thickness        : 2
[09/03 00:23:55  18131s]       Min Width        : 1.64
[09/03 00:23:55  18131s]       Layer Dielectric : 4.1
[09/03 00:23:55  18131s] * Layer Id             : 7 - M7
[09/03 00:23:55  18131s]       Thickness        : 3
[09/03 00:23:55  18131s]       Min Width        : 2
[09/03 00:23:55  18131s]       Layer Dielectric : 4.1
[09/03 00:23:55  18131s] extractDetailRC Option : -outfile /tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d -maxResLength 200  -basic
[09/03 00:23:55  18131s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/03 00:23:55  18131s]       RC Corner Indexes            0   
[09/03 00:23:55  18131s] Capacitance Scaling Factor   : 1.00000 
[09/03 00:23:55  18131s] Coupling Cap. Scaling Factor : 1.00000 
[09/03 00:23:55  18131s] Resistance Scaling Factor    : 1.00000 
[09/03 00:23:55  18131s] Clock Cap. Scaling Factor    : 1.00000 
[09/03 00:23:55  18131s] Clock Res. Scaling Factor    : 1.00000 
[09/03 00:23:55  18131s] Shrink Factor                : 1.00000
[09/03 00:23:56  18132s] LayerId::1 widthSet size::1
[09/03 00:23:56  18132s] LayerId::2 widthSet size::3
[09/03 00:23:56  18132s] LayerId::3 widthSet size::3
[09/03 00:23:56  18132s] LayerId::4 widthSet size::3
[09/03 00:23:56  18132s] LayerId::5 widthSet size::3
[09/03 00:23:56  18132s] LayerId::6 widthSet size::1
[09/03 00:23:56  18132s] LayerId::7 widthSet size::1
[09/03 00:23:56  18132s] Initializing multi-corner resistance tables ...
[09/03 00:23:56  18132s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:23:57  18133s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3093.6M)
[09/03 00:23:57  18133s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for storing RC.
[09/03 00:23:57  18134s] Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 3149.6M)
[09/03 00:23:58  18135s] Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 3149.6M)
[09/03 00:24:00  18136s] Extracted 30.0002% (CPU Time= 0:00:04.5  MEM= 3153.6M)
[09/03 00:24:00  18137s] Extracted 40.0002% (CPU Time= 0:00:04.9  MEM= 3153.6M)
[09/03 00:24:01  18137s] Extracted 50.0003% (CPU Time= 0:00:05.5  MEM= 3153.6M)
[09/03 00:24:03  18140s] Extracted 60.0003% (CPU Time= 0:00:07.7  MEM= 3153.6M)
[09/03 00:24:03  18140s] Extracted 70.0003% (CPU Time= 0:00:08.1  MEM= 3153.6M)
[09/03 00:24:04  18140s] Extracted 80.0003% (CPU Time= 0:00:08.6  MEM= 3153.6M)
[09/03 00:24:05  18141s] Extracted 90.0003% (CPU Time= 0:00:09.5  MEM= 3153.6M)
[09/03 00:24:07  18144s] Extracted 100% (CPU Time= 0:00:11.8  MEM= 3153.6M)
[09/03 00:24:08  18144s] Number of Extracted Resistors     : 907262
[09/03 00:24:08  18144s] Number of Extracted Ground Cap.   : 930072
[09/03 00:24:08  18144s] Number of Extracted Coupling Cap. : 2014212
[09/03 00:24:08  18144s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 3123.117M)
[09/03 00:24:08  18144s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/03 00:24:08  18144s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3123.1M)
[09/03 00:24:08  18144s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb_Filter.rcdb.d' for storing RC.
[09/03 00:24:09  18145s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 45047 access done (mem: 3123.117M)
[09/03 00:24:09  18145s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3123.117M)
[09/03 00:24:09  18145s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 3123.117M)
[09/03 00:24:09  18145s] processing rcdb (/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d) for hinst (top) of cell (croc_chip);
[09/03 00:24:09  18146s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 0 access done (mem: 3123.117M)
[09/03 00:24:09  18146s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3123.117M)
[09/03 00:24:09  18146s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.1  Real Time: 0:00:15.0  MEM: 3123.117M)
[09/03 00:24:09  18146s] All LLGs are deleted
[09/03 00:24:09  18146s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2965.0M
[09/03 00:24:09  18146s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2965.0M
[09/03 00:24:09  18146s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2965.0M
[09/03 00:24:09  18146s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2965.0M
[09/03 00:24:09  18147s] Fast DP-INIT is on for default
[09/03 00:24:09  18147s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.136, REAL:0.037, MEM:2965.0M
[09/03 00:24:09  18147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.164, REAL:0.065, MEM:2965.0M
[09/03 00:24:09  18147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2965.0M
[09/03 00:24:09  18147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2965.0M
[09/03 00:24:09  18147s] Starting delay calculation for Hold views
[09/03 00:24:10  18147s] Starting SI iteration 1 using Infinite Timing Windows
[09/03 00:24:10  18147s] #################################################################################
[09/03 00:24:10  18147s] # Design Stage: PostRoute
[09/03 00:24:10  18147s] # Design Name: croc_chip
[09/03 00:24:10  18147s] # Design Mode: 130nm
[09/03 00:24:10  18147s] # Analysis Mode: MMMC OCV 
[09/03 00:24:10  18147s] # Parasitics Mode: SPEF/RCDB
[09/03 00:24:10  18147s] # Signoff Settings: SI On 
[09/03 00:24:10  18147s] #################################################################################
[09/03 00:24:10  18149s] Topological Sorting (REAL = 0:00:00.0, MEM = 3030.0M, InitMEM = 3023.2M)
[09/03 00:24:10  18149s] Setting infinite Tws ...
[09/03 00:24:10  18149s] First Iteration Infinite Tw... 
[09/03 00:24:10  18149s] Calculate late delays in OCV mode...
[09/03 00:24:10  18149s] Calculate early delays in OCV mode...
[09/03 00:24:10  18149s] Start delay calculation (fullDC) (8 T). (MEM=3030.02)
[09/03 00:24:10  18149s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/03 00:24:10  18149s] LayerId::1 widthSet size::1
[09/03 00:24:10  18149s] LayerId::2 widthSet size::3
[09/03 00:24:10  18149s] LayerId::3 widthSet size::3
[09/03 00:24:10  18149s] LayerId::4 widthSet size::3
[09/03 00:24:10  18149s] LayerId::5 widthSet size::3
[09/03 00:24:10  18149s] LayerId::6 widthSet size::1
[09/03 00:24:10  18149s] LayerId::7 widthSet size::1
[09/03 00:24:10  18149s] Initializing multi-corner resistance tables ...
[09/03 00:24:11  18149s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:24:11  18150s] End AAE Lib Interpolated Model. (MEM=3046.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:24:11  18150s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d' for reading (mem: 3046.984M)
[09/03 00:24:11  18150s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3047.0M)
[09/03 00:24:11  18150s] AAE_INFO: 8 threads acquired from CTE.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/03 00:24:11  18151s] Type 'man IMPESI-3194' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/03 00:24:11  18151s] Type 'man IMPESI-3199' for more detail.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
[09/03 00:24:11  18151s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/03 00:24:14  18169s] Total number of fetched objects 49908
[09/03 00:24:14  18169s] AAE_INFO-618: Total number of nets in the design is 51233,  97.6 percent of the nets selected for SI analysis
[09/03 00:24:14  18169s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/03 00:24:14  18169s] End delay calculation. (MEM=3391.55 CPU=0:00:17.8 REAL=0:00:03.0)
[09/03 00:24:14  18169s] End delay calculation (fullDC). (MEM=3391.55 CPU=0:00:19.8 REAL=0:00:04.0)
[09/03 00:24:14  18169s] *** CDM Built up (cpu=0:00:22.1  real=0:00:04.0  mem= 3391.5M) ***
[09/03 00:24:15  18173s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3391.5M)
[09/03 00:24:15  18173s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/03 00:24:15  18173s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3391.5M)
[09/03 00:24:15  18173s] Starting SI iteration 2
[09/03 00:24:15  18173s] Calculate late delays in OCV mode...
[09/03 00:24:15  18173s] Calculate early delays in OCV mode...
[09/03 00:24:15  18173s] Start delay calculation (fullDC) (8 T). (MEM=3068.68)
[09/03 00:24:15  18173s] End AAE Lib Interpolated Model. (MEM=3068.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/03 00:24:16  18176s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 10. 
[09/03 00:24:16  18176s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49908. 
[09/03 00:24:16  18176s] Total number of fetched objects 49908
[09/03 00:24:16  18176s] AAE_INFO-618: Total number of nets in the design is 51233,  1.6 percent of the nets selected for SI analysis
[09/03 00:24:16  18176s] End delay calculation. (MEM=3397.55 CPU=0:00:02.1 REAL=0:00:01.0)
[09/03 00:24:16  18176s] End delay calculation (fullDC). (MEM=3397.55 CPU=0:00:02.3 REAL=0:00:01.0)
[09/03 00:24:16  18176s] *** CDM Built up (cpu=0:00:02.3  real=0:00:01.0  mem= 3397.6M) ***
[09/03 00:24:16  18178s] *** Done Building Timing Graph (cpu=0:00:31.0 real=0:00:07.0 totSessionCpu=5:02:58 mem=3395.6M)
[09/03 00:24:17  18181s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.144  | -0.144  | -0.050  |  2.629  |   N/A   |  0.000  |  1.892  |  0.092  |
|           TNS (ns):| -0.833  | -0.783  | -0.050  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   14    |   13    |    1    |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.893%
------------------------------------------------------------
Reported timing to dir ./rpt/06_route_opt/06_route_opt_hold
[09/03 00:24:18  18182s] Total CPU time: 50.85 sec
[09/03 00:24:18  18182s] Total Real time: 24.0 sec
[09/03 00:24:18  18182s] Total Memory Usage: 2944.703125 Mbytes
[09/03 00:24:18  18182s] Reset AAE Options
[09/03 00:24:18  18182s] 
[09/03 00:24:18  18182s] =============================================================================================
[09/03 00:24:18  18182s]  Final TAT Report for timeDesign
[09/03 00:24:18  18182s] =============================================================================================
[09/03 00:24:18  18182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 00:24:18  18182s] ---------------------------------------------------------------------------------------------
[09/03 00:24:18  18182s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 00:24:18  18182s] [ ExtractRC              ]      1   0:00:14.7  (  63.3 % )     0:00:14.7 /  0:00:15.4    1.0
[09/03 00:24:18  18182s] [ TimingUpdate           ]      1   0:00:00.4  (   1.6 % )     0:00:06.8 /  0:00:31.0    4.5
[09/03 00:24:18  18182s] [ FullDelayCalc          ]      1   0:00:06.4  (  27.7 % )     0:00:06.4 /  0:00:29.0    4.5
[09/03 00:24:18  18182s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.7 % )     0:00:08.0 /  0:00:34.9    4.4
[09/03 00:24:18  18182s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    3.2
[09/03 00:24:18  18182s] [ GenerateReports        ]      1   0:00:00.8  (   3.5 % )     0:00:00.8 /  0:00:03.0    3.8
[09/03 00:24:18  18182s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.6    3.2
[09/03 00:24:18  18182s] [ MISC                   ]          0:00:00.6  (   2.4 % )     0:00:00.6 /  0:00:00.6    1.0
[09/03 00:24:18  18182s] ---------------------------------------------------------------------------------------------
[09/03 00:24:18  18182s]  timeDesign TOTAL                   0:00:23.3  ( 100.0 % )     0:00:23.3 /  0:00:50.8    2.2
[09/03 00:24:18  18182s] ---------------------------------------------------------------------------------------------
[09/03 00:24:18  18182s] 
[09/03 00:24:18  18182s] <CMD> saveDesign SAVED/06_route_opt.invs
[09/03 00:24:18  18182s] The in-memory database contained RC information but was not saved. To save 
[09/03 00:24:18  18182s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/03 00:24:18  18182s] so it should only be saved when it is really desired.
[09/03 00:24:18  18182s] #% Begin save design ... (date=09/03 00:24:18, mem=2142.4M)
[09/03 00:24:18  18182s] % Begin Save ccopt configuration ... (date=09/03 00:24:18, mem=2142.4M)
[09/03 00:24:18  18182s] % End Save ccopt configuration ... (date=09/03 00:24:18, total cpu=0:00:00.3, real=0:00:00.0, peak res=2142.8M, current mem=2142.8M)
[09/03 00:24:18  18182s] % Begin Save netlist data ... (date=09/03 00:24:18, mem=2142.8M)
[09/03 00:24:18  18182s] Writing Binary DB to SAVED/06_route_opt.invs.dat/vbin/croc_chip.v.bin in multi-threaded mode...
[09/03 00:24:18  18182s] % End Save netlist data ... (date=09/03 00:24:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=2145.9M, current mem=2145.9M)
[09/03 00:24:18  18182s] Saving symbol-table file in separate thread ...
[09/03 00:24:18  18182s] Saving congestion map file in separate thread ...
[09/03 00:24:18  18182s] Saving congestion map file SAVED/06_route_opt.invs.dat/croc_chip.route.congmap.gz ...
[09/03 00:24:18  18182s] % Begin Save AAE data ... (date=09/03 00:24:18, mem=2146.8M)
[09/03 00:24:18  18182s] Saving AAE Data ...
[09/03 00:24:18  18183s] % End Save AAE data ... (date=09/03 00:24:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2146.8M, current mem=2146.8M)
[09/03 00:24:19  18183s] Saving /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/scheduling_file.cts in SAVED/06_route_opt.invs.dat/scheduling_file.cts
[09/03 00:24:19  18183s] Saving preference file SAVED/06_route_opt.invs.dat/gui.pref.tcl ...
[09/03 00:24:19  18183s] Saving mode setting ...
[09/03 00:24:19  18183s] Saving global file ...
[09/03 00:24:19  18183s] Saving Drc markers ...
[09/03 00:24:19  18183s] ... 1236 markers are saved ...
[09/03 00:24:19  18183s] ... 213 geometry drc markers are saved ...
[09/03 00:24:19  18183s] ... 11 antenna drc markers are saved ...
[09/03 00:24:19  18183s] Saving special route data file in separate thread ...
[09/03 00:24:19  18183s] Saving PG file in separate thread ...
[09/03 00:24:19  18183s] Saving placement file in separate thread ...
[09/03 00:24:19  18183s] Saving route file in separate thread ...
[09/03 00:24:19  18183s] Saving property file in separate thread ...
[09/03 00:24:19  18183s] Saving PG file SAVED/06_route_opt.invs.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Sep  3 00:24:19 2025)
[09/03 00:24:19  18183s] Saving property file SAVED/06_route_opt.invs.dat/croc_chip.prop
[09/03 00:24:19  18183s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 00:24:19  18183s] Save Adaptive View Pruning View Names to Binary file
[09/03 00:24:19  18183s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=3055.2M) ***
[09/03 00:24:19  18183s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=3055.2M) ***
[09/03 00:24:19  18183s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=3055.2M) ***
[09/03 00:24:19  18183s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:19  18183s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:19  18183s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:20  18184s] *** Completed saveRoute (cpu=0:00:01.1 real=0:00:01.0 mem=3031.2M) ***
[09/03 00:24:20  18184s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[09/03 00:24:20  18184s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:20  18184s] #Saving pin access data to file SAVED/06_route_opt.invs.dat/croc_chip.apa ...
[09/03 00:24:21  18185s] #
[09/03 00:24:21  18185s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[09/03 00:24:21  18185s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:21  18185s] % Begin Save power constraints data ... (date=09/03 00:24:21, mem=2148.3M)
[09/03 00:24:21  18185s] % End Save power constraints data ... (date=09/03 00:24:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2148.3M, current mem=2148.3M)
[09/03 00:24:26  18189s] Generated self-contained design 06_route_opt.invs.dat
[09/03 00:24:26  18189s] #% End save design ... (date=09/03 00:24:26, total cpu=0:00:07.4, real=0:00:08.0, peak res=2149.2M, current mem=2149.2M)
[09/03 00:24:26  18189s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 00:24:26  18189s] 
[09/03 00:24:26  18189s] <CMD> checkFPlan -reportUtil > rpt/06_route_opt/check_util.rpt
[09/03 00:24:26  18189s] Checking routing tracks.....
[09/03 00:24:26  18189s] Checking other grids.....
[09/03 00:24:26  18189s] Checking FINFET Grid is on Manufacture Grid.....
[09/03 00:24:26  18189s] Checking core/die box is on Grid.....
[09/03 00:24:26  18189s] **WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[09/03 00:24:26  18189s] **WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[09/03 00:24:26  18189s] Checking snap rule ......
[09/03 00:24:26  18189s] Checking Row is on grid......
[09/03 00:24:26  18189s] Checking AreaIO row.....
[09/03 00:24:26  18189s] Checking row out of die ...
[09/03 00:24:26  18189s] Checking routing blockage.....
[09/03 00:24:26  18189s] Checking components.....
[09/03 00:24:26  18189s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[09/03 00:24:26  18189s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[09/03 00:24:26  18189s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[09/03 00:24:26  18189s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[09/03 00:24:26  18189s] Checking IO Pads out of die...
[09/03 00:24:26  18189s] Checking constraints (guide/region/fence).....
[09/03 00:24:26  18189s] Checking groups.....
[09/03 00:24:26  18189s] 
[09/03 00:24:26  18189s] Checking Preroutes.....
[09/03 00:24:26  18189s] No. of regular pre-routes not on tracks : 0 
[09/03 00:24:26  18189s] 
[09/03 00:24:26  18189s] Reporting Utilizations.....
[09/03 00:24:26  18189s] 
[09/03 00:24:26  18189s] Core utilization  = 68.665821
[09/03 00:24:26  18189s] Effective Utilizations
[09/03 00:24:26  18189s] #spOpts: N=130 
[09/03 00:24:26  18189s] All LLGs are deleted
[09/03 00:24:26  18189s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2969.2M
[09/03 00:24:26  18189s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2969.2M
[09/03 00:24:26  18189s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2969.2M
[09/03 00:24:26  18189s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2969.2M
[09/03 00:24:26  18189s] Core basic site is CoreSite
[09/03 00:24:26  18189s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:24:26  18189s] Fast DP-INIT is on for default
[09/03 00:24:26  18189s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:24:26  18189s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.123, REAL:0.033, MEM:2969.2M
[09/03 00:24:26  18190s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.060, MEM:2969.2M
[09/03 00:24:26  18190s] Average module density = 0.619.
[09/03 00:24:26  18190s] Density for the design = 0.619.
[09/03 00:24:26  18190s]        = stdcell_area 362857 sites (658368 um^2) / alloc_area 586262 sites (1063714 um^2).
[09/03 00:24:26  18190s] Pin Density = 0.2107.
[09/03 00:24:26  18190s]             = total # of pins 151685 / total area 719968.
[09/03 00:24:26  18190s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2969.2M
[09/03 00:24:26  18190s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2969.2M
[09/03 00:24:26  18190s] 
[09/03 00:24:26  18190s] *** Summary of all messages that are not suppressed in this session:
[09/03 00:24:26  18190s] Severity  ID               Count  Summary                                  
[09/03 00:24:26  18190s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[09/03 00:24:26  18190s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[09/03 00:24:26  18190s] *** Message Summary: 6 warning(s), 0 error(s)
[09/03 00:24:26  18190s] 
[09/03 00:24:26  18190s] <CMD> checkPlace > rpt/06_route_opt/checkPlace.rpt
[09/03 00:24:26  18190s] OPERPROF: Starting checkPlace at level 1, MEM:2969.2M
[09/03 00:24:26  18190s] #spOpts: N=130 
[09/03 00:24:26  18190s] All LLGs are deleted
[09/03 00:24:26  18190s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2969.2M
[09/03 00:24:26  18190s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2969.2M
[09/03 00:24:26  18190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2969.2M
[09/03 00:24:26  18190s] Info: 121 insts are soft-fixed.
[09/03 00:24:26  18190s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2969.2M
[09/03 00:24:26  18190s] Core basic site is CoreSite
[09/03 00:24:26  18190s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:24:26  18190s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/03 00:24:26  18190s] SiteArray: use 3,092,480 bytes
[09/03 00:24:26  18190s] SiteArray: current memory after site array memory allocation 2969.2M
[09/03 00:24:26  18190s] SiteArray: FP blocked sites are writable
[09/03 00:24:26  18190s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:24:26  18190s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2969.2M
[09/03 00:24:27  18190s] Process 60003 wires and vias for routing blockage analysis
[09/03 00:24:27  18190s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.258, REAL:0.036, MEM:2969.2M
[09/03 00:24:27  18190s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.392, REAL:0.072, MEM:2969.2M
[09/03 00:24:27  18190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.399, REAL:0.078, MEM:2969.2M
[09/03 00:24:27  18190s] Begin checking placement ... (start mem=2969.2M, init mem=2969.2M)
[09/03 00:24:27  18190s] 
[09/03 00:24:27  18190s] Running CheckPlace using 8 threads!...
[09/03 00:24:27  18191s] 
[09/03 00:24:27  18191s] ...checkPlace MT is done!
[09/03 00:24:27  18191s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2969.2M
[09/03 00:24:27  18191s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.021, REAL:0.021, MEM:2969.2M
[09/03 00:24:27  18191s] Pre-route DRC Violation:	196
[09/03 00:24:27  18191s] *info: Placed = 52495          (Fixed = 8443)
[09/03 00:24:27  18191s] *info: Unplaced = 0           
[09/03 00:24:27  18191s] Placement Density:61.89%(658368/1063714)
[09/03 00:24:27  18191s] Placement Density (including fixed std cells):62.50%(675630/1080976)
[09/03 00:24:27  18191s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2969.2M
[09/03 00:24:27  18191s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.018, MEM:2969.2M
[09/03 00:24:27  18191s] Finished checkPlace (total: cpu=0:00:01.6, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:00.0; mem=2969.2M)
[09/03 00:24:27  18191s] OPERPROF: Finished checkPlace at level 1, CPU:1.589, REAL:0.432, MEM:2969.2M
[09/03 00:24:27  18191s] <CMD> verify_drc -limit 0 > rpt/06_route_opt/verify_drc.rpt
[09/03 00:24:27  18191s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/03 00:24:27  18191s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/03 00:24:27  18191s]  *** Starting Verify DRC (MEM: 2969.2) ***
[09/03 00:24:27  18191s] 
[09/03 00:24:27  18191s] ### import design signature (264): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1341894652
[09/03 00:24:27  18191s]   VERIFY DRC ...... Starting Verification
[09/03 00:24:27  18191s]   VERIFY DRC ...... Initializing
[09/03 00:24:27  18191s]   VERIFY DRC ...... Deleting Existing Violations
[09/03 00:24:27  18191s]   VERIFY DRC ...... Creating Sub-Areas
[09/03 00:24:27  18191s]   VERIFY DRC ...... Using new threading
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100  Thread : 1
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {739.840 0.000 924.800 184.960} 5 of 100  Thread : 4
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100  Thread : 1
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100  Thread : 2
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 1
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {924.800 0.000 1109.760 184.960} 6 of 100  Thread : 5
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 2
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 2
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 0
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 0
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100  Thread : 0
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 0
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 0
[09/03 00:24:27  18191s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 0
[09/03 00:24:27  18192s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 2
[09/03 00:24:27  18192s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 2
[09/03 00:24:27  18192s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 2
[09/03 00:24:27  18192s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 2
[09/03 00:24:27  18192s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 0
[09/03 00:24:27  18192s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 2
[09/03 00:24:27  18192s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 2
[09/03 00:24:27  18192s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 7
[09/03 00:24:27  18192s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 3
[09/03 00:24:27  18193s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 7
[09/03 00:24:27  18193s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 3
[09/03 00:24:27  18193s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 3
[09/03 00:24:27  18193s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 3
[09/03 00:24:27  18194s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 4
[09/03 00:24:27  18194s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 3
[09/03 00:24:27  18195s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 3
[09/03 00:24:27  18195s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 4
[09/03 00:24:27  18195s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 4
[09/03 00:24:27  18195s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 4
[09/03 00:24:27  18195s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 4
[09/03 00:24:27  18195s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 3
[09/03 00:24:27  18195s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 3
[09/03 00:24:27  18195s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 3
[09/03 00:24:27  18195s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 3
[09/03 00:24:27  18195s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 4
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 4
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 4
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 7
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 3
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 4
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 1
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 6
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 6
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 3
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100  Thread : 4
[09/03 00:24:28  18195s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 4
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 6
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 3
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 3
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 6
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100  Thread : 1
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100  Thread : 5
[09/03 00:24:28  18196s]  VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100  Thread : 0
[09/03 00:24:28  18197s]  VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100  Thread : 2
[09/03 00:24:28  18197s]  VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100  Thread : 1
[09/03 00:24:28  18197s]  VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100  Thread : 0
[09/03 00:24:28  18197s]  VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100  Thread : 5
[09/03 00:24:28  18197s]  VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100  Thread : 4
[09/03 00:24:28  18198s]  VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100  Thread : 3
[09/03 00:24:28  18198s]  VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100  Thread : 7
[09/03 00:24:28  18198s]  VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100  Thread : 4
[09/03 00:24:28  18198s]  VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100  Thread : 3
[09/03 00:24:28  18199s]  VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100  Thread : 3
[09/03 00:24:28  18199s]  VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100  Thread : 6
[09/03 00:24:28  18200s]  VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100  Thread : 1
[09/03 00:24:28  18200s]  VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100  Thread : 0
[09/03 00:24:28  18200s]  VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100  Thread : 2
[09/03 00:24:28  18201s]  VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100  Thread : 7
[09/03 00:24:28  18201s]  VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100  Thread : 5
[09/03 00:24:29  18202s]  VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100  Thread : 6
[09/03 00:24:29  18203s]  VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100  Thread : 0
[09/03 00:24:29  18203s]  VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100  Thread : 2
[09/03 00:24:29  18203s]  VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100  Thread : 5
[09/03 00:24:29  18203s]  VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100  Thread : 7
[09/03 00:24:29  18204s]  VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100  Thread : 4
[09/03 00:24:29  18204s]  VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100  Thread : 7
[09/03 00:24:29  18204s]  VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100  Thread : 5
[09/03 00:24:29  18204s]  VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100  Thread : 0
[09/03 00:24:29  18204s]  VERIFY DRC ...... Thread : 5 finished.
[09/03 00:24:30  18205s]  VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100  Thread : 0
[09/03 00:24:30  18205s]  VERIFY DRC ...... Thread : 0 finished.
[09/03 00:24:30  18206s]  VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100  Thread : 4
[09/03 00:24:30  18206s]  VERIFY DRC ...... Thread : 4 finished.
[09/03 00:24:30  18206s] 
[09/03 00:24:30  18206s]   Verification Complete : 4377 Viols.
[09/03 00:24:30  18206s] 
[09/03 00:24:30  18206s]  Violation Summary By Layer and Type:
[09/03 00:24:30  18206s] 
[09/03 00:24:30  18206s] 	         MetSpc    Short   Totals
[09/03 00:24:30  18206s] 	Metal1     4081        0     4081
[09/03 00:24:30  18206s] 	Metal2       91       85      176
[09/03 00:24:30  18206s] 	Metal3        7       86       93
[09/03 00:24:30  18206s] 	Metal4        0       27       27
[09/03 00:24:30  18206s] 	Totals     4179      198     4377
[09/03 00:24:30  18206s] 
[09/03 00:24:30  18206s]  *** End Verify DRC (CPU: 0:00:14.2  ELAPSED TIME: 3.00  MEM: 32.0M) ***
[09/03 00:24:30  18206s] 
[09/03 00:24:30  18206s] <CMD> setFillerMode -core {sg13g2_fill_1 sg13g2_fill_2 sg13g2_fill_4 sg13g2_fill_8} -corePrefix FILLER
[09/03 00:24:30  18206s] <CMD> addFiller -doDrc false
[09/03 00:24:30  18206s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3049.2M
[09/03 00:24:30  18206s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3049.2M
[09/03 00:24:30  18206s] #spOpts: N=130 
[09/03 00:24:30  18206s] All LLGs are deleted
[09/03 00:24:30  18206s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3049.2M
[09/03 00:24:30  18206s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3049.2M
[09/03 00:24:30  18206s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3049.2M
[09/03 00:24:30  18206s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3049.2M
[09/03 00:24:30  18206s] Core basic site is CoreSite
[09/03 00:24:30  18206s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:24:30  18206s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/03 00:24:30  18206s] SiteArray: use 3,092,480 bytes
[09/03 00:24:30  18206s] SiteArray: current memory after site array memory allocation 3049.2M
[09/03 00:24:30  18206s] SiteArray: FP blocked sites are writable
[09/03 00:24:30  18206s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:24:30  18206s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:3049.2M
[09/03 00:24:30  18206s] Process 60003 wires and vias for routing blockage analysis
[09/03 00:24:30  18206s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.191, REAL:0.027, MEM:3049.2M
[09/03 00:24:30  18206s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.329, REAL:0.068, MEM:3049.2M
[09/03 00:24:30  18206s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.356, REAL:0.095, MEM:3049.2M
[09/03 00:24:30  18206s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3049.2MB).
[09/03 00:24:30  18206s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.405, REAL:0.144, MEM:3049.2M
[09/03 00:24:30  18206s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3049.2M
[09/03 00:24:30  18206s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3049.2M
[09/03 00:24:30  18206s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3049.2M
[09/03 00:24:30  18206s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3049.2M
[09/03 00:24:30  18206s] AddFiller init all instances time CPU:0.004, REAL:0.004
[09/03 00:24:32  18208s] AddFiller main function time CPU:1.703, REAL:1.520
[09/03 00:24:32  18208s] Filler instance commit time CPU:0.784, REAL:0.789
[09/03 00:24:32  18208s] *INFO: Adding fillers to top-module.
[09/03 00:24:32  18208s] *INFO:   Added 17213 filler insts (cell sg13g2_fill_8 / prefix FILLER).
[09/03 00:24:32  18208s] *INFO:   Added 11591 filler insts (cell sg13g2_fill_4 / prefix FILLER).
[09/03 00:24:32  18208s] *INFO:   Added 12862 filler insts (cell sg13g2_fill_2 / prefix FILLER).
[09/03 00:24:32  18208s] *INFO:   Added 13613 filler insts (cell sg13g2_fill_1 / prefix FILLER).
[09/03 00:24:32  18208s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.738, REAL:1.528, MEM:3049.2M
[09/03 00:24:32  18208s] *INFO: Total 55279 filler insts added - prefix FILLER (CPU: 0:00:02.2).
[09/03 00:24:32  18208s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1.739, REAL:1.529, MEM:3049.2M
[09/03 00:24:32  18208s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3049.2M
[09/03 00:24:32  18208s] For 55279 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[09/03 00:24:32  18208s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.048, REAL:0.048, MEM:3049.2M
[09/03 00:24:32  18208s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:1.788, REAL:1.578, MEM:3049.2M
[09/03 00:24:32  18208s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:1.788, REAL:1.578, MEM:3049.2M
[09/03 00:24:32  18208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3049.2M
[09/03 00:24:32  18208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.038, REAL:0.038, MEM:3049.2M
[09/03 00:24:32  18208s] All LLGs are deleted
[09/03 00:24:32  18208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3049.2M
[09/03 00:24:32  18208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3049.2M
[09/03 00:24:32  18208s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.595, REAL:1.922, MEM:3049.2M
[09/03 00:24:32  18208s] <CMD> checkFiller
[09/03 00:24:32  18208s] OPERPROF: Starting DPlace-Init at level 1, MEM:3049.2M
[09/03 00:24:32  18208s] #spOpts: N=130 mergeVia=F 
[09/03 00:24:32  18208s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3049.2M
[09/03 00:24:32  18208s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3049.2M
[09/03 00:24:32  18208s] Core basic site is CoreSite
[09/03 00:24:32  18208s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:24:32  18208s] Fast DP-INIT is on for default
[09/03 00:24:32  18208s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:24:32  18208s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.173, REAL:0.051, MEM:3049.2M
[09/03 00:24:32  18208s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.213, REAL:0.090, MEM:3049.2M
[09/03 00:24:32  18208s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3049.2MB).
[09/03 00:24:32  18208s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.302, REAL:0.181, MEM:3049.2M
[09/03 00:24:32  18209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3049.2M
[09/03 00:24:32  18209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.029, REAL:0.029, MEM:3049.2M
[09/03 00:24:32  18209s] All LLGs are deleted
[09/03 00:24:32  18209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3049.2M
[09/03 00:24:32  18209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3049.2M
[09/03 00:24:32  18209s] *INFO: Total number of gaps found: 0
[09/03 00:24:32  18209s] <CMD> saveDesign SAVED/06_route_opt_filler.invs
[09/03 00:24:32  18209s] The in-memory database contained RC information but was not saved. To save 
[09/03 00:24:32  18209s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/03 00:24:32  18209s] so it should only be saved when it is really desired.
[09/03 00:24:32  18209s] #% Begin save design ... (date=09/03 00:24:32, mem=2189.9M)
[09/03 00:24:32  18209s] % Begin Save ccopt configuration ... (date=09/03 00:24:32, mem=2189.9M)
[09/03 00:24:33  18209s] % End Save ccopt configuration ... (date=09/03 00:24:33, total cpu=0:00:00.2, real=0:00:01.0, peak res=2189.9M, current mem=2189.9M)
[09/03 00:24:33  18209s] % Begin Save netlist data ... (date=09/03 00:24:33, mem=2189.9M)
[09/03 00:24:33  18209s] Writing Binary DB to SAVED/06_route_opt_filler.invs.dat/vbin/croc_chip.v.bin in multi-threaded mode...
[09/03 00:24:33  18210s] % End Save netlist data ... (date=09/03 00:24:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=2189.9M, current mem=2189.4M)
[09/03 00:24:33  18210s] Saving symbol-table file in separate thread ...
[09/03 00:24:33  18210s] Saving congestion map file in separate thread ...
[09/03 00:24:33  18210s] Saving congestion map file SAVED/06_route_opt_filler.invs.dat/croc_chip.route.congmap.gz ...
[09/03 00:24:33  18210s] % Begin Save AAE data ... (date=09/03 00:24:33, mem=2189.6M)
[09/03 00:24:33  18210s] Saving AAE Data ...
[09/03 00:24:33  18210s] % End Save AAE data ... (date=09/03 00:24:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2189.6M, current mem=2189.6M)
[09/03 00:24:33  18210s] Saving /ictc/student_data/vantruong/04_ss4/pr/04ctshold.dat/scheduling_file.cts in SAVED/06_route_opt_filler.invs.dat/scheduling_file.cts
[09/03 00:24:33  18210s] Saving preference file SAVED/06_route_opt_filler.invs.dat/gui.pref.tcl ...
[09/03 00:24:33  18210s] Saving mode setting ...
[09/03 00:24:33  18210s] Saving global file ...
[09/03 00:24:33  18210s] Saving Drc markers ...
[09/03 00:24:33  18210s] ... 5811 markers are saved ...
[09/03 00:24:33  18210s] ... 4590 geometry drc markers are saved ...
[09/03 00:24:33  18210s] ... 11 antenna drc markers are saved ...
[09/03 00:24:33  18210s] Saving special route data file in separate thread ...
[09/03 00:24:33  18210s] Saving PG file in separate thread ...
[09/03 00:24:33  18210s] Saving placement file in separate thread ...
[09/03 00:24:33  18210s] Saving route file in separate thread ...
[09/03 00:24:33  18210s] Saving property file in separate thread ...
[09/03 00:24:33  18210s] Saving property file SAVED/06_route_opt_filler.invs.dat/croc_chip.prop
[09/03 00:24:33  18210s] Saving PG file SAVED/06_route_opt_filler.invs.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Sep  3 00:24:33 2025)
[09/03 00:24:33  18210s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 00:24:33  18210s] Save Adaptive View Pruning View Names to Binary file
[09/03 00:24:33  18210s] *** Completed savePlace (cpu=0:00:00.3 real=0:00:00.0 mem=3114.8M) ***
[09/03 00:24:33  18210s] *** Completed saveProperty (cpu=0:00:00.4 real=0:00:00.0 mem=3114.8M) ***
[09/03 00:24:33  18211s] *** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=3114.8M) ***
[09/03 00:24:33  18211s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:33  18211s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:33  18211s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:34  18211s] *** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=3090.8M) ***
[09/03 00:24:34  18211s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[09/03 00:24:34  18211s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:34  18211s] #Saving pin access data to file SAVED/06_route_opt_filler.invs.dat/croc_chip.apa ...
[09/03 00:24:35  18212s] #
[09/03 00:24:35  18212s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:35  18212s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/03 00:24:36  18212s] % Begin Save power constraints data ... (date=09/03 00:24:35, mem=2190.5M)
[09/03 00:24:36  18212s] % End Save power constraints data ... (date=09/03 00:24:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2190.5M, current mem=2190.5M)
[09/03 00:24:40  18216s] Generated self-contained design 06_route_opt_filler.invs.dat
[09/03 00:24:40  18216s] #% End save design ... (date=09/03 00:24:40, total cpu=0:00:07.4, real=0:00:08.0, peak res=2191.4M, current mem=2191.4M)
[09/03 00:24:40  18216s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 00:24:40  18216s] 
[09/03 00:24:40  18216s] <CMD> defOut -unit 1000 -usedVia -routing output/06_route_opt/croc_chip.def.gz
[09/03 00:24:40  18216s] Writing DEF file 'output/06_route_opt/croc_chip.def.gz', current time is Wed Sep  3 00:24:40 2025 ...
[09/03 00:24:40  18216s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[09/03 00:24:40  18216s] ** NOTE: Created directory path 'output/06_route_opt' for file 'output/06_route_opt/croc_chip.def.gz'.
[09/03 00:24:42  18218s] DEF file 'output/06_route_opt/croc_chip.def.gz' is written, current time is Wed Sep  3 00:24:42 2025 ...
[09/03 00:24:42  18218s] <CMD> saveNetlist output/06_route_opt/croc_chip.v
[09/03 00:24:42  18218s] Writing Netlist "output/06_route_opt/croc_chip.v" ...
[09/03 00:24:42  18218s] <CMD> write_lef_abstract -extractBlockObs -cutObsMinSpacing -specifyTopLayer TopMetal2 -5.8 -extractBlockPGPinLayers {TopMetal1 TopMetal2} output/06_route_opt/croc_chip.lef
[09/03 00:24:42  18218s] invalid command name "76,1"
[09/03 00:25:13  18222s] <CMD> win
[09/03 00:25:15  18222s] <CMD> zoomBox 233.54500 216.86500 1490.44400 1459.87600
[09/03 00:25:16  18222s] <CMD> zoomBox 524.38000 446.26800 1296.27300 1209.63200
[09/03 00:25:16  18222s] <CMD> zoomBox 745.89000 621.57300 1148.82500 1020.05600
[09/03 00:25:16  18222s] <CMD> zoomBox 896.56200 740.81600 1048.53000 891.10500
[09/03 00:25:17  18222s] <CMD> zoomBox 921.88000 760.85300 1031.67700 869.43700
[09/03 00:25:18  18222s] <CMD> fit
[09/03 00:25:23  18223s] <CMD> checkPlace
[09/03 00:25:23  18223s] OPERPROF: Starting checkPlace at level 1, MEM:3049.8M
[09/03 00:25:23  18223s] #spOpts: N=130 
[09/03 00:25:23  18223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3049.8M
[09/03 00:25:24  18223s] Info: 121 insts are soft-fixed.
[09/03 00:25:24  18223s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3049.8M
[09/03 00:25:24  18223s] Core basic site is CoreSite
[09/03 00:25:24  18223s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:25:24  18223s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/03 00:25:24  18223s] SiteArray: use 3,092,480 bytes
[09/03 00:25:24  18223s] SiteArray: current memory after site array memory allocation 3049.8M
[09/03 00:25:24  18223s] SiteArray: FP blocked sites are writable
[09/03 00:25:24  18223s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:25:24  18223s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3049.8M
[09/03 00:25:24  18224s] Process 60003 wires and vias for routing blockage analysis
[09/03 00:25:24  18224s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.278, REAL:0.038, MEM:3049.8M
[09/03 00:25:24  18224s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.487, REAL:0.096, MEM:3049.8M
[09/03 00:25:24  18224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.500, REAL:0.109, MEM:3049.8M
[09/03 00:25:24  18224s] Begin checking placement ... (start mem=3049.8M, init mem=3049.8M)
[09/03 00:25:24  18224s] 
[09/03 00:25:24  18224s] Running CheckPlace using 8 threads!...
[09/03 00:25:24  18225s] 
[09/03 00:25:24  18225s] ...checkPlace MT is done!
[09/03 00:25:24  18225s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3049.8M
[09/03 00:25:24  18225s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.043, REAL:0.044, MEM:3049.8M
[09/03 00:25:24  18225s] Pre-route DRC Violation:	196
[09/03 00:25:24  18225s] *info: Placed = 107774         (Fixed = 8443)
[09/03 00:25:24  18225s] *info: Unplaced = 0           
[09/03 00:25:24  18225s] Placement Density:100.00%(1063714/1063714)
[09/03 00:25:24  18225s] Placement Density (including fixed std cells):100.00%(1080976/1080976)
[09/03 00:25:24  18226s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3049.8M
[09/03 00:25:24  18226s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.033, REAL:0.033, MEM:3049.8M
[09/03 00:25:24  18226s] Finished checkPlace (total: cpu=0:00:02.5, real=0:00:01.0; vio checks: cpu=0:00:01.9, real=0:00:00.0; mem=3049.8M)
[09/03 00:25:24  18226s] OPERPROF: Finished checkPlace at level 1, CPU:2.539, REAL:0.764, MEM:3049.8M
[09/03 00:25:39  18227s] <CMD> zoomBox 125.39100 201.25500 1604.08700 1663.61200
[09/03 00:25:39  18227s] <CMD> zoomBox 422.17200 570.92900 1194.06100 1334.28900
[09/03 00:25:39  18227s] <CMD> zoomBox 547.23700 726.71100 1021.27400 1195.51000
[09/03 00:25:39  18227s] <CMD> zoomBox 664.69900 866.57500 875.03300 1074.58500
[09/03 00:25:40  18228s] <CMD> zoomBox 686.25400 881.21700 865.03900 1058.02600
[09/03 00:25:40  18228s] <CMD> zoomBox 733.38900 913.23200 843.18600 1021.81600
[09/03 00:25:41  18228s] <CMD> zoomBox 767.33000 931.88000 834.75900 998.56400
[09/03 00:25:41  18228s] <CMD> zoomBox 787.98200 943.28400 829.39300 984.23700
[09/03 00:25:41  18228s] <CMD> zoomBox 797.10200 948.32000 827.02300 977.91000
[09/03 00:25:42  18228s] <CMD> zoomBox 800.24300 950.48500 825.67600 975.63700
[09/03 00:25:42  18228s] <CMD> zoomBox 807.11100 955.22000 822.73100 970.66700
[09/03 00:25:42  18228s] <CMD> zoomBox 808.66400 956.38100 821.94100 969.51100
[09/03 00:25:43  18228s] <CMD> zoomBox 807.11100 955.22000 822.73100 970.66700
[09/03 00:25:43  18228s] <CMD> zoomBox 797.62500 948.13100 827.55200 977.72700
[09/03 00:25:44  18228s] <CMD> zoomBox 764.85600 923.64500 844.21000 1002.12200
[09/03 00:25:44  18228s] <CMD> zoomBox 716.68100 887.64700 868.69900 1037.98500
[09/03 00:25:54  18229s] <CMD> verify_drc 0
[09/03 00:25:54  18229s] 
[09/03 00:25:54  18229s] Usage: verify_drc [-help] [-area {x1 y1 x2 y2}] [-check_ndr_spacing {true | false | auto}] [-check_only {all | regular | special | selected_net | cell | default}] [-check_routing_halo]
[09/03 00:25:54  18229s]                   [-check_same_via_cell] [-check_trim_length] [-check_uncolored] [-exclude_pg_net] [-ignore_trial_route] [-layer_range {layer1 [layer2]}] [-limit <max_error>] [-report <file_name>]
[09/03 00:25:54  18229s]                   [-view_window]
[09/03 00:25:54  18229s] 
[09/03 00:25:54  18229s] **ERROR: (IMPTCM-48):	"0" is not a legal option for command "verify_drc". Either the current option or an option prior to it is not specified correctly.

[09/03 00:25:57  18230s] <CMD> verify_drc
[09/03 00:25:57  18230s]  *** Starting Verify DRC (MEM: 3049.8) ***
[09/03 00:25:57  18230s] 
[09/03 00:25:57  18230s]   VERIFY DRC ...... Starting Verification
[09/03 00:25:57  18230s]   VERIFY DRC ...... Initializing
[09/03 00:25:57  18230s]   VERIFY DRC ...... Deleting Existing Violations
[09/03 00:25:57  18230s]   VERIFY DRC ...... Creating Sub-Areas
[09/03 00:25:57  18230s]   VERIFY DRC ...... Using new threading
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {369.920 0.000 554.880 184.960} 3 of 100  Thread : 1
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100  Thread : 4
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100  Thread : 0
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {924.800 0.000 1109.760 184.960} 6 of 100  Thread : 3
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 1
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 0
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 0
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100  Thread : 1
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 4
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 4
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 3
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 3
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 3
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 3
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 3
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 4
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 4
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 4
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 4
[09/03 00:25:57  18230s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 2
[09/03 00:25:57  18231s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 7
[09/03 00:25:57  18231s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 2
[09/03 00:25:57  18231s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 7
[09/03 00:25:57  18232s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 7
[09/03 00:25:57  18232s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 7
[09/03 00:25:57  18233s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 6
[09/03 00:25:57  18233s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 7
[09/03 00:25:57  18233s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 6
[09/03 00:25:57  18233s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 7
[09/03 00:25:57  18233s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 7
[09/03 00:25:57  18233s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 7
[09/03 00:25:57  18233s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 5
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 7
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 5
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 0
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 2
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 5
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 5
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 6
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 7
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 7
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100  Thread : 7
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 7
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 5
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 7
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 5
[09/03 00:25:57  18234s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 5
[09/03 00:25:57  18235s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:25:57  18235s]  VERIFY DRC ...... Thread : 3 finished.
[09/03 00:25:57  18235s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:25:57  18235s]  VERIFY DRC ...... Thread : 1 finished.
[09/03 00:25:57  18235s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:25:57  18235s]  VERIFY DRC ...... Thread : 0 finished.
[09/03 00:25:58  18236s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:25:58  18236s]  VERIFY DRC ...... Thread : 2 finished.
[09/03 00:25:58  18236s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:25:58  18236s]  VERIFY DRC ...... Thread : 4 finished.
[09/03 00:25:58  18236s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:25:58  18236s]  VERIFY DRC ...... Thread : 6 finished.
[09/03 00:25:58  18236s] 
[09/03 00:25:58  18236s]   Verification Complete : 1000 Viols.
[09/03 00:25:58  18236s] 
[09/03 00:25:58  18236s]  Violation Summary By Layer and Type:
[09/03 00:25:58  18236s] 
[09/03 00:25:58  18236s] 	         MetSpc    Short   Totals
[09/03 00:25:58  18236s] 	Metal1      894        0      894
[09/03 00:25:58  18236s] 	Metal2       44       29       73
[09/03 00:25:58  18236s] 	Metal3        4       25       29
[09/03 00:25:58  18236s] 	Metal4        0        4        4
[09/03 00:25:58  18236s] 	Totals      942       58     1000
[09/03 00:25:58  18236s] 
[09/03 00:25:58  18236s]  *** End Verify DRC (CPU: 0:00:06.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[09/03 00:25:58  18236s] 
[09/03 00:26:07  18237s] <CMD> ecoRoute
[09/03 00:26:07  18237s] ### Time Record (ecoRoute) is installed.
[09/03 00:26:07  18237s] **INFO: User settings:
[09/03 00:26:07  18237s] setNanoRouteMode -drouteAntennaFactor               1
[09/03 00:26:07  18237s] setNanoRouteMode -droutePostRouteSpreadWire         auto
[09/03 00:26:07  18237s] setNanoRouteMode -drouteStartIteration              0
[09/03 00:26:07  18237s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[09/03 00:26:07  18237s] setNanoRouteMode -routeAntennaCellName              sky130_fd_sc_hd__diode_2
[09/03 00:26:07  18237s] setNanoRouteMode -routeExpAdvancedPinAccess         2
[09/03 00:26:07  18237s] setNanoRouteMode -routeInsertAntennaDiode           true
[09/03 00:26:07  18237s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[09/03 00:26:07  18237s] setNanoRouteMode -routeWithSiDriven                 true
[09/03 00:26:07  18237s] setNanoRouteMode -routeWithSiPostRouteFix           false
[09/03 00:26:07  18237s] setNanoRouteMode -routeWithTimingDriven             true
[09/03 00:26:07  18237s] setNanoRouteMode -timingEngine                      {}
[09/03 00:26:07  18237s] setDesignMode -bottomRoutingLayer                   Metal2
[09/03 00:26:07  18237s] setDesignMode -congEffort                           high
[09/03 00:26:07  18237s] setDesignMode -flowEffort                           standard
[09/03 00:26:07  18237s] setDesignMode -process                              130
[09/03 00:26:07  18237s] setDesignMode -topRoutingLayer                      Metal4
[09/03 00:26:07  18237s] 
[09/03 00:26:07  18237s] #% Begin globalDetailRoute (date=09/03 00:26:07, mem=2199.0M)
[09/03 00:26:07  18237s] 
[09/03 00:26:07  18237s] globalDetailRoute
[09/03 00:26:07  18237s] 
[09/03 00:26:07  18237s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[09/03 00:26:07  18237s] ### Time Record (globalDetailRoute) is installed.
[09/03 00:26:07  18237s] #Start globalDetailRoute on Wed Sep  3 00:26:07 2025
[09/03 00:26:07  18237s] #
[09/03 00:26:07  18237s] ### Time Record (Pre Callback) is installed.
[09/03 00:26:07  18237s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_q7ZbyB.rcdb.d': 45047 access done (mem: 3049.750M)
[09/03 00:26:07  18237s] ### Time Record (Pre Callback) is uninstalled.
[09/03 00:26:07  18237s] ### Time Record (DB Import) is installed.
[09/03 00:26:07  18237s] ### Time Record (Timing Data Generation) is installed.
[09/03 00:26:07  18237s] ### Time Record (Timing Data Generation) is uninstalled.
[09/03 00:26:08  18238s] LayerId::1 widthSet size::1
[09/03 00:26:08  18238s] LayerId::2 widthSet size::3
[09/03 00:26:08  18238s] LayerId::3 widthSet size::3
[09/03 00:26:08  18238s] LayerId::4 widthSet size::3
[09/03 00:26:08  18238s] LayerId::5 widthSet size::3
[09/03 00:26:08  18238s] LayerId::6 widthSet size::1
[09/03 00:26:08  18238s] LayerId::7 widthSet size::1
[09/03 00:26:08  18238s] Initializing multi-corner resistance tables ...
[09/03 00:26:08  18238s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/03 00:26:09  18238s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/03 00:26:09  18238s] #To increase the message display limit, refer to the product command reference manual.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/03 00:26:09  18238s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/03 00:26:09  18238s] #To increase the message display limit, refer to the product command reference manual.
[09/03 00:26:09  18239s] ### Net info: total nets: 51233
[09/03 00:26:09  18239s] ### Net info: dirty nets: 0
[09/03 00:26:09  18239s] ### Net info: marked as disconnected nets: 0
[09/03 00:26:09  18240s] #num needed restored net=48
[09/03 00:26:09  18240s] #need_extraction net=48 (total=51233)
[09/03 00:26:09  18240s] ### Net info: fully routed nets: 44999
[09/03 00:26:09  18240s] ### Net info: trivial (< 2 pins) nets: 6234
[09/03 00:26:09  18240s] ### Net info: unrouted nets: 0
[09/03 00:26:09  18240s] ### Net info: re-extraction nets: 0
[09/03 00:26:09  18240s] ### Net info: ignored nets: 0
[09/03 00:26:09  18240s] ### Net info: skip routing nets: 48
[09/03 00:26:09  18240s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:26:09  18240s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:26:09  18240s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:26:09  18240s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:26:09  18240s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:26:09  18240s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/03 00:26:09  18241s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/03 00:26:09  18241s] #To increase the message display limit, refer to the product command reference manual.
[09/03 00:26:09  18241s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/03 00:26:10  18241s] #Processed 55279 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/03 00:26:10  18241s] #(55279 insts marked dirty, reset pre-exisiting dirty flag on 55279 insts, 2 nets marked need extraction)
[09/03 00:26:10  18241s] ### import design signature (265): route=71798829 flt_obj=0 vio=2143930405 swire=282492057 shield_wire=1 net_attr=1228170725 dirty_area=756432284, del_dirty_area=0 cell=240579776 placement=1300692156 pin_access=1341894652
[09/03 00:26:10  18242s] ### Time Record (DB Import) is uninstalled.
[09/03 00:26:10  18242s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/03 00:26:10  18242s] #RTESIG:78da8d924f6b023110c57beea718a2070bd5e6afd9bd162c14a42dd2f61aa29bb562ba91
[09/03 00:26:10  18242s] #       4df6e0b76faa142ae88e39ed23bfbc79b33383e1e76c0184d309a3e31da5d2307859f0fc
[09/03 00:26:10  18242s] #       c1c49872211f3835f9eae391dc0e86af6fef4202b15d0a00bb10935959ef9776b525308a
[09/03 00:26:10  18242s] #       a9dd34eb7be8a26b21ba94b2ba3b3e520252db39182d43f0e70905e417c93ec9b58d6df7
[09/03 00:26:10  18242s] #       6731ad3023c60b60137a3830aa7db0e97cc1521d1be94f3ecd767f585f30c6448946139a
[09/03 00:26:10  18242s] #       426d7dec85241738a4180512b77b26a8a92b1357e6ab32a6da84ca19dedf11534ae78163
[09/03 00:26:10  18242s] #       50297281649bcab655665dd37d5f22f34634a17108a5d1dfa36509e4e9793e9f2d90747a
[09/03 00:26:10  18242s] #       4a71b7bc2b24ae995873536fbccf8bfd5ff113254f548195d7537c443a774c0e14e25648
[09/03 00:26:10  18242s] #       7ca90b25af60ae4855287c0e45c9805c0c7df303343b49f2
[09/03 00:26:10  18242s] #
[09/03 00:26:10  18242s] #Skip comparing routing design signature in db-snapshot flow
[09/03 00:26:10  18242s] ### Time Record (Data Preparation) is installed.
[09/03 00:26:10  18242s] #RTESIG:78da8d934d6b023110867beeaf18a2070bd5e6d3ec5e0b160ad216697b0dd1cd5a31ddc8
[09/03 00:26:10  18242s] #       267bf0df37550a1574c73d65c89379dff9d8c1f073b600c2e984d1f18e526918bc2c783e
[09/03 00:26:10  18242s] #       3031a65cc8074e4dbefa7824b783e1ebdbbb90406c9702c02ec46456d6fba55d6d098c62
[09/03 00:26:10  18242s] #       6a37cdfa1ebae85a882ea51cdd1d1f2901a9ed1c8c9621f8f38402f28be43cc9b58d6df7
[09/03 00:26:10  18242s] #       6731adb0448c17c026f4f0c1a8f6c1a6f382a53a16d2ef7c9ad3fd617dc61813256a4d68
[09/03 00:26:10  18242s] #       0ab5f5b117925ce090621448dcee99a0a6ae4c5c99afca986a132a67787f454c299d078e
[09/03 00:26:10  18242s] #       41a5c802c936956dabccbaa6fbbe44e68d6842e3104aa3ed39f4fa503a624ecb12c8d3f3
[09/03 00:26:10  18242s] #       7c3e5b60e494a2b23a2f15896b26d6dcd41beff31ff03fe227913c890a4c5e4ff159eadc
[09/03 00:26:10  18242s] #       9aabca2e24befd8592573057b82a143eb0a264402e9abef901118d56a7
[09/03 00:26:10  18242s] #
[09/03 00:26:10  18242s] ### Time Record (Data Preparation) is uninstalled.
[09/03 00:26:10  18242s] #Using multithreading with 8 threads.
[09/03 00:26:10  18242s] ### Time Record (Data Preparation) is installed.
[09/03 00:26:10  18242s] #Start routing data preparation on Wed Sep  3 00:26:10 2025
[09/03 00:26:10  18242s] #
[09/03 00:26:10  18242s] #Minimum voltage of a net in the design = 0.000.
[09/03 00:26:10  18242s] #Maximum voltage of a net in the design = 1.320.
[09/03 00:26:10  18242s] #Voltage range [0.000 - 1.320] has 51231 nets.
[09/03 00:26:10  18242s] #Voltage range [1.080 - 1.320] has 1 net.
[09/03 00:26:10  18242s] #Voltage range [0.000 - 0.000] has 1 net.
[09/03 00:26:10  18242s] ### Time Record (Cell Pin Access) is installed.
[09/03 00:26:11  18243s] ### Time Record (Cell Pin Access) is uninstalled.
[09/03 00:26:12  18244s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/03 00:26:12  18244s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/03 00:26:12  18244s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/03 00:26:12  18244s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/03 00:26:12  18244s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/03 00:26:12  18244s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/03 00:26:12  18244s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/03 00:26:12  18244s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/03 00:26:12  18244s] #Monitoring time of adding inner blkg by smac
[09/03 00:26:12  18244s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2194.95 (MB), peak = 4428.95 (MB)
[09/03 00:26:13  18245s] #Regenerating Ggrids automatically.
[09/03 00:26:13  18245s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/03 00:26:13  18245s] #Using automatically generated G-grids.
[09/03 00:26:13  18245s] #Done routing data preparation.
[09/03 00:26:13  18245s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2393.14 (MB), peak = 4428.95 (MB)
[09/03 00:26:13  18246s] #Start instance access analysis using 8 threads...
[09/03 00:26:13  18246s] ### Time Record (Instance Pin Access) is installed.
[09/03 00:26:14  18246s] #0 instance pins are hard to access
[09/03 00:26:14  18246s] #Instance access analysis statistics:
[09/03 00:26:14  18246s] #Cpu time = 00:00:01
[09/03 00:26:14  18246s] #Elapsed time = 00:00:01
[09/03 00:26:14  18246s] #Increased memory = 4.32 (MB)
[09/03 00:26:14  18246s] #Total memory = 2397.46 (MB)
[09/03 00:26:14  18246s] #Peak memory = 4428.95 (MB)
[09/03 00:26:14  18246s] ### Time Record (Instance Pin Access) is uninstalled.
[09/03 00:26:14  18247s] #WARNING (NRGR-8) Clock net clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk_i bottom preferred routing layer as 1.
[09/03 00:26:14  18247s] #WARNING (NRGR-8) Clock net jtag_tck_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net jtag_tck_i bottom preferred routing layer as 1.
[09/03 00:26:14  18247s] #WARNING (NRGR-8) Clock net ref_clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net ref_clk_i bottom preferred routing layer as 1.
[09/03 00:26:14  18247s] #
[09/03 00:26:14  18247s] #Finished routing data preparation on Wed Sep  3 00:26:14 2025
[09/03 00:26:14  18247s] #
[09/03 00:26:14  18247s] #Cpu time = 00:00:05
[09/03 00:26:14  18247s] #Elapsed time = 00:00:04
[09/03 00:26:14  18247s] #Increased memory = 208.19 (MB)
[09/03 00:26:14  18247s] #Total memory = 2397.46 (MB)
[09/03 00:26:14  18247s] #Peak memory = 4428.95 (MB)
[09/03 00:26:14  18247s] #
[09/03 00:26:14  18247s] ### Time Record (Data Preparation) is uninstalled.
[09/03 00:26:14  18247s] ### Time Record (Global Routing) is installed.
[09/03 00:26:14  18247s] #
[09/03 00:26:14  18247s] #Start global routing on Wed Sep  3 00:26:14 2025
[09/03 00:26:14  18247s] #
[09/03 00:26:14  18247s] #
[09/03 00:26:14  18247s] #Start global routing initialization on Wed Sep  3 00:26:14 2025
[09/03 00:26:14  18247s] #
[09/03 00:26:14  18247s] #WARNING (NRGR-22) Design is already detail routed.
[09/03 00:26:14  18247s] ### Time Record (Global Routing) is uninstalled.
[09/03 00:26:14  18247s] ### Time Record (Data Preparation) is installed.
[09/03 00:26:14  18247s] ### Time Record (Data Preparation) is uninstalled.
[09/03 00:26:15  18247s] ### track-assign external-init starts on Wed Sep  3 00:26:15 2025 with memory = 2397.46 (MB), peak = 4428.95 (MB)
[09/03 00:26:15  18247s] ### Time Record (Track Assignment) is installed.
[09/03 00:26:15  18248s] ### Time Record (Track Assignment) is uninstalled.
[09/03 00:26:15  18248s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.3 GB --1.36 [8]--
[09/03 00:26:16  18249s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/03 00:26:16  18249s] #Cpu time = 00:00:07
[09/03 00:26:16  18249s] #Elapsed time = 00:00:06
[09/03 00:26:16  18249s] #Increased memory = 208.41 (MB)
[09/03 00:26:16  18249s] #Total memory = 2397.46 (MB)
[09/03 00:26:16  18249s] #Peak memory = 4428.95 (MB)
[09/03 00:26:16  18249s] #Using multithreading with 8 threads.
[09/03 00:26:16  18249s] ### Time Record (Detail Routing) is installed.
[09/03 00:26:16  18250s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/03 00:26:21  18255s] #
[09/03 00:26:21  18255s] #Start Detail Routing..
[09/03 00:26:21  18255s] #start initial detail routing ...
[09/03 00:26:22  18256s] ### Design has 0 dirty nets, 55279 dirty-areas)
[09/03 00:26:28  18309s] # ECO: 39.0% of the total area was rechecked for DRC, and 0.0% required routing.
[09/03 00:26:29  18309s] #   number of violations = 324
[09/03 00:26:29  18309s] #
[09/03 00:26:29  18309s] #    By Layer and Type :
[09/03 00:26:29  18309s] #	         MetSpc    Short   Totals
[09/03 00:26:29  18309s] #	Metal1        0        0        0
[09/03 00:26:29  18309s] #	Metal2       88      100      188
[09/03 00:26:29  18309s] #	Metal3        9       96      105
[09/03 00:26:29  18309s] #	Metal4        0       31       31
[09/03 00:26:29  18309s] #	Totals       97      227      324
[09/03 00:26:29  18309s] #55279 out of 107838 instances (51.3%) need to be verified(marked ipoed), dirty area = 13.4%.
[09/03 00:26:29  18309s] #1.3% of the total area is being checked for drcs
[09/03 00:26:29  18310s] #1.3% of the total area was checked
[09/03 00:26:29  18310s] #   number of violations = 324
[09/03 00:26:29  18310s] #
[09/03 00:26:29  18310s] #    By Layer and Type :
[09/03 00:26:29  18310s] #	         MetSpc    Short   Totals
[09/03 00:26:29  18310s] #	Metal1        0        0        0
[09/03 00:26:29  18310s] #	Metal2       88      100      188
[09/03 00:26:29  18310s] #	Metal3        9       96      105
[09/03 00:26:29  18310s] #	Metal4        0       31       31
[09/03 00:26:29  18310s] #	Totals       97      227      324
[09/03 00:26:29  18310s] #cpu time = 00:00:55, elapsed time = 00:00:08, memory = 2456.45 (MB), peak = 4428.95 (MB)
[09/03 00:26:29  18312s] #start 1st optimization iteration ...
[09/03 00:26:36  18326s] #   number of violations = 284
[09/03 00:26:36  18326s] #
[09/03 00:26:36  18326s] #    By Layer and Type :
[09/03 00:26:36  18326s] #	         MetSpc    Short   Totals
[09/03 00:26:36  18326s] #	Metal1        0        0        0
[09/03 00:26:36  18326s] #	Metal2       84       89      173
[09/03 00:26:36  18326s] #	Metal3        4       92       96
[09/03 00:26:36  18326s] #	Metal4        0       15       15
[09/03 00:26:36  18326s] #	Totals       88      196      284
[09/03 00:26:36  18326s] #    number of process antenna violations = 58
[09/03 00:26:36  18326s] #cpu time = 00:00:14, elapsed time = 00:00:07, memory = 2460.21 (MB), peak = 4428.95 (MB)
[09/03 00:26:37  18326s] #start 2nd optimization iteration ...
[09/03 00:26:45  18343s] #   number of violations = 287
[09/03 00:26:45  18343s] #
[09/03 00:26:45  18343s] #    By Layer and Type :
[09/03 00:26:45  18343s] #	         MetSpc    Short      Mar   Totals
[09/03 00:26:45  18343s] #	Metal1        0        0        0        0
[09/03 00:26:45  18343s] #	Metal2       84       82        0      166
[09/03 00:26:45  18343s] #	Metal3        7       80        1       88
[09/03 00:26:45  18343s] #	Metal4        0       33        0       33
[09/03 00:26:45  18343s] #	Totals       91      195        1      287
[09/03 00:26:45  18343s] #    number of process antenna violations = 58
[09/03 00:26:45  18343s] #cpu time = 00:00:17, elapsed time = 00:00:09, memory = 2462.94 (MB), peak = 4428.95 (MB)
[09/03 00:26:45  18343s] #start 3rd optimization iteration ...
[09/03 00:26:53  18364s] #   number of violations = 200
[09/03 00:26:53  18364s] #
[09/03 00:26:53  18364s] #    By Layer and Type :
[09/03 00:26:53  18364s] #	         MetSpc    Short      Mar   Totals
[09/03 00:26:53  18364s] #	Metal1        0        0        0        0
[09/03 00:26:53  18364s] #	Metal2        3       86        0       89
[09/03 00:26:53  18364s] #	Metal3       11       76        1       88
[09/03 00:26:53  18364s] #	Metal4        0       23        0       23
[09/03 00:26:53  18364s] #	Totals       14      185        1      200
[09/03 00:26:53  18364s] #    number of process antenna violations = 58
[09/03 00:26:53  18364s] #cpu time = 00:00:21, elapsed time = 00:00:08, memory = 2460.66 (MB), peak = 4428.95 (MB)
[09/03 00:26:53  18364s] #start 4th optimization iteration ...
[09/03 00:27:04  18388s] #   number of violations = 225
[09/03 00:27:04  18388s] #
[09/03 00:27:04  18388s] #    By Layer and Type :
[09/03 00:27:04  18388s] #	         MetSpc    Short      Mar   Totals
[09/03 00:27:04  18388s] #	Metal1        0        0        0        0
[09/03 00:27:04  18388s] #	Metal2        3       88        0       91
[09/03 00:27:04  18388s] #	Metal3        9       79        2       90
[09/03 00:27:04  18388s] #	Metal4        0       44        0       44
[09/03 00:27:04  18388s] #	Totals       12      211        2      225
[09/03 00:27:04  18388s] #    number of process antenna violations = 58
[09/03 00:27:04  18388s] #cpu time = 00:00:23, elapsed time = 00:00:11, memory = 2462.60 (MB), peak = 4428.95 (MB)
[09/03 00:27:04  18388s] #start 5th optimization iteration ...
[09/03 00:27:16  18412s] #   number of violations = 210
[09/03 00:27:16  18412s] #
[09/03 00:27:16  18412s] #    By Layer and Type :
[09/03 00:27:16  18412s] #	         MetSpc    Short      Mar   Totals
[09/03 00:27:16  18412s] #	Metal1        0        0        0        0
[09/03 00:27:16  18412s] #	Metal2        2       92        0       94
[09/03 00:27:16  18412s] #	Metal3       10       84        2       96
[09/03 00:27:16  18412s] #	Metal4        0       20        0       20
[09/03 00:27:16  18412s] #	Totals       12      196        2      210
[09/03 00:27:16  18412s] #    number of process antenna violations = 58
[09/03 00:27:16  18412s] #cpu time = 00:00:24, elapsed time = 00:00:12, memory = 2460.65 (MB), peak = 4428.95 (MB)
[09/03 00:27:16  18413s] #start 6th optimization iteration ...
[09/03 00:27:36  18449s] #   number of violations = 194
[09/03 00:27:36  18449s] #
[09/03 00:27:36  18449s] #    By Layer and Type :
[09/03 00:27:36  18449s] #	         MetSpc    Short      Mar   Totals
[09/03 00:27:36  18449s] #	Metal1        0        0        0        0
[09/03 00:27:36  18449s] #	Metal2        2       92        0       94
[09/03 00:27:36  18449s] #	Metal3        9       66        1       76
[09/03 00:27:36  18449s] #	Metal4        1       23        0       24
[09/03 00:27:36  18449s] #	Totals       12      181        1      194
[09/03 00:27:36  18449s] #    number of process antenna violations = 58
[09/03 00:27:36  18449s] #cpu time = 00:00:36, elapsed time = 00:00:20, memory = 2462.20 (MB), peak = 4428.95 (MB)
[09/03 00:27:36  18449s] #start 7th optimization iteration ...
[09/03 00:27:44  18464s] #   number of violations = 192
[09/03 00:27:44  18464s] #
[09/03 00:27:44  18464s] #    By Layer and Type :
[09/03 00:27:44  18464s] #	         MetSpc    Short   CShort   Totals
[09/03 00:27:44  18464s] #	Metal1        0        0        0        0
[09/03 00:27:44  18464s] #	Metal2        1       90        0       91
[09/03 00:27:44  18464s] #	Metal3       10       72        1       83
[09/03 00:27:44  18464s] #	Metal4        0       18        0       18
[09/03 00:27:44  18464s] #	Totals       11      180        1      192
[09/03 00:27:44  18464s] #    number of process antenna violations = 58
[09/03 00:27:44  18464s] #cpu time = 00:00:15, elapsed time = 00:00:08, memory = 2462.95 (MB), peak = 4428.95 (MB)
[09/03 00:27:44  18464s] #start 8th optimization iteration ...
[09/03 00:27:53  18481s] #   number of violations = 195
[09/03 00:27:53  18481s] #
[09/03 00:27:53  18481s] #    By Layer and Type :
[09/03 00:27:53  18481s] #	         MetSpc    Short   Totals
[09/03 00:27:53  18481s] #	Metal1        0        0        0
[09/03 00:27:53  18481s] #	Metal2        2       92       94
[09/03 00:27:53  18481s] #	Metal3       11       70       81
[09/03 00:27:53  18481s] #	Metal4        0       20       20
[09/03 00:27:53  18481s] #	Totals       13      182      195
[09/03 00:27:53  18481s] #    number of process antenna violations = 58
[09/03 00:27:53  18481s] #cpu time = 00:00:18, elapsed time = 00:00:09, memory = 2461.41 (MB), peak = 4428.95 (MB)
[09/03 00:27:53  18482s] #start 9th optimization iteration ...
[09/03 00:28:01  18496s] #   number of violations = 207
[09/03 00:28:01  18496s] #
[09/03 00:28:01  18496s] #    By Layer and Type :
[09/03 00:28:01  18496s] #	         MetSpc    Short   Totals
[09/03 00:28:01  18496s] #	Metal1        0        0        0
[09/03 00:28:01  18496s] #	Metal2        3       92       95
[09/03 00:28:01  18496s] #	Metal3        9       83       92
[09/03 00:28:01  18496s] #	Metal4        0       20       20
[09/03 00:28:01  18496s] #	Totals       12      195      207
[09/03 00:28:01  18496s] #    number of process antenna violations = 58
[09/03 00:28:01  18496s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 2460.28 (MB), peak = 4428.95 (MB)
[09/03 00:28:01  18496s] #start 10th optimization iteration ...
[09/03 00:28:11  18515s] #   number of violations = 194
[09/03 00:28:11  18515s] #
[09/03 00:28:11  18515s] #    By Layer and Type :
[09/03 00:28:11  18515s] #	         MetSpc    Short      Mar   Totals
[09/03 00:28:11  18515s] #	Metal1        0        0        0        0
[09/03 00:28:11  18515s] #	Metal2        1       90        0       91
[09/03 00:28:11  18515s] #	Metal3        7       73        1       81
[09/03 00:28:11  18515s] #	Metal4        1       21        0       22
[09/03 00:28:11  18515s] #	Totals        9      184        1      194
[09/03 00:28:11  18515s] #    number of process antenna violations = 58
[09/03 00:28:11  18515s] #cpu time = 00:00:19, elapsed time = 00:00:11, memory = 2455.94 (MB), peak = 4428.95 (MB)
[09/03 00:28:11  18515s] #start 11th optimization iteration ...
[09/03 00:28:29  18547s] #   number of violations = 205
[09/03 00:28:29  18547s] #
[09/03 00:28:29  18547s] #    By Layer and Type :
[09/03 00:28:29  18547s] #	         MetSpc    Short   CShort      Mar   Totals
[09/03 00:28:29  18547s] #	Metal1        0        0        0        0        0
[09/03 00:28:29  18547s] #	Metal2        1       91        0        0       92
[09/03 00:28:29  18547s] #	Metal3        6       78        1        1       86
[09/03 00:28:29  18547s] #	Metal4        0       27        0        0       27
[09/03 00:28:29  18547s] #	Totals        7      196        1        1      205
[09/03 00:28:29  18547s] #    number of process antenna violations = 58
[09/03 00:28:29  18547s] #cpu time = 00:00:32, elapsed time = 00:00:17, memory = 2458.55 (MB), peak = 4428.95 (MB)
[09/03 00:28:29  18548s] #start 12th optimization iteration ...
[09/03 00:28:49  18582s] #   number of violations = 216
[09/03 00:28:49  18582s] #
[09/03 00:28:49  18582s] #    By Layer and Type :
[09/03 00:28:49  18582s] #	         MetSpc    Short   Totals
[09/03 00:28:49  18582s] #	Metal1        0        0        0
[09/03 00:28:49  18582s] #	Metal2        1       84       85
[09/03 00:28:49  18582s] #	Metal3       13       77       90
[09/03 00:28:49  18582s] #	Metal4        1       40       41
[09/03 00:28:49  18582s] #	Totals       15      201      216
[09/03 00:28:49  18582s] #    number of process antenna violations = 58
[09/03 00:28:49  18582s] #cpu time = 00:00:35, elapsed time = 00:00:20, memory = 2461.09 (MB), peak = 4428.95 (MB)
[09/03 00:28:49  18582s] #start 13th optimization iteration ...
[09/03 00:28:59  18605s] #   number of violations = 190
[09/03 00:28:59  18605s] #
[09/03 00:28:59  18605s] #    By Layer and Type :
[09/03 00:28:59  18605s] #	         MetSpc    Short      Mar   Totals
[09/03 00:28:59  18605s] #	Metal1        0        0        0        0
[09/03 00:28:59  18605s] #	Metal2        2       85        0       87
[09/03 00:28:59  18605s] #	Metal3        9       70        1       80
[09/03 00:28:59  18605s] #	Metal4        0       23        0       23
[09/03 00:28:59  18605s] #	Totals       11      178        1      190
[09/03 00:28:59  18605s] #    number of process antenna violations = 58
[09/03 00:28:59  18605s] #cpu time = 00:00:23, elapsed time = 00:00:10, memory = 2461.32 (MB), peak = 4428.95 (MB)
[09/03 00:28:59  18605s] #start 14th optimization iteration ...
[09/03 00:29:09  18626s] #   number of violations = 191
[09/03 00:29:09  18626s] #
[09/03 00:29:09  18626s] #    By Layer and Type :
[09/03 00:29:09  18626s] #	         MetSpc    Short      Mar   Totals
[09/03 00:29:09  18626s] #	Metal1        0        0        0        0
[09/03 00:29:09  18626s] #	Metal2        1       87        0       88
[09/03 00:29:09  18626s] #	Metal3        9       71        2       82
[09/03 00:29:09  18626s] #	Metal4        1       20        0       21
[09/03 00:29:09  18626s] #	Totals       11      178        2      191
[09/03 00:29:09  18626s] #    number of process antenna violations = 58
[09/03 00:29:09  18626s] #cpu time = 00:00:21, elapsed time = 00:00:10, memory = 2461.79 (MB), peak = 4428.95 (MB)
[09/03 00:29:09  18626s] #start 15th optimization iteration ...
[09/03 00:29:17  18643s] #   number of violations = 192
[09/03 00:29:17  18643s] #
[09/03 00:29:17  18643s] #    By Layer and Type :
[09/03 00:29:17  18643s] #	         MetSpc    Short      Mar   Totals
[09/03 00:29:17  18643s] #	Metal1        0        0        0        0
[09/03 00:29:17  18643s] #	Metal2        1       92        0       93
[09/03 00:29:17  18643s] #	Metal3        7       73        1       81
[09/03 00:29:17  18643s] #	Metal4        0       18        0       18
[09/03 00:29:17  18643s] #	Totals        8      183        1      192
[09/03 00:29:17  18643s] #    number of process antenna violations = 58
[09/03 00:29:17  18643s] #cpu time = 00:00:17, elapsed time = 00:00:08, memory = 2459.91 (MB), peak = 4428.95 (MB)
[09/03 00:29:18  18643s] #start 16th optimization iteration ...
[09/03 00:29:34  18675s] #   number of violations = 192
[09/03 00:29:34  18675s] #
[09/03 00:29:34  18675s] #    By Layer and Type :
[09/03 00:29:34  18675s] #	         MetSpc    Short      Mar   Totals
[09/03 00:29:34  18675s] #	Metal1        0        0        0        0
[09/03 00:29:34  18675s] #	Metal2        2       91        0       93
[09/03 00:29:34  18675s] #	Metal3        5       79        1       85
[09/03 00:29:34  18675s] #	Metal4        1       13        0       14
[09/03 00:29:34  18675s] #	Totals        8      183        1      192
[09/03 00:29:34  18675s] #    number of process antenna violations = 58
[09/03 00:29:34  18675s] #cpu time = 00:00:32, elapsed time = 00:00:16, memory = 2461.43 (MB), peak = 4428.95 (MB)
[09/03 00:29:34  18676s] #start 17th optimization iteration ...
[09/03 00:29:47  18701s] #   number of violations = 199
[09/03 00:29:47  18701s] #
[09/03 00:29:47  18701s] #    By Layer and Type :
[09/03 00:29:47  18701s] #	         MetSpc    Short   AdjCut   Totals
[09/03 00:29:47  18701s] #	Metal1        0        0        0        0
[09/03 00:29:47  18701s] #	Metal2        3       88        1       92
[09/03 00:29:47  18701s] #	Metal3        7       81        0       88
[09/03 00:29:47  18701s] #	Metal4        1       18        0       19
[09/03 00:29:47  18701s] #	Totals       11      187        1      199
[09/03 00:29:47  18701s] #    number of process antenna violations = 58
[09/03 00:29:47  18701s] #cpu time = 00:00:26, elapsed time = 00:00:13, memory = 2462.20 (MB), peak = 4428.95 (MB)
[09/03 00:29:47  18701s] #start 18th optimization iteration ...
[09/03 00:30:10  18745s] #   number of violations = 178
[09/03 00:30:10  18745s] #
[09/03 00:30:10  18745s] #    By Layer and Type :
[09/03 00:30:10  18745s] #	         MetSpc    Short      Mar   Totals
[09/03 00:30:10  18745s] #	Metal1        0        0        0        0
[09/03 00:30:10  18745s] #	Metal2        2       86        0       88
[09/03 00:30:10  18745s] #	Metal3        9       62        5       76
[09/03 00:30:10  18745s] #	Metal4        0       14        0       14
[09/03 00:30:10  18745s] #	Totals       11      162        5      178
[09/03 00:30:10  18745s] #    number of process antenna violations = 58
[09/03 00:30:10  18745s] #cpu time = 00:00:44, elapsed time = 00:00:23, memory = 2461.93 (MB), peak = 4428.95 (MB)
[09/03 00:30:10  18745s] #start 19th optimization iteration ...
[09/03 00:30:20  18765s] #   number of violations = 188
[09/03 00:30:20  18765s] #
[09/03 00:30:20  18765s] #    By Layer and Type :
[09/03 00:30:20  18765s] #	         MetSpc    Short   Totals
[09/03 00:30:20  18765s] #	Metal1        0        0        0
[09/03 00:30:20  18765s] #	Metal2        1       74       75
[09/03 00:30:20  18765s] #	Metal3        8       74       82
[09/03 00:30:20  18765s] #	Metal4        2       29       31
[09/03 00:30:20  18765s] #	Totals       11      177      188
[09/03 00:30:20  18765s] #    number of process antenna violations = 58
[09/03 00:30:20  18765s] #cpu time = 00:00:20, elapsed time = 00:00:10, memory = 2460.96 (MB), peak = 4428.95 (MB)
[09/03 00:30:20  18765s] #start 20th optimization iteration ...
[09/03 00:30:31  18785s] #   number of violations = 193
[09/03 00:30:31  18785s] #
[09/03 00:30:31  18785s] #    By Layer and Type :
[09/03 00:30:31  18785s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/03 00:30:31  18785s] #	Metal1        0        0        0        0        0
[09/03 00:30:31  18785s] #	Metal2        1       75        0        1       77
[09/03 00:30:31  18785s] #	Metal3        8       75        2        0       85
[09/03 00:30:31  18785s] #	Metal4        2       29        0        0       31
[09/03 00:30:31  18785s] #	Totals       11      179        2        1      193
[09/03 00:30:31  18785s] #    number of process antenna violations = 58
[09/03 00:30:31  18785s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2459.95 (MB), peak = 4428.95 (MB)
[09/03 00:30:31  18785s] #start 21th optimization iteration ...
[09/03 00:30:45  18813s] #   number of violations = 193
[09/03 00:30:45  18813s] #
[09/03 00:30:45  18813s] #    By Layer and Type :
[09/03 00:30:45  18813s] #	         MetSpc    Short      Mar   Totals
[09/03 00:30:45  18813s] #	Metal1        0        0        0        0
[09/03 00:30:45  18813s] #	Metal2        1       74        0       75
[09/03 00:30:45  18813s] #	Metal3        7       79        1       87
[09/03 00:30:45  18813s] #	Metal4        1       30        0       31
[09/03 00:30:45  18813s] #	Totals        9      183        1      193
[09/03 00:30:45  18813s] #    number of process antenna violations = 58
[09/03 00:30:45  18813s] #cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2460.01 (MB), peak = 4428.95 (MB)
[09/03 00:30:45  18814s] #start 22th optimization iteration ...
[09/03 00:30:57  18836s] #   number of violations = 180
[09/03 00:30:57  18836s] #
[09/03 00:30:57  18836s] #    By Layer and Type :
[09/03 00:30:57  18836s] #	         MetSpc    Short      Mar   Totals
[09/03 00:30:57  18836s] #	Metal1        0        0        0        0
[09/03 00:30:57  18836s] #	Metal2        1       74        0       75
[09/03 00:30:57  18836s] #	Metal3        6       76        1       83
[09/03 00:30:57  18836s] #	Metal4        0       22        0       22
[09/03 00:30:57  18836s] #	Totals        7      172        1      180
[09/03 00:30:57  18836s] #    number of process antenna violations = 58
[09/03 00:30:57  18836s] #cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2459.52 (MB), peak = 4428.95 (MB)
[09/03 00:30:57  18836s] #start 23th optimization iteration ...
[09/03 00:31:14  18870s] #   number of violations = 190
[09/03 00:31:14  18870s] #
[09/03 00:31:14  18870s] #    By Layer and Type :
[09/03 00:31:14  18870s] #	         MetSpc    Short      Mar   Totals
[09/03 00:31:14  18870s] #	Metal1        0        0        0        0
[09/03 00:31:14  18870s] #	Metal2        3       76        0       79
[09/03 00:31:14  18870s] #	Metal3        6       80        1       87
[09/03 00:31:14  18870s] #	Metal4        1       23        0       24
[09/03 00:31:14  18870s] #	Totals       10      179        1      190
[09/03 00:31:14  18870s] #    number of process antenna violations = 58
[09/03 00:31:14  18870s] #cpu time = 00:00:34, elapsed time = 00:00:17, memory = 2460.79 (MB), peak = 4428.95 (MB)
[09/03 00:31:14  18870s] #start 24th optimization iteration ...
[09/03 00:31:34  18910s] #   number of violations = 177
[09/03 00:31:34  18910s] #
[09/03 00:31:34  18910s] #    By Layer and Type :
[09/03 00:31:34  18910s] #	         MetSpc    Short   Totals
[09/03 00:31:34  18910s] #	Metal1        0        0        0
[09/03 00:31:34  18910s] #	Metal2        2       86       88
[09/03 00:31:34  18910s] #	Metal3        4       71       75
[09/03 00:31:34  18910s] #	Metal4        2       12       14
[09/03 00:31:34  18910s] #	Totals        8      169      177
[09/03 00:31:34  18910s] #    number of process antenna violations = 58
[09/03 00:31:34  18910s] #cpu time = 00:00:39, elapsed time = 00:00:20, memory = 2462.13 (MB), peak = 4428.95 (MB)
[09/03 00:31:34  18910s] #start 25th optimization iteration ...
[09/03 00:31:45  18929s] #   number of violations = 191
[09/03 00:31:45  18929s] #
[09/03 00:31:45  18929s] #    By Layer and Type :
[09/03 00:31:45  18929s] #	         MetSpc    Short      Mar   Totals
[09/03 00:31:45  18929s] #	Metal1        0        0        0        0
[09/03 00:31:45  18929s] #	Metal2        3       94        0       97
[09/03 00:31:45  18929s] #	Metal3        5       74        1       80
[09/03 00:31:45  18929s] #	Metal4        1       13        0       14
[09/03 00:31:45  18929s] #	Totals        9      181        1      191
[09/03 00:31:45  18929s] #    number of process antenna violations = 58
[09/03 00:31:45  18929s] #cpu time = 00:00:19, elapsed time = 00:00:11, memory = 2462.78 (MB), peak = 4428.95 (MB)
[09/03 00:31:45  18929s] #start 26th optimization iteration ...
[09/03 00:31:56  18954s] #   number of violations = 200
[09/03 00:31:56  18954s] #
[09/03 00:31:56  18954s] #    By Layer and Type :
[09/03 00:31:56  18954s] #	         MetSpc    Short   Totals
[09/03 00:31:56  18954s] #	Metal1        0        0        0
[09/03 00:31:56  18954s] #	Metal2        4       84       88
[09/03 00:31:56  18954s] #	Metal3        8       80       88
[09/03 00:31:56  18954s] #	Metal4        0       24       24
[09/03 00:31:56  18954s] #	Totals       12      188      200
[09/03 00:31:56  18954s] #    number of process antenna violations = 58
[09/03 00:31:56  18954s] #cpu time = 00:00:24, elapsed time = 00:00:11, memory = 2461.37 (MB), peak = 4428.95 (MB)
[09/03 00:31:56  18954s] #start 27th optimization iteration ...
[09/03 00:32:07  18974s] #   number of violations = 208
[09/03 00:32:07  18974s] #
[09/03 00:32:07  18974s] #    By Layer and Type :
[09/03 00:32:07  18974s] #	         MetSpc    Short   Totals
[09/03 00:32:07  18974s] #	Metal1        0        0        0
[09/03 00:32:07  18974s] #	Metal2        3       93       96
[09/03 00:32:07  18974s] #	Metal3        5       87       92
[09/03 00:32:07  18974s] #	Metal4        0       20       20
[09/03 00:32:07  18974s] #	Totals        8      200      208
[09/03 00:32:07  18974s] #    number of process antenna violations = 58
[09/03 00:32:07  18974s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2460.13 (MB), peak = 4428.95 (MB)
[09/03 00:32:07  18974s] #start 28th optimization iteration ...
[09/03 00:32:21  19001s] #   number of violations = 212
[09/03 00:32:21  19001s] #
[09/03 00:32:21  19001s] #    By Layer and Type :
[09/03 00:32:21  19001s] #	         MetSpc    Short   Totals
[09/03 00:32:21  19001s] #	Metal1        0        0        0
[09/03 00:32:21  19001s] #	Metal2        4       82       86
[09/03 00:32:21  19001s] #	Metal3        8       90       98
[09/03 00:32:21  19001s] #	Metal4        0       28       28
[09/03 00:32:21  19001s] #	Totals       12      200      212
[09/03 00:32:21  19001s] #    number of process antenna violations = 58
[09/03 00:32:21  19001s] #cpu time = 00:00:27, elapsed time = 00:00:14, memory = 2459.81 (MB), peak = 4428.95 (MB)
[09/03 00:32:21  19001s] #start 29th optimization iteration ...
[09/03 00:32:41  19037s] #   number of violations = 204
[09/03 00:32:41  19037s] #
[09/03 00:32:41  19037s] #    By Layer and Type :
[09/03 00:32:41  19037s] #	         MetSpc    Short   CShort      Mar   Totals
[09/03 00:32:41  19037s] #	Metal1        0        0        0        0        0
[09/03 00:32:41  19037s] #	Metal2        4       78        1        0       83
[09/03 00:32:41  19037s] #	Metal3        4       86        0        1       91
[09/03 00:32:41  19037s] #	Metal4        1       29        0        0       30
[09/03 00:32:41  19037s] #	Totals        9      193        1        1      204
[09/03 00:32:41  19037s] #    number of process antenna violations = 58
[09/03 00:32:41  19037s] #cpu time = 00:00:36, elapsed time = 00:00:19, memory = 2461.06 (MB), peak = 4428.95 (MB)
[09/03 00:32:41  19037s] #start 30th optimization iteration ...
[09/03 00:33:03  19078s] #   number of violations = 198
[09/03 00:33:03  19078s] #
[09/03 00:33:03  19078s] #    By Layer and Type :
[09/03 00:33:03  19078s] #	         MetSpc    Short   Totals
[09/03 00:33:03  19078s] #	Metal1        0        0        0
[09/03 00:33:03  19078s] #	Metal2        4       90       94
[09/03 00:33:03  19078s] #	Metal3        7       79       86
[09/03 00:33:03  19078s] #	Metal4        1       17       18
[09/03 00:33:03  19078s] #	Totals       12      186      198
[09/03 00:33:03  19078s] #    number of process antenna violations = 58
[09/03 00:33:03  19078s] #cpu time = 00:00:40, elapsed time = 00:00:22, memory = 2460.12 (MB), peak = 4428.95 (MB)
[09/03 00:33:03  19078s] #start 31th optimization iteration ...
[09/03 00:33:19  19110s] #   number of violations = 199
[09/03 00:33:19  19110s] #
[09/03 00:33:19  19110s] #    By Layer and Type :
[09/03 00:33:19  19110s] #	         MetSpc    Short      Mar   Totals
[09/03 00:33:19  19110s] #	Metal1        0        0        0        0
[09/03 00:33:19  19110s] #	Metal2        3       83        0       86
[09/03 00:33:19  19110s] #	Metal3        3       81        2       86
[09/03 00:33:19  19110s] #	Metal4        1       26        0       27
[09/03 00:33:19  19110s] #	Totals        7      190        2      199
[09/03 00:33:19  19110s] #    number of process antenna violations = 58
[09/03 00:33:19  19110s] #cpu time = 00:00:32, elapsed time = 00:00:17, memory = 2462.38 (MB), peak = 4428.95 (MB)
[09/03 00:33:20  19110s] #start 32th optimization iteration ...
[09/03 00:33:35  19137s] #   number of violations = 206
[09/03 00:33:35  19137s] #
[09/03 00:33:35  19137s] #    By Layer and Type :
[09/03 00:33:35  19137s] #	         MetSpc    Short      Mar   Totals
[09/03 00:33:35  19137s] #	Metal1        0        0        0        0
[09/03 00:33:35  19137s] #	Metal2        2       88        0       90
[09/03 00:33:35  19137s] #	Metal3        5       80        1       86
[09/03 00:33:35  19137s] #	Metal4        2       28        0       30
[09/03 00:33:35  19137s] #	Totals        9      196        1      206
[09/03 00:33:35  19137s] #    number of process antenna violations = 58
[09/03 00:33:35  19137s] #cpu time = 00:00:27, elapsed time = 00:00:16, memory = 2462.47 (MB), peak = 4428.95 (MB)
[09/03 00:33:36  19138s] #start 33th optimization iteration ...
[09/03 00:33:53  19173s] #   number of violations = 184
[09/03 00:33:53  19173s] #
[09/03 00:33:53  19173s] #    By Layer and Type :
[09/03 00:33:53  19173s] #	         MetSpc    Short   Totals
[09/03 00:33:53  19173s] #	Metal1        0        0        0
[09/03 00:33:53  19173s] #	Metal2        3       75       78
[09/03 00:33:53  19173s] #	Metal3        4       81       85
[09/03 00:33:53  19173s] #	Metal4        1       20       21
[09/03 00:33:53  19173s] #	Totals        8      176      184
[09/03 00:33:53  19173s] #    number of process antenna violations = 58
[09/03 00:33:53  19173s] #cpu time = 00:00:36, elapsed time = 00:00:18, memory = 2459.50 (MB), peak = 4428.95 (MB)
[09/03 00:33:53  19173s] #start 34th optimization iteration ...
[09/03 00:34:09  19203s] #   number of violations = 186
[09/03 00:34:09  19203s] #
[09/03 00:34:09  19203s] #    By Layer and Type :
[09/03 00:34:09  19203s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/03 00:34:09  19203s] #	Metal1        0        0        0        0        0
[09/03 00:34:09  19203s] #	Metal2        2       76        0        1       79
[09/03 00:34:09  19203s] #	Metal3        6       76        1        0       83
[09/03 00:34:09  19203s] #	Metal4        3       21        0        0       24
[09/03 00:34:09  19203s] #	Totals       11      173        1        1      186
[09/03 00:34:09  19203s] #    number of process antenna violations = 58
[09/03 00:34:09  19203s] #cpu time = 00:00:29, elapsed time = 00:00:16, memory = 2458.07 (MB), peak = 4428.95 (MB)
[09/03 00:34:09  19203s] #start 35th optimization iteration ...
[09/03 00:34:29  19239s] #   number of violations = 232
[09/03 00:34:29  19239s] #
[09/03 00:34:29  19239s] #    By Layer and Type :
[09/03 00:34:29  19239s] #	         MetSpc    Short      Mar   Totals
[09/03 00:34:29  19239s] #	Metal1        0        0        0        0
[09/03 00:34:29  19239s] #	Metal2        4       99        0      103
[09/03 00:34:29  19239s] #	Metal3        8       88        1       97
[09/03 00:34:29  19239s] #	Metal4        2       30        0       32
[09/03 00:34:29  19239s] #	Totals       14      217        1      232
[09/03 00:34:29  19239s] #    number of process antenna violations = 58
[09/03 00:34:29  19239s] #cpu time = 00:00:36, elapsed time = 00:00:20, memory = 2463.21 (MB), peak = 4428.95 (MB)
[09/03 00:34:29  19239s] #start 36th optimization iteration ...
[09/03 00:35:07  19303s] #   number of violations = 216
[09/03 00:35:07  19303s] #
[09/03 00:35:07  19303s] #    By Layer and Type :
[09/03 00:35:07  19303s] #	         MetSpc    Short      Mar   Totals
[09/03 00:35:07  19303s] #	Metal1        0        0        0        0
[09/03 00:35:07  19303s] #	Metal2        0       90        0       90
[09/03 00:35:07  19303s] #	Metal3        8       97        3      108
[09/03 00:35:07  19303s] #	Metal4        2       16        0       18
[09/03 00:35:07  19303s] #	Totals       10      203        3      216
[09/03 00:35:07  19303s] #    number of process antenna violations = 58
[09/03 00:35:07  19303s] #cpu time = 00:01:04, elapsed time = 00:00:38, memory = 2462.63 (MB), peak = 4428.95 (MB)
[09/03 00:35:07  19303s] #start 37th optimization iteration ...
[09/03 00:35:30  19348s] #   number of violations = 220
[09/03 00:35:30  19348s] #
[09/03 00:35:30  19348s] #    By Layer and Type :
[09/03 00:35:30  19348s] #	         MetSpc    Short      Mar   Totals
[09/03 00:35:30  19348s] #	Metal1        0        0        0        0
[09/03 00:35:30  19348s] #	Metal2        3       90        0       93
[09/03 00:35:30  19348s] #	Metal3       13       80        2       95
[09/03 00:35:30  19348s] #	Metal4        1       31        0       32
[09/03 00:35:30  19348s] #	Totals       17      201        2      220
[09/03 00:35:30  19348s] #    number of process antenna violations = 58
[09/03 00:35:30  19348s] #cpu time = 00:00:45, elapsed time = 00:00:23, memory = 2459.85 (MB), peak = 4428.95 (MB)
[09/03 00:35:30  19348s] #start 38th optimization iteration ...
[09/03 00:35:57  19397s] #   number of violations = 214
[09/03 00:35:57  19397s] #
[09/03 00:35:57  19397s] #    By Layer and Type :
[09/03 00:35:57  19397s] #	         MetSpc    Short   Totals
[09/03 00:35:57  19397s] #	Metal1        0        0        0
[09/03 00:35:57  19397s] #	Metal2        6       88       94
[09/03 00:35:57  19397s] #	Metal3       16       80       96
[09/03 00:35:57  19397s] #	Metal4        4       20       24
[09/03 00:35:57  19397s] #	Totals       26      188      214
[09/03 00:35:57  19397s] #    number of process antenna violations = 58
[09/03 00:35:57  19397s] #cpu time = 00:00:50, elapsed time = 00:00:27, memory = 2460.98 (MB), peak = 4428.95 (MB)
[09/03 00:35:57  19398s] #start 39th optimization iteration ...
[09/03 00:36:24  19447s] #   number of violations = 210
[09/03 00:36:24  19447s] #
[09/03 00:36:24  19447s] #    By Layer and Type :
[09/03 00:36:24  19447s] #	         MetSpc    Short   Totals
[09/03 00:36:24  19447s] #	Metal1        0        0        0
[09/03 00:36:24  19447s] #	Metal2        4       94       98
[09/03 00:36:24  19447s] #	Metal3        8       86       94
[09/03 00:36:24  19447s] #	Metal4        0       18       18
[09/03 00:36:24  19447s] #	Totals       12      198      210
[09/03 00:36:24  19447s] #    number of process antenna violations = 58
[09/03 00:36:24  19447s] #cpu time = 00:00:50, elapsed time = 00:00:27, memory = 2464.19 (MB), peak = 4428.95 (MB)
[09/03 00:36:24  19447s] #start 40th optimization iteration ...
[09/03 00:36:50  19495s] #   number of violations = 179
[09/03 00:36:50  19495s] #
[09/03 00:36:50  19495s] #    By Layer and Type :
[09/03 00:36:50  19495s] #	         MetSpc    Short   Totals
[09/03 00:36:50  19495s] #	Metal1        0        0        0
[09/03 00:36:50  19495s] #	Metal2        1       83       84
[09/03 00:36:50  19495s] #	Metal3       11       67       78
[09/03 00:36:50  19495s] #	Metal4        1       16       17
[09/03 00:36:50  19495s] #	Totals       13      166      179
[09/03 00:36:50  19495s] #    number of process antenna violations = 58
[09/03 00:36:50  19495s] #cpu time = 00:00:48, elapsed time = 00:00:26, memory = 2464.08 (MB), peak = 4428.95 (MB)
[09/03 00:36:50  19495s] #start 41th optimization iteration ...
[09/03 00:37:08  19532s] #   number of violations = 179
[09/03 00:37:08  19532s] #
[09/03 00:37:08  19532s] #    By Layer and Type :
[09/03 00:37:08  19532s] #	         MetSpc    Short   Totals
[09/03 00:37:08  19532s] #	Metal1        0        0        0
[09/03 00:37:08  19532s] #	Metal2        1       83       84
[09/03 00:37:08  19532s] #	Metal3       11       67       78
[09/03 00:37:08  19532s] #	Metal4        1       16       17
[09/03 00:37:08  19532s] #	Totals       13      166      179
[09/03 00:37:08  19532s] #    number of process antenna violations = 58
[09/03 00:37:08  19532s] #cpu time = 00:00:36, elapsed time = 00:00:19, memory = 2461.95 (MB), peak = 4428.95 (MB)
[09/03 00:37:08  19532s] #start 42th optimization iteration ...
[09/03 00:37:40  19585s] #   number of violations = 179
[09/03 00:37:40  19585s] #
[09/03 00:37:40  19585s] #    By Layer and Type :
[09/03 00:37:40  19585s] #	         MetSpc    Short   Totals
[09/03 00:37:40  19585s] #	Metal1        0        0        0
[09/03 00:37:40  19585s] #	Metal2        1       83       84
[09/03 00:37:40  19585s] #	Metal3       11       67       78
[09/03 00:37:40  19585s] #	Metal4        1       16       17
[09/03 00:37:40  19585s] #	Totals       13      166      179
[09/03 00:37:40  19585s] #    number of process antenna violations = 58
[09/03 00:37:40  19585s] #cpu time = 00:00:53, elapsed time = 00:00:31, memory = 2462.18 (MB), peak = 4428.95 (MB)
[09/03 00:37:40  19585s] #start 43th optimization iteration ...
[09/03 00:37:52  19610s] #   number of violations = 179
[09/03 00:37:52  19610s] #
[09/03 00:37:52  19610s] #    By Layer and Type :
[09/03 00:37:52  19610s] #	         MetSpc    Short   Totals
[09/03 00:37:52  19610s] #	Metal1        0        0        0
[09/03 00:37:52  19610s] #	Metal2        1       83       84
[09/03 00:37:52  19610s] #	Metal3       11       67       78
[09/03 00:37:52  19610s] #	Metal4        1       16       17
[09/03 00:37:52  19610s] #	Totals       13      166      179
[09/03 00:37:52  19610s] #    number of process antenna violations = 58
[09/03 00:37:52  19610s] #cpu time = 00:00:25, elapsed time = 00:00:12, memory = 2459.93 (MB), peak = 4428.95 (MB)
[09/03 00:37:52  19610s] #start 44th optimization iteration ...
[09/03 00:38:09  19640s] #   number of violations = 179
[09/03 00:38:09  19640s] #
[09/03 00:38:09  19640s] #    By Layer and Type :
[09/03 00:38:09  19640s] #	         MetSpc    Short   Totals
[09/03 00:38:09  19640s] #	Metal1        0        0        0
[09/03 00:38:09  19640s] #	Metal2        1       83       84
[09/03 00:38:09  19640s] #	Metal3       11       67       78
[09/03 00:38:09  19640s] #	Metal4        1       16       17
[09/03 00:38:09  19640s] #	Totals       13      166      179
[09/03 00:38:09  19640s] #    number of process antenna violations = 58
[09/03 00:38:09  19640s] #cpu time = 00:00:30, elapsed time = 00:00:17, memory = 2460.23 (MB), peak = 4428.95 (MB)
[09/03 00:38:09  19640s] #start 45th optimization iteration ...
[09/03 00:38:28  19675s] #   number of violations = 179
[09/03 00:38:28  19675s] #
[09/03 00:38:28  19675s] #    By Layer and Type :
[09/03 00:38:28  19675s] #	         MetSpc    Short   Totals
[09/03 00:38:28  19675s] #	Metal1        0        0        0
[09/03 00:38:28  19675s] #	Metal2        1       83       84
[09/03 00:38:28  19675s] #	Metal3       11       67       78
[09/03 00:38:28  19675s] #	Metal4        1       16       17
[09/03 00:38:28  19675s] #	Totals       13      166      179
[09/03 00:38:28  19675s] #    number of process antenna violations = 58
[09/03 00:38:28  19675s] #cpu time = 00:00:35, elapsed time = 00:00:19, memory = 2462.11 (MB), peak = 4428.95 (MB)
[09/03 00:38:28  19675s] #start 46th optimization iteration ...
[09/03 00:38:44  19708s] #   number of violations = 179
[09/03 00:38:44  19708s] #
[09/03 00:38:44  19708s] #    By Layer and Type :
[09/03 00:38:44  19708s] #	         MetSpc    Short   Totals
[09/03 00:38:44  19708s] #	Metal1        0        0        0
[09/03 00:38:44  19708s] #	Metal2        1       83       84
[09/03 00:38:44  19708s] #	Metal3       11       67       78
[09/03 00:38:44  19708s] #	Metal4        1       16       17
[09/03 00:38:44  19708s] #	Totals       13      166      179
[09/03 00:38:44  19708s] #    number of process antenna violations = 58
[09/03 00:38:44  19708s] #cpu time = 00:00:32, elapsed time = 00:00:17, memory = 2461.24 (MB), peak = 4428.95 (MB)
[09/03 00:38:45  19708s] #start 47th optimization iteration ...
[09/03 00:39:06  19747s] #   number of violations = 179
[09/03 00:39:06  19747s] #
[09/03 00:39:06  19747s] #    By Layer and Type :
[09/03 00:39:06  19747s] #	         MetSpc    Short   Totals
[09/03 00:39:06  19747s] #	Metal1        0        0        0
[09/03 00:39:06  19747s] #	Metal2        1       83       84
[09/03 00:39:06  19747s] #	Metal3       11       67       78
[09/03 00:39:06  19747s] #	Metal4        1       16       17
[09/03 00:39:06  19747s] #	Totals       13      166      179
[09/03 00:39:06  19747s] #    number of process antenna violations = 58
[09/03 00:39:06  19747s] #cpu time = 00:00:39, elapsed time = 00:00:21, memory = 2462.66 (MB), peak = 4428.95 (MB)
[09/03 00:39:06  19747s] #start 48th optimization iteration ...
[09/03 00:39:38  19799s] #   number of violations = 179
[09/03 00:39:38  19799s] #
[09/03 00:39:38  19799s] #    By Layer and Type :
[09/03 00:39:38  19799s] #	         MetSpc    Short   Totals
[09/03 00:39:38  19799s] #	Metal1        0        0        0
[09/03 00:39:38  19799s] #	Metal2        1       83       84
[09/03 00:39:38  19799s] #	Metal3       11       67       78
[09/03 00:39:38  19799s] #	Metal4        1       16       17
[09/03 00:39:38  19799s] #	Totals       13      166      179
[09/03 00:39:38  19799s] #    number of process antenna violations = 58
[09/03 00:39:38  19799s] #cpu time = 00:00:52, elapsed time = 00:00:32, memory = 2462.11 (MB), peak = 4428.95 (MB)
[09/03 00:39:38  19800s] #start 49th optimization iteration ...
[09/03 00:39:51  19825s] #   number of violations = 179
[09/03 00:39:51  19825s] #
[09/03 00:39:51  19825s] #    By Layer and Type :
[09/03 00:39:51  19825s] #	         MetSpc    Short   Totals
[09/03 00:39:51  19825s] #	Metal1        0        0        0
[09/03 00:39:51  19825s] #	Metal2        1       83       84
[09/03 00:39:51  19825s] #	Metal3       11       67       78
[09/03 00:39:51  19825s] #	Metal4        1       16       17
[09/03 00:39:51  19825s] #	Totals       13      166      179
[09/03 00:39:51  19825s] #    number of process antenna violations = 58
[09/03 00:39:51  19825s] #cpu time = 00:00:25, elapsed time = 00:00:13, memory = 2461.67 (MB), peak = 4428.95 (MB)
[09/03 00:39:51  19825s] #start 50th optimization iteration ...
[09/03 00:40:06  19854s] #   number of violations = 179
[09/03 00:40:06  19854s] #
[09/03 00:40:06  19854s] #    By Layer and Type :
[09/03 00:40:06  19854s] #	         MetSpc    Short   Totals
[09/03 00:40:06  19854s] #	Metal1        0        0        0
[09/03 00:40:06  19854s] #	Metal2        1       83       84
[09/03 00:40:06  19854s] #	Metal3       11       67       78
[09/03 00:40:06  19854s] #	Metal4        1       16       17
[09/03 00:40:06  19854s] #	Totals       13      166      179
[09/03 00:40:06  19854s] #    number of process antenna violations = 58
[09/03 00:40:06  19854s] #cpu time = 00:00:29, elapsed time = 00:00:15, memory = 2461.46 (MB), peak = 4428.95 (MB)
[09/03 00:40:06  19854s] #start 51th optimization iteration ...
[09/03 00:40:24  19888s] #   number of violations = 179
[09/03 00:40:24  19888s] #
[09/03 00:40:24  19888s] #    By Layer and Type :
[09/03 00:40:24  19888s] #	         MetSpc    Short   Totals
[09/03 00:40:24  19888s] #	Metal1        0        0        0
[09/03 00:40:24  19888s] #	Metal2        1       83       84
[09/03 00:40:24  19888s] #	Metal3       11       67       78
[09/03 00:40:24  19888s] #	Metal4        1       16       17
[09/03 00:40:24  19888s] #	Totals       13      166      179
[09/03 00:40:24  19888s] #    number of process antenna violations = 58
[09/03 00:40:24  19888s] #cpu time = 00:00:34, elapsed time = 00:00:18, memory = 2461.49 (MB), peak = 4428.95 (MB)
[09/03 00:40:24  19888s] #start 52th optimization iteration ...
[09/03 00:40:42  19923s] #   number of violations = 179
[09/03 00:40:42  19923s] #
[09/03 00:40:42  19923s] #    By Layer and Type :
[09/03 00:40:42  19923s] #	         MetSpc    Short   Totals
[09/03 00:40:42  19923s] #	Metal1        0        0        0
[09/03 00:40:42  19923s] #	Metal2        1       83       84
[09/03 00:40:42  19923s] #	Metal3       11       67       78
[09/03 00:40:42  19923s] #	Metal4        1       16       17
[09/03 00:40:42  19923s] #	Totals       13      166      179
[09/03 00:40:42  19923s] #    number of process antenna violations = 58
[09/03 00:40:42  19923s] #cpu time = 00:00:35, elapsed time = 00:00:18, memory = 2461.80 (MB), peak = 4428.95 (MB)
[09/03 00:40:42  19923s] #start 53th optimization iteration ...
[09/03 00:41:07  19966s] #   number of violations = 179
[09/03 00:41:07  19966s] #
[09/03 00:41:07  19966s] #    By Layer and Type :
[09/03 00:41:07  19966s] #	         MetSpc    Short   Totals
[09/03 00:41:07  19966s] #	Metal1        0        0        0
[09/03 00:41:07  19966s] #	Metal2        1       83       84
[09/03 00:41:07  19966s] #	Metal3       11       67       78
[09/03 00:41:07  19966s] #	Metal4        1       16       17
[09/03 00:41:07  19966s] #	Totals       13      166      179
[09/03 00:41:07  19966s] #    number of process antenna violations = 58
[09/03 00:41:07  19966s] #cpu time = 00:00:43, elapsed time = 00:00:25, memory = 2464.11 (MB), peak = 4428.95 (MB)
[09/03 00:41:07  19966s] #start 54th optimization iteration ...
[09/03 00:41:32  20010s] #   number of violations = 179
[09/03 00:41:32  20010s] #
[09/03 00:41:32  20010s] #    By Layer and Type :
[09/03 00:41:32  20010s] #	         MetSpc    Short   Totals
[09/03 00:41:32  20010s] #	Metal1        0        0        0
[09/03 00:41:32  20010s] #	Metal2        1       83       84
[09/03 00:41:32  20010s] #	Metal3       11       67       78
[09/03 00:41:32  20010s] #	Metal4        1       16       17
[09/03 00:41:32  20010s] #	Totals       13      166      179
[09/03 00:41:32  20010s] #    number of process antenna violations = 58
[09/03 00:41:32  20010s] #cpu time = 00:00:44, elapsed time = 00:00:24, memory = 2461.32 (MB), peak = 4428.95 (MB)
[09/03 00:41:32  20010s] #Complete Detail Routing.
[09/03 00:41:32  20011s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:41:32  20011s] #Total wire length = 2342219 um.
[09/03 00:41:32  20011s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:41:32  20011s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:41:32  20011s] #Total wire length on LAYER Metal2 = 654687 um.
[09/03 00:41:32  20011s] #Total wire length on LAYER Metal3 = 932157 um.
[09/03 00:41:32  20011s] #Total wire length on LAYER Metal4 = 755375 um.
[09/03 00:41:32  20011s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:41:32  20011s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:41:32  20011s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:41:32  20011s] #Total number of vias = 286327
[09/03 00:41:32  20011s] #Up-Via Summary (total 286327):
[09/03 00:41:32  20011s] #           
[09/03 00:41:32  20011s] #-----------------------
[09/03 00:41:32  20011s] # Metal1         141572
[09/03 00:41:32  20011s] # Metal2         104012
[09/03 00:41:32  20011s] # Metal3          40743
[09/03 00:41:32  20011s] #-----------------------
[09/03 00:41:32  20011s] #                286327 
[09/03 00:41:32  20011s] #
[09/03 00:41:32  20011s] #Total number of DRC violations = 179
[09/03 00:41:32  20011s] #Total number of violations on LAYER Metal1 = 0
[09/03 00:41:32  20011s] #Total number of violations on LAYER Metal2 = 84
[09/03 00:41:32  20011s] #Total number of violations on LAYER Metal3 = 78
[09/03 00:41:32  20011s] #Total number of violations on LAYER Metal4 = 17
[09/03 00:41:32  20011s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:41:32  20011s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:41:32  20011s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:41:32  20011s] ### Time Record (Detail Routing) is uninstalled.
[09/03 00:41:32  20011s] #Cpu time = 00:29:22
[09/03 00:41:32  20011s] #Elapsed time = 00:15:16
[09/03 00:41:32  20011s] #Increased memory = 37.18 (MB)
[09/03 00:41:32  20011s] #Total memory = 2434.64 (MB)
[09/03 00:41:32  20011s] #Peak memory = 4428.95 (MB)
[09/03 00:41:32  20011s] ### Time Record (Antenna Fixing) is installed.
[09/03 00:41:32  20011s] #
[09/03 00:41:32  20011s] #start routing for process antenna violation fix ...
[09/03 00:41:32  20012s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/03 00:41:40  20021s] #
[09/03 00:41:40  20021s] #    By Layer and Type :
[09/03 00:41:40  20021s] #	         MetSpc    Short   Totals
[09/03 00:41:40  20021s] #	Metal1        0        0        0
[09/03 00:41:40  20021s] #	Metal2        1       83       84
[09/03 00:41:40  20021s] #	Metal3       11       67       78
[09/03 00:41:40  20021s] #	Metal4        1       16       17
[09/03 00:41:40  20021s] #	Totals       13      166      179
[09/03 00:41:40  20021s] #cpu time = 00:00:10, elapsed time = 00:00:08, memory = 2451.40 (MB), peak = 4428.95 (MB)
[09/03 00:41:40  20021s] #
[09/03 00:41:40  20022s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:41:40  20022s] #Total wire length = 2342219 um.
[09/03 00:41:40  20022s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:41:40  20022s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:41:40  20022s] #Total wire length on LAYER Metal2 = 654687 um.
[09/03 00:41:40  20022s] #Total wire length on LAYER Metal3 = 932157 um.
[09/03 00:41:40  20022s] #Total wire length on LAYER Metal4 = 755375 um.
[09/03 00:41:40  20022s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:41:40  20022s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:41:40  20022s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:41:40  20022s] #Total number of vias = 286327
[09/03 00:41:40  20022s] #Up-Via Summary (total 286327):
[09/03 00:41:40  20022s] #           
[09/03 00:41:40  20022s] #-----------------------
[09/03 00:41:40  20022s] # Metal1         141572
[09/03 00:41:40  20022s] # Metal2         104012
[09/03 00:41:40  20022s] # Metal3          40743
[09/03 00:41:40  20022s] #-----------------------
[09/03 00:41:40  20022s] #                286327 
[09/03 00:41:40  20022s] #
[09/03 00:41:40  20022s] #Total number of DRC violations = 179
[09/03 00:41:40  20022s] #Total number of process antenna violations = 8
[09/03 00:41:40  20022s] #Total number of net violated process antenna rule = 8 ant fix stage
[09/03 00:41:40  20022s] #Total number of violations on LAYER Metal1 = 0
[09/03 00:41:40  20022s] #Total number of violations on LAYER Metal2 = 84
[09/03 00:41:40  20022s] #Total number of violations on LAYER Metal3 = 78
[09/03 00:41:40  20022s] #Total number of violations on LAYER Metal4 = 17
[09/03 00:41:40  20022s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:41:40  20022s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:41:40  20022s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:41:40  20022s] #
[09/03 00:41:40  20022s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:41:40  20024s] #
[09/03 00:41:40  20024s] # start diode insertion for process antenna violation fix ...
[09/03 00:41:40  20024s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:41:40  20024s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2427.11 (MB), peak = 4428.95 (MB)
[09/03 00:41:40  20024s] #
[09/03 00:41:40  20024s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:41:40  20024s] #Total wire length = 2342219 um.
[09/03 00:41:40  20024s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:41:40  20024s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:41:40  20024s] #Total wire length on LAYER Metal2 = 654687 um.
[09/03 00:41:40  20024s] #Total wire length on LAYER Metal3 = 932157 um.
[09/03 00:41:40  20024s] #Total wire length on LAYER Metal4 = 755375 um.
[09/03 00:41:40  20024s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:41:40  20024s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:41:40  20024s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:41:40  20024s] #Total number of vias = 286327
[09/03 00:41:40  20024s] #Up-Via Summary (total 286327):
[09/03 00:41:40  20024s] #           
[09/03 00:41:40  20024s] #-----------------------
[09/03 00:41:40  20024s] # Metal1         141572
[09/03 00:41:40  20024s] # Metal2         104012
[09/03 00:41:40  20024s] # Metal3          40743
[09/03 00:41:40  20024s] #-----------------------
[09/03 00:41:40  20024s] #                286327 
[09/03 00:41:40  20024s] #
[09/03 00:41:40  20024s] #Total number of DRC violations = 179
[09/03 00:41:40  20024s] #Total number of process antenna violations = 11
[09/03 00:41:40  20024s] #Total number of net violated process antenna rule = 8 
[09/03 00:41:40  20024s] #Total number of violations on LAYER Metal1 = 0
[09/03 00:41:40  20024s] #Total number of violations on LAYER Metal2 = 84
[09/03 00:41:40  20024s] #Total number of violations on LAYER Metal3 = 78
[09/03 00:41:40  20024s] #Total number of violations on LAYER Metal4 = 17
[09/03 00:41:40  20024s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:41:40  20024s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:41:40  20024s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:41:40  20024s] #
[09/03 00:41:40  20024s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/03 00:41:40  20026s] #
[09/03 00:41:40  20026s] #Total number of nets with non-default rule or having extra spacing = 731
[09/03 00:41:40  20026s] #Total wire length = 2342219 um.
[09/03 00:41:40  20026s] #Total half perimeter of net bounding box = 1936302 um.
[09/03 00:41:40  20026s] #Total wire length on LAYER Metal1 = 0 um.
[09/03 00:41:40  20026s] #Total wire length on LAYER Metal2 = 654687 um.
[09/03 00:41:40  20026s] #Total wire length on LAYER Metal3 = 932157 um.
[09/03 00:41:40  20026s] #Total wire length on LAYER Metal4 = 755375 um.
[09/03 00:41:40  20026s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 00:41:40  20026s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/03 00:41:40  20026s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/03 00:41:40  20026s] #Total number of vias = 286327
[09/03 00:41:40  20026s] #Up-Via Summary (total 286327):
[09/03 00:41:40  20026s] #           
[09/03 00:41:40  20026s] #-----------------------
[09/03 00:41:40  20026s] # Metal1         141572
[09/03 00:41:40  20026s] # Metal2         104012
[09/03 00:41:40  20026s] # Metal3          40743
[09/03 00:41:40  20026s] #-----------------------
[09/03 00:41:40  20026s] #                286327 
[09/03 00:41:40  20026s] #
[09/03 00:41:40  20026s] #Total number of DRC violations = 179
[09/03 00:41:40  20026s] #Total number of process antenna violations = 11
[09/03 00:41:40  20026s] #Total number of net violated process antenna rule = 8 
[09/03 00:41:40  20026s] #Total number of violations on LAYER Metal1 = 0
[09/03 00:41:40  20026s] #Total number of violations on LAYER Metal2 = 84
[09/03 00:41:40  20026s] #Total number of violations on LAYER Metal3 = 78
[09/03 00:41:40  20026s] #Total number of violations on LAYER Metal4 = 17
[09/03 00:41:40  20026s] #Total number of violations on LAYER Metal5 = 0
[09/03 00:41:40  20026s] #Total number of violations on LAYER TopMetal1 = 0
[09/03 00:41:40  20026s] #Total number of violations on LAYER TopMetal2 = 0
[09/03 00:41:40  20026s] #
[09/03 00:41:40  20026s] ### Time Record (Antenna Fixing) is uninstalled.
[09/03 00:41:40  20026s] #detailRoute Statistics:
[09/03 00:41:40  20026s] #Cpu time = 00:29:38
[09/03 00:41:40  20026s] #Elapsed time = 00:15:25
[09/03 00:41:40  20026s] #Increased memory = 28.31 (MB)
[09/03 00:41:40  20026s] #Total memory = 2425.77 (MB)
[09/03 00:41:40  20026s] #Peak memory = 4428.95 (MB)
[09/03 00:41:40  20026s] #Skip updating routing design signature in db-snapshot flow
[09/03 00:41:40  20026s] ### global_detail_route design signature (387): route=1533488073 flt_obj=0 vio=1767924774 shield_wire=1
[09/03 00:41:40  20026s] ### Time Record (DB Export) is installed.
[09/03 00:41:40  20027s] ### export design design signature (388): route=1533488073 flt_obj=0 vio=1767924774 swire=282492057 shield_wire=1 net_attr=636775273 dirty_area=0, del_dirty_area=0 cell=240579776 placement=1300692156 pin_access=2018110176
[09/03 00:41:41  20029s] ### Time Record (DB Export) is uninstalled.
[09/03 00:41:41  20029s] ### Time Record (Post Callback) is installed.
[09/03 00:41:41  20029s] ### Time Record (Post Callback) is uninstalled.
[09/03 00:41:41  20029s] #
[09/03 00:41:41  20029s] #globalDetailRoute statistics:
[09/03 00:41:41  20029s] #Cpu time = 00:29:52
[09/03 00:41:41  20029s] #Elapsed time = 00:15:34
[09/03 00:41:41  20029s] #Increased memory = -57.83 (MB)
[09/03 00:41:41  20029s] #Total memory = 2141.12 (MB)
[09/03 00:41:41  20029s] #Peak memory = 4428.95 (MB)
[09/03 00:41:41  20029s] #Number of warnings = 79
[09/03 00:41:41  20029s] #Total number of warnings = 265
[09/03 00:41:41  20029s] #Number of fails = 0
[09/03 00:41:41  20029s] #Total number of fails = 0
[09/03 00:41:41  20029s] #Complete globalDetailRoute on Wed Sep  3 00:41:41 2025
[09/03 00:41:41  20029s] #
[09/03 00:41:42  20029s] ### import design signature (389): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2018110176
[09/03 00:41:42  20029s] ### Time Record (globalDetailRoute) is uninstalled.
[09/03 00:41:42  20029s] #% End globalDetailRoute (date=09/03 00:41:42, total cpu=0:29:52, real=0:15:35, peak res=2843.8M, current mem=2115.2M)
[09/03 00:41:42  20029s] ### Time Record (ecoRoute) is uninstalled.
[09/03 00:41:42  20029s] ### 
[09/03 00:41:42  20029s] ###   Scalability Statistics
[09/03 00:41:42  20029s] ### 
[09/03 00:41:42  20029s] ### --------------------------------+----------------+----------------+----------------+
[09/03 00:41:42  20029s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[09/03 00:41:42  20029s] ### --------------------------------+----------------+----------------+----------------+
[09/03 00:41:42  20029s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/03 00:41:42  20029s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/03 00:41:42  20029s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/03 00:41:42  20029s] ###   DB Import                     |        00:00:04|        00:00:02|             1.8|
[09/03 00:41:42  20029s] ###   DB Export                     |        00:00:02|        00:00:01|             2.2|
[09/03 00:41:42  20029s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/03 00:41:42  20029s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/03 00:41:42  20029s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.2|
[09/03 00:41:42  20029s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/03 00:41:42  20029s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/03 00:41:42  20029s] ###   Detail Routing                |        00:29:22|        00:15:16|             1.9|
[09/03 00:41:42  20029s] ###   Antenna Fixing                |        00:00:15|        00:00:08|             1.8|
[09/03 00:41:42  20029s] ###   Entire Command                |        00:29:52|        00:15:34|             1.9|
[09/03 00:41:42  20029s] ### --------------------------------+----------------+----------------+----------------+
[09/03 00:41:42  20029s] ### 
[09/03 00:41:47  20030s] <CMD> verify_drc
[09/03 00:41:47  20030s]  *** Starting Verify DRC (MEM: 3056.1) ***
[09/03 00:41:47  20030s] 
[09/03 00:41:47  20030s]   VERIFY DRC ...... Starting Verification
[09/03 00:41:47  20030s]   VERIFY DRC ...... Initializing
[09/03 00:41:47  20030s]   VERIFY DRC ...... Deleting Existing Violations
[09/03 00:41:47  20030s]   VERIFY DRC ...... Creating Sub-Areas
[09/03 00:41:47  20030s]   VERIFY DRC ...... Using new threading
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1479.680 0.000 1664.640 184.960} 9 of 100  Thread : 5
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {369.920 0.000 554.880 184.960} 3 of 100  Thread : 1
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100  Thread : 5
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1109.760 0.000 1294.720 184.960} 7 of 100  Thread : 2
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 1
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {554.880 0.000 739.840 184.960} 4 of 100  Thread : 0
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 5
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100  Thread : 1
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {924.800 0.000 1109.760 184.960} 6 of 100  Thread : 2
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 5
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 4
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 4
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100  Thread : 4
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 4
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 4
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 4
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 5
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 5
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 5
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 5
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 4
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 5
[09/03 00:41:47  20030s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 5
[09/03 00:41:47  20031s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 7
[09/03 00:41:47  20031s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 3
[09/03 00:41:47  20031s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 3
[09/03 00:41:47  20031s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 3
[09/03 00:41:47  20031s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 7
[09/03 00:41:47  20032s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 3
[09/03 00:41:47  20032s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 7
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 7
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 7
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 7
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 1
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 7
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 7
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 7
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 7
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 1
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 7
[09/03 00:41:47  20033s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 6
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 6
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 7
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 6
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 7
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 1
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 7
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 2
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 6
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 3
[09/03 00:41:47  20034s]  VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100  Thread : 5
[09/03 00:41:47  20035s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:41:47  20035s]  VERIFY DRC ...... Thread : 0 finished.
[09/03 00:41:47  20035s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:41:47  20035s]  VERIFY DRC ...... Thread : 4 finished.
[09/03 00:41:47  20035s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:41:47  20035s]  VERIFY DRC ...... Thread : 2 finished.
[09/03 00:41:47  20036s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:41:47  20036s]  VERIFY DRC ...... Thread : 7 finished.
[09/03 00:41:48  20036s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:41:48  20036s]  VERIFY DRC ...... Thread : 3 finished.
[09/03 00:41:48  20036s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:41:48  20036s]  VERIFY DRC ...... Thread : 5 finished.
[09/03 00:41:48  20036s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/03 00:41:48  20036s]  VERIFY DRC ...... Thread : 1 finished.
[09/03 00:41:48  20036s] 
[09/03 00:41:48  20036s]   Verification Complete : 1000 Viols.
[09/03 00:41:48  20036s] 
[09/03 00:41:48  20036s]  Violation Summary By Layer and Type:
[09/03 00:41:48  20036s] 
[09/03 00:41:48  20036s] 	         MetSpc    Short   Totals
[09/03 00:41:48  20036s] 	Metal1      939        0      939
[09/03 00:41:48  20036s] 	Metal2        1       28       29
[09/03 00:41:48  20036s] 	Metal3        5       23       28
[09/03 00:41:48  20036s] 	Metal4        1        3        4
[09/03 00:41:48  20036s] 	Totals      946       54     1000
[09/03 00:41:48  20036s] 
[09/03 00:41:48  20036s]  *** End Verify DRC (CPU: 0:00:06.9  ELAPSED TIME: 1.00  MEM: 32.0M) ***
[09/03 00:41:48  20036s] 
[09/03 00:41:52  20037s] <CMD> win
[09/03 00:41:53  20037s] <CMD> zoomBox 678.61600 878.72300 889.02100 1086.80300
[09/03 00:41:54  20037s] <CMD> zoomBox 625.78200 865.62700 917.00000 1153.62700
[09/03 00:41:54  20037s] <CMD> zoomBox 512.21700 820.13400 986.41800 1289.09500
[09/03 00:41:54  20037s] <CMD> zoomBox 460.28100 799.32800 1018.16500 1351.04800
[09/03 00:41:54  20037s] <CMD> zoomBox 143.23300 672.32000 1211.96600 1729.24400
[09/03 00:41:55  20037s] <CMD> zoomBox -688.35800 339.19100 1720.29700 2721.23100
[09/03 00:41:55  20038s] <CMD> zoomBox -1627.63800 -37.07900 2294.45500 3841.67600
[09/03 00:41:56  20038s] <CMD> zoomBox -1275.51600 62.59800 2058.26300 3359.54000
[09/03 00:41:56  20038s] <CMD> zoomBox -505.55900 280.55500 1541.79900 2305.29000
[09/03 00:41:56  20038s] <CMD> zoomBox -31.25400 450.14200 1226.08100 1693.58400
[09/03 00:42:00  20038s] <CMD> checkPlace
[09/03 00:42:00  20038s] OPERPROF: Starting checkPlace at level 1, MEM:3128.1M
[09/03 00:42:00  20038s] #spOpts: N=130 
[09/03 00:42:00  20038s] All LLGs are deleted
[09/03 00:42:00  20038s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3128.1M
[09/03 00:42:00  20038s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3128.1M
[09/03 00:42:00  20038s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3128.1M
[09/03 00:42:00  20038s] Info: 121 insts are soft-fixed.
[09/03 00:42:00  20038s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3128.1M
[09/03 00:42:00  20038s] Core basic site is CoreSite
[09/03 00:42:00  20038s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/03 00:42:00  20039s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/03 00:42:00  20039s] SiteArray: use 3,092,480 bytes
[09/03 00:42:00  20039s] SiteArray: current memory after site array memory allocation 3128.1M
[09/03 00:42:00  20039s] SiteArray: FP blocked sites are writable
[09/03 00:42:00  20039s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/03 00:42:00  20039s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3128.1M
[09/03 00:42:00  20039s] Process 60003 wires and vias for routing blockage analysis
[09/03 00:42:00  20039s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.306, REAL:0.042, MEM:3128.1M
[09/03 00:42:00  20039s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.544, REAL:0.105, MEM:3128.1M
[09/03 00:42:00  20039s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.563, REAL:0.124, MEM:3128.1M
[09/03 00:42:00  20039s] Begin checking placement ... (start mem=3128.1M, init mem=3128.1M)
[09/03 00:42:01  20039s] 
[09/03 00:42:01  20039s] Running CheckPlace using 8 threads!...
[09/03 00:42:01  20041s] 
[09/03 00:42:01  20041s] ...checkPlace MT is done!
[09/03 00:42:01  20041s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3128.1M
[09/03 00:42:01  20041s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.055, REAL:0.056, MEM:3128.1M
[09/03 00:42:01  20041s] Pre-route DRC Violation:	196
[09/03 00:42:01  20041s] *info: Placed = 107774         (Fixed = 8443)
[09/03 00:42:01  20041s] *info: Unplaced = 0           
[09/03 00:42:01  20041s] Placement Density:100.00%(1063714/1063714)
[09/03 00:42:01  20041s] Placement Density (including fixed std cells):100.00%(1080976/1080976)
[09/03 00:42:01  20041s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3128.1M
[09/03 00:42:01  20041s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.035, REAL:0.036, MEM:3128.1M
[09/03 00:42:01  20041s] Finished checkPlace (total: cpu=0:00:02.8, real=0:00:01.0; vio checks: cpu=0:00:02.1, real=0:00:01.0; mem=3128.1M)
[09/03 00:42:01  20041s] OPERPROF: Finished checkPlace at level 1, CPU:2.791, REAL:0.896, MEM:3128.1M
[09/04 21:40:10  36679s] <CMD> routeDesign -globalDetail
[09/04 21:40:10  36679s] #% Begin routeDesign (date=09/04 21:40:10, mem=2152.0M)
[09/04 21:40:10  36679s] ### Time Record (routeDesign) is installed.
[09/04 21:40:10  36679s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2152.01 (MB), peak = 4428.95 (MB)
[09/04 21:40:10  36679s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/04 21:40:10  36679s] **INFO: User settings:
[09/04 21:40:10  36679s] setNanoRouteMode -drouteAntennaFactor                           1
[09/04 21:40:10  36679s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/04 21:40:10  36679s] setNanoRouteMode -drouteStartIteration                          0
[09/04 21:40:10  36679s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/04 21:40:10  36679s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/04 21:40:10  36679s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/04 21:40:10  36679s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/04 21:40:10  36679s] setNanoRouteMode -routeFillerInstPrefix                         FILLER
[09/04 21:40:10  36679s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/04 21:40:10  36679s] setNanoRouteMode -routeReInsertFillerCellList                   {sg13g2_fill_1 sg13g2_fill_2 sg13g2_fill_4 sg13g2_fill_8}
[09/04 21:40:10  36679s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[09/04 21:40:10  36679s] setNanoRouteMode -routeSiEffort                                 high
[09/04 21:40:10  36679s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/04 21:40:10  36679s] setNanoRouteMode -routeWithSiDriven                             true
[09/04 21:40:10  36679s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/04 21:40:10  36679s] setNanoRouteMode -routeWithTimingDriven                         true
[09/04 21:40:10  36679s] setNanoRouteMode -timingEngine                                  {}
[09/04 21:40:10  36679s] setDesignMode -bottomRoutingLayer                               Metal2
[09/04 21:40:10  36679s] setDesignMode -congEffort                                       high
[09/04 21:40:10  36679s] setDesignMode -flowEffort                                       standard
[09/04 21:40:10  36679s] setDesignMode -process                                          130
[09/04 21:40:10  36679s] setDesignMode -topRoutingLayer                                  Metal4
[09/04 21:40:10  36679s] setExtractRCMode -basic                                         true
[09/04 21:40:10  36679s] setExtractRCMode -coupled                                       true
[09/04 21:40:10  36679s] setExtractRCMode -coupling_c_th                                 0.4
[09/04 21:40:10  36679s] setExtractRCMode -defViaCap                                     true
[09/04 21:40:10  36679s] setExtractRCMode -engine                                        postRoute
[09/04 21:40:10  36679s] setExtractRCMode -extended                                      false
[09/04 21:40:10  36679s] setExtractRCMode -layerIndependent                              1
[09/04 21:40:10  36679s] setExtractRCMode -noCleanRCDB                                   true
[09/04 21:40:10  36679s] setExtractRCMode -nrNetInMemory                                 100000
[09/04 21:40:10  36679s] setExtractRCMode -relative_c_th                                 1
[09/04 21:40:10  36679s] setExtractRCMode -total_c_th                                    0
[09/04 21:40:10  36679s] setDelayCalMode -enable_high_fanout                             true
[09/04 21:40:10  36679s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/04 21:40:10  36679s] setDelayCalMode -engine                                         aae
[09/04 21:40:10  36679s] setDelayCalMode -ignoreNetLoad                                  false
[09/04 21:40:10  36679s] setDelayCalMode -SIAware                                        true
[09/04 21:40:10  36679s] setSIMode -separate_delta_delay_on_data                         true
[09/04 21:40:10  36679s] 
[09/04 21:40:10  36679s] #default_rc_corner has no qx tech file defined
[09/04 21:40:10  36679s] #No active RC corner or QRC tech file is missing.
[09/04 21:40:10  36679s] #**INFO: setDesignMode -flowEffort standard
[09/04 21:40:10  36679s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/04 21:40:10  36679s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/04 21:40:10  36679s] OPERPROF: Starting checkPlace at level 1, MEM:3128.1M
[09/04 21:40:10  36679s] #spOpts: N=130 
[09/04 21:40:10  36679s] All LLGs are deleted
[09/04 21:40:10  36679s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3128.1M
[09/04 21:40:10  36679s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3128.1M
[09/04 21:40:10  36679s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3128.1M
[09/04 21:40:10  36679s] Info: 121 insts are soft-fixed.
[09/04 21:40:10  36679s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3128.1M
[09/04 21:40:10  36679s] Core basic site is CoreSite
[09/04 21:40:10  36680s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/04 21:40:10  36680s] SiteArray: use 3,092,480 bytes
[09/04 21:40:10  36680s] SiteArray: current memory after site array memory allocation 3128.1M
[09/04 21:40:10  36680s] SiteArray: FP blocked sites are writable
[09/04 21:40:10  36680s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.267, REAL:0.063, MEM:3128.1M
[09/04 21:40:10  36680s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.288, REAL:0.083, MEM:3128.1M
[09/04 21:40:10  36680s] Begin checking placement ... (start mem=3128.1M, init mem=3128.1M)
[09/04 21:40:11  36680s] 
[09/04 21:40:11  36680s] Running CheckPlace using 8 threads!...
[09/04 21:40:11  36681s] 
[09/04 21:40:11  36681s] ...checkPlace MT is done!
[09/04 21:40:11  36681s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3128.1M
[09/04 21:40:11  36681s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.039, REAL:0.039, MEM:3128.1M
[09/04 21:40:11  36681s] *info: Placed = 107774         (Fixed = 8443)
[09/04 21:40:11  36681s] *info: Unplaced = 0           
[09/04 21:40:11  36681s] Placement Density:100.00%(1063714/1063714)
[09/04 21:40:11  36681s] Placement Density (including fixed std cells):100.00%(1080976/1080976)
[09/04 21:40:11  36681s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3128.1M
[09/04 21:40:11  36681s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.041, REAL:0.042, MEM:3128.1M
[09/04 21:40:11  36681s] Finished checkPlace (total: cpu=0:00:01.6, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=3128.1M)
[09/04 21:40:11  36681s] OPERPROF: Finished checkPlace at level 1, CPU:1.552, REAL:0.695, MEM:3128.1M
[09/04 21:40:11  36681s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[09/04 21:40:11  36681s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/04 21:40:11  36681s] 
[09/04 21:40:11  36681s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/04 21:40:11  36681s] *** Changed status on (0) nets in Clock.
[09/04 21:40:11  36681s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3128.1M) ***
[09/04 21:40:11  36681s] % Begin globalDetailRoute (date=09/04 21:40:11, mem=2152.1M)
[09/04 21:40:11  36681s] 
[09/04 21:40:11  36681s] globalDetailRoute
[09/04 21:40:11  36681s] 
[09/04 21:40:11  36681s] ### Time Record (globalDetailRoute) is installed.
[09/04 21:40:11  36681s] #Start globalDetailRoute on Thu Sep  4 21:40:11 2025
[09/04 21:40:11  36681s] #
[09/04 21:40:11  36681s] ### Time Record (Pre Callback) is installed.
[09/04 21:40:11  36681s] ### Time Record (Pre Callback) is uninstalled.
[09/04 21:40:11  36681s] ### Time Record (DB Import) is installed.
[09/04 21:40:11  36681s] ### Time Record (Timing Data Generation) is installed.
[09/04 21:40:11  36681s] #Warning: design is detail-routed. Trial route is skipped!
[09/04 21:40:11  36681s] ### Time Record (Timing Data Generation) is uninstalled.
[09/04 21:40:11  36681s] LayerId::1 widthSet size::1
[09/04 21:40:11  36681s] LayerId::2 widthSet size::3
[09/04 21:40:11  36681s] LayerId::3 widthSet size::3
[09/04 21:40:11  36681s] LayerId::4 widthSet size::3
[09/04 21:40:11  36681s] LayerId::5 widthSet size::3
[09/04 21:40:11  36681s] LayerId::6 widthSet size::1
[09/04 21:40:11  36681s] LayerId::7 widthSet size::1
[09/04 21:40:11  36681s] Initializing multi-corner resistance tables ...
[09/04 21:40:12  36681s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343159 ; uaWl: 1.000000 ; uaWlH: 0.322874 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 21:40:12  36682s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/04 21:40:12  36682s] #To increase the message display limit, refer to the product command reference manual.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 21:40:12  36682s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/04 21:40:12  36682s] #To increase the message display limit, refer to the product command reference manual.
[09/04 21:40:12  36683s] ### Net info: total nets: 51233
[09/04 21:40:12  36683s] ### Net info: dirty nets: 0
[09/04 21:40:12  36683s] ### Net info: marked as disconnected nets: 0
[09/04 21:40:13  36684s] #num needed restored net=48
[09/04 21:40:13  36684s] #need_extraction net=48 (total=51233)
[09/04 21:40:13  36684s] ### Net info: fully routed nets: 44999
[09/04 21:40:13  36684s] ### Net info: trivial (< 2 pins) nets: 6234
[09/04 21:40:13  36684s] ### Net info: unrouted nets: 0
[09/04 21:40:13  36684s] ### Net info: re-extraction nets: 0
[09/04 21:40:13  36684s] ### Net info: ignored nets: 0
[09/04 21:40:13  36684s] ### Net info: skip routing nets: 48
[09/04 21:40:13  36684s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 21:40:13  36684s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 21:40:13  36684s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 21:40:13  36684s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 21:40:13  36684s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 21:40:13  36684s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/04 21:40:13  36685s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/04 21:40:13  36685s] #To increase the message display limit, refer to the product command reference manual.
[09/04 21:40:13  36685s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/04 21:40:13  36685s] #Start reading timing information from file .timing_file_83442.tif.gz ...
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance ictc_postCTS_setupFE_OCPC21192_FE_OFN18517_soc_status_o in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC24239_core_data_obi_req_64 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC23951_0176 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC23795_FE_RN_7848_0 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_setupFE_OFC17808_all_sbr_obi_rsp_91 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/ictc_preCTS_FE_OCPC6927_2358 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC17881_gen_512x32xBx1_rdata64_26 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC16634_gen_512x32xBx1_rdata64_32 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC16591_gen_512x32xBx1_rdata64_33 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OCPC24231_i_ibex_id_stage_i_controller_i_load_err_i in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_RC_20958_0 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OCPC23662_core_data_obi_rsp_1 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OFC22835_FE_OCPN5808_i_ibex_id_stage_i_controller_i_store_err_i in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupictc_preCTS_FE_OCPC7503_FE_RN_2680_0_dup in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OCPC21211_n in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OCPC21573_FE_OFN12123_FE_RN_74 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OCPC20885_FE_OFN2117_2990 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OCPC20792_FE_RN_4110_0 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OCPC19100_n in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (NRDB-193) 
[09/04 21:40:13  36685s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC9812_i_ibex_ex_block_i_multdiv_operand_b_i_19 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 21:40:13  36685s] #WARNING (NRDB-192) 
[09/04 21:40:13  36685s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 21:40:13  36685s] #WARNING (EMS-27) Message (NRDB-193) has exceeded the current message display limit of 20.
[09/04 21:40:13  36685s] #To increase the message display limit, refer to the product command reference manual.
[09/04 21:40:13  36685s] #WARNING (EMS-27) Message (NRDB-192) has exceeded the current message display limit of 20.
[09/04 21:40:13  36685s] #To increase the message display limit, refer to the product command reference manual.
[09/04 21:40:14  36685s] #
[09/04 21:40:14  36685s] # 33 instances referenced by timing file .timing_file_83442.tif.gz are missing in db.
[09/04 21:40:14  36685s] #Read in timing information for 48 ports, 44003 instances from timing file .timing_file_83442.tif.gz.
[09/04 21:40:14  36685s] ### import design signature (390): route=739834080 flt_obj=0 vio=1207057447 swire=282492057 shield_wire=1 net_attr=1685240671 dirty_area=0, del_dirty_area=0 cell=240579776 placement=1300692156 pin_access=2018110176
[09/04 21:40:14  36686s] ### Time Record (DB Import) is uninstalled.
[09/04 21:40:14  36686s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/04 21:40:14  36686s] #RTESIG:78da8d924d4b033110863dfb2b86b487156ccde7267b152a0845a554af6175b31fb86625
[09/04 21:40:14  36686s] #       c91efaef0d15c1c276d39c669887bc2ff3ce62f9b6d901a2784df0ea1b63ae093ced682c
[09/04 21:40:14  36686s] #       085b61caf81dc53a8e5eefd1f562f9fcb227540159e3e383acee8732dcc2e88d036f42e8
[09/04 21:40:14  36686s] #       6c73f3cbb14241043a1b4c63dc24220a01a81cc38020f3c1c5c1249647c53f2c18674b77
[09/04 21:40:14  36686s] #       98e4081302821b0d64efc3d04f339c32a8cbdecf42826040fef34018d675a5fd876e2bad
[09/04 21:40:14  36686s] #       ab6ea88ca6f36689a01450db356d8a1332ae3d05152c1a09a5ad4a5745d6d8f1eb1cc901
[09/04 21:40:14  36686s] #       d9c19a594af202d0c3e376bbd92594658e93bb9432e6e71bc21aaaebaeefe3e9fcefe849
[09/04 21:40:14  36686s] #       c74f3a959297793a26a948da63812f8a4316318ea362025482274595b8c0bd8a0770fea3
[09/04 21:40:14  36686s] #       ab1f28a6182e
[09/04 21:40:14  36686s] #
[09/04 21:40:14  36686s] ### Time Record (Data Preparation) is installed.
[09/04 21:40:14  36686s] #RTESIG:78da8d924f4b033110c53dfb2986b4870ab6e66f93bd0a1584a252aad710ddec7671cd4a
[09/04 21:40:14  36686s] #       923df4db1b56040bdb6673ca303ff25edecc6cfeb6d901a27845f0f21b63ae093ced68ba
[09/04 21:40:14  36686s] #       10b6c494f13b8a756abddea3ebd9fcf9654fa802b2c2c38145d57626de421fac8760636c
[09/04 21:40:14  36686s] #       5c7df3cbb14241021a176d6dfd28220a01c8f4b143b008d1a7c628b64e8a7f58b4de197f
[09/04 21:40:14  36686s] #       1ce5081302a2ef2d2cdebbae1d6738655099365c8404c180c2e79130acab52870f7d28b5
[09/04 21:40:14  36686s] #       2e9baeb49a5e364b04a5800e4d7dc87142a6d87350c19291685c697c9958ebfaaf732407
[09/04 21:40:14  36686s] #       e43a672f524394c3f733c29217801e1eb7dbcd2e47ae71367429d3a0434d584d75d5b46d
[09/04 21:40:14  36686s] #       dab1ff153da9f849a572f2729d9fa75424efb1c093e6260b392d42257856548909ee55da
[09/04 21:40:14  36686s] #       94f30f5dfd00fdbc24e3
[09/04 21:40:14  36686s] #
[09/04 21:40:14  36686s] ### Time Record (Data Preparation) is uninstalled.
[09/04 21:40:14  36686s] #Using multithreading with 8 threads.
[09/04 21:40:14  36686s] ### Time Record (Data Preparation) is installed.
[09/04 21:40:14  36686s] #Start routing data preparation on Thu Sep  4 21:40:14 2025
[09/04 21:40:14  36686s] #
[09/04 21:40:14  36686s] #Minimum voltage of a net in the design = 0.000.
[09/04 21:40:14  36686s] #Maximum voltage of a net in the design = 1.320.
[09/04 21:40:14  36686s] #Voltage range [0.000 - 1.320] has 51231 nets.
[09/04 21:40:14  36686s] #Voltage range [1.080 - 1.320] has 1 net.
[09/04 21:40:14  36686s] #Voltage range [0.000 - 0.000] has 1 net.
[09/04 21:40:14  36686s] ### Time Record (Cell Pin Access) is installed.
[09/04 21:40:14  36687s] ### Time Record (Cell Pin Access) is uninstalled.
[09/04 21:40:15  36687s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/04 21:40:15  36687s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/04 21:40:15  36687s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/04 21:40:15  36687s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/04 21:40:15  36687s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/04 21:40:15  36687s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/04 21:40:15  36687s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/04 21:40:15  36687s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/04 21:40:15  36688s] #Monitoring time of adding inner blkg by smac
[09/04 21:40:15  36688s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2246.69 (MB), peak = 4428.95 (MB)
[09/04 21:40:16  36689s] #Regenerating Ggrids automatically.
[09/04 21:40:17  36689s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/04 21:40:17  36689s] #Using automatically generated G-grids.
[09/04 21:40:17  36689s] #Done routing data preparation.
[09/04 21:40:17  36689s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2444.00 (MB), peak = 4428.95 (MB)
[09/04 21:40:17  36689s] #Start instance access analysis using 8 threads...
[09/04 21:40:17  36689s] ### Time Record (Instance Pin Access) is installed.
[09/04 21:40:18  36690s] #0 instance pins are hard to access
[09/04 21:40:18  36690s] #Instance access analysis statistics:
[09/04 21:40:18  36690s] #Cpu time = 00:00:01
[09/04 21:40:18  36690s] #Elapsed time = 00:00:01
[09/04 21:40:18  36690s] #Increased memory = 4.16 (MB)
[09/04 21:40:18  36690s] #Total memory = 2448.16 (MB)
[09/04 21:40:18  36690s] #Peak memory = 4428.95 (MB)
[09/04 21:40:18  36690s] ### Time Record (Instance Pin Access) is uninstalled.
[09/04 21:40:18  36690s] #WARNING (NRGR-8) Clock net clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk_i bottom preferred routing layer as 1.
[09/04 21:40:18  36690s] #WARNING (NRGR-8) Clock net jtag_tck_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net jtag_tck_i bottom preferred routing layer as 1.
[09/04 21:40:18  36690s] #WARNING (NRGR-8) Clock net ref_clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net ref_clk_i bottom preferred routing layer as 1.
[09/04 21:40:18  36690s] #
[09/04 21:40:18  36690s] #Finished routing data preparation on Thu Sep  4 21:40:18 2025
[09/04 21:40:18  36690s] #
[09/04 21:40:18  36690s] #Cpu time = 00:00:05
[09/04 21:40:18  36690s] #Elapsed time = 00:00:04
[09/04 21:40:18  36690s] #Increased memory = 211.22 (MB)
[09/04 21:40:18  36690s] #Total memory = 2448.16 (MB)
[09/04 21:40:18  36690s] #Peak memory = 4428.95 (MB)
[09/04 21:40:18  36690s] #
[09/04 21:40:18  36690s] ### Time Record (Data Preparation) is uninstalled.
[09/04 21:40:18  36690s] ### Time Record (Global Routing) is installed.
[09/04 21:40:18  36690s] #
[09/04 21:40:18  36690s] #Start global routing on Thu Sep  4 21:40:18 2025
[09/04 21:40:18  36690s] #
[09/04 21:40:18  36690s] #
[09/04 21:40:18  36690s] #Start global routing initialization on Thu Sep  4 21:40:18 2025
[09/04 21:40:18  36690s] #
[09/04 21:40:18  36690s] #WARNING (NRGR-22) Design is already detail routed.
[09/04 21:40:18  36690s] ### Time Record (Global Routing) is uninstalled.
[09/04 21:40:18  36690s] ### Time Record (Data Preparation) is installed.
[09/04 21:40:18  36691s] ### Time Record (Data Preparation) is uninstalled.
[09/04 21:40:19  36691s] ### track-assign external-init starts on Thu Sep  4 21:40:19 2025 with memory = 2448.16 (MB), peak = 4428.95 (MB)
[09/04 21:40:19  36691s] ### Time Record (Track Assignment) is installed.
[09/04 21:40:19  36691s] ### Time Record (Track Assignment) is uninstalled.
[09/04 21:40:19  36691s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.3 GB --1.37 [8]--
[09/04 21:40:19  36692s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/04 21:40:19  36692s] #Cpu time = 00:00:07
[09/04 21:40:19  36692s] #Elapsed time = 00:00:06
[09/04 21:40:19  36692s] #Increased memory = 211.22 (MB)
[09/04 21:40:19  36692s] #Total memory = 2448.16 (MB)
[09/04 21:40:19  36692s] #Peak memory = 4428.95 (MB)
[09/04 21:40:19  36692s] #Using multithreading with 8 threads.
[09/04 21:40:20  36693s] ### Time Record (Detail Routing) is installed.
[09/04 21:40:20  36694s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/04 21:40:26  36700s] #
[09/04 21:40:26  36700s] #Start Detail Routing..
[09/04 21:40:26  36700s] #start initial detail routing ...
[09/04 21:40:26  36700s] ### Design has 0 dirty nets, has valid drcs
[09/04 21:40:26  36701s] #   number of violations = 505
[09/04 21:40:26  36701s] #
[09/04 21:40:26  36701s] #    By Layer and Type :
[09/04 21:40:26  36701s] #	         MetSpc    Short   Totals
[09/04 21:40:26  36701s] #	Metal1      265        0      265
[09/04 21:40:26  36701s] #	Metal2        2      111      113
[09/04 21:40:26  36701s] #	Metal3       16       90      106
[09/04 21:40:26  36701s] #	Metal4        2       19       21
[09/04 21:40:26  36701s] #	Totals      285      220      505
[09/04 21:40:26  36701s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2476.16 (MB), peak = 4428.95 (MB)
[09/04 21:40:27  36703s] #start 1st optimization iteration ...
[09/04 21:40:34  36732s] #   number of violations = 185
[09/04 21:40:34  36732s] #
[09/04 21:40:34  36732s] #    By Layer and Type :
[09/04 21:40:34  36732s] #	         MetSpc    Short      Mar   Totals
[09/04 21:40:34  36732s] #	Metal1        0        0        0        0
[09/04 21:40:34  36732s] #	Metal2        2       89        0       91
[09/04 21:40:34  36732s] #	Metal3        4       58        2       64
[09/04 21:40:34  36732s] #	Metal4        0       30        0       30
[09/04 21:40:34  36732s] #	Totals        6      177        2      185
[09/04 21:40:34  36732s] #    number of process antenna violations = 58
[09/04 21:40:34  36732s] #cpu time = 00:00:29, elapsed time = 00:00:08, memory = 2502.56 (MB), peak = 4428.95 (MB)
[09/04 21:40:34  36733s] #start 2nd optimization iteration ...
[09/04 21:40:43  36748s] #   number of violations = 202
[09/04 21:40:43  36748s] #
[09/04 21:40:43  36748s] #    By Layer and Type :
[09/04 21:40:43  36748s] #	         MetSpc    Short   Totals
[09/04 21:40:43  36748s] #	Metal1        0        0        0
[09/04 21:40:43  36748s] #	Metal2        2       94       96
[09/04 21:40:43  36748s] #	Metal3        5       73       78
[09/04 21:40:43  36748s] #	Metal4        1       27       28
[09/04 21:40:43  36748s] #	Totals        8      194      202
[09/04 21:40:43  36748s] #    number of process antenna violations = 58
[09/04 21:40:43  36748s] #cpu time = 00:00:15, elapsed time = 00:00:09, memory = 2499.70 (MB), peak = 4428.95 (MB)
[09/04 21:40:43  36748s] #start 3rd optimization iteration ...
[09/04 21:40:51  36762s] #   number of violations = 197
[09/04 21:40:51  36762s] #
[09/04 21:40:51  36762s] #    By Layer and Type :
[09/04 21:40:51  36762s] #	         MetSpc    Short      Mar   Totals
[09/04 21:40:51  36762s] #	Metal1        0        0        0        0
[09/04 21:40:51  36762s] #	Metal2        0       92        0       92
[09/04 21:40:51  36762s] #	Metal3        7       73        2       82
[09/04 21:40:51  36762s] #	Metal4        0       23        0       23
[09/04 21:40:51  36762s] #	Totals        7      188        2      197
[09/04 21:40:51  36762s] #    number of process antenna violations = 58
[09/04 21:40:51  36762s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 2499.40 (MB), peak = 4428.95 (MB)
[09/04 21:40:51  36763s] #start 4th optimization iteration ...
[09/04 21:41:02  36783s] #   number of violations = 211
[09/04 21:41:02  36783s] #
[09/04 21:41:02  36783s] #    By Layer and Type :
[09/04 21:41:02  36783s] #	         MetSpc    Short      Mar   Totals
[09/04 21:41:02  36783s] #	Metal1        0        0        0        0
[09/04 21:41:02  36783s] #	Metal2        3       93        0       96
[09/04 21:41:02  36783s] #	Metal3        5       87        4       96
[09/04 21:41:02  36783s] #	Metal4        0       19        0       19
[09/04 21:41:02  36783s] #	Totals        8      199        4      211
[09/04 21:41:02  36783s] #    number of process antenna violations = 58
[09/04 21:41:02  36784s] #cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2501.30 (MB), peak = 4428.95 (MB)
[09/04 21:41:02  36784s] #start 5th optimization iteration ...
[09/04 21:41:14  36807s] #   number of violations = 212
[09/04 21:41:14  36807s] #
[09/04 21:41:14  36807s] #    By Layer and Type :
[09/04 21:41:14  36807s] #	         MetSpc    Short      Mar   Totals
[09/04 21:41:14  36807s] #	Metal1        0        0        0        0
[09/04 21:41:14  36807s] #	Metal2        1       89        0       90
[09/04 21:41:14  36807s] #	Metal3        5       89        3       97
[09/04 21:41:14  36807s] #	Metal4        2       23        0       25
[09/04 21:41:14  36807s] #	Totals        8      201        3      212
[09/04 21:41:14  36807s] #    number of process antenna violations = 58
[09/04 21:41:14  36807s] #cpu time = 00:00:24, elapsed time = 00:00:12, memory = 2502.79 (MB), peak = 4428.95 (MB)
[09/04 21:41:14  36808s] #start 6th optimization iteration ...
[09/04 21:41:33  36844s] #   number of violations = 205
[09/04 21:41:33  36844s] #
[09/04 21:41:33  36844s] #    By Layer and Type :
[09/04 21:41:33  36844s] #	         MetSpc    Short      Mar   Totals
[09/04 21:41:33  36844s] #	Metal1        0        0        0        0
[09/04 21:41:33  36844s] #	Metal2        0       97        0       97
[09/04 21:41:33  36844s] #	Metal3        4       83        1       88
[09/04 21:41:33  36844s] #	Metal4        2       18        0       20
[09/04 21:41:33  36844s] #	Totals        6      198        1      205
[09/04 21:41:33  36844s] #    number of process antenna violations = 58
[09/04 21:41:33  36844s] #cpu time = 00:00:37, elapsed time = 00:00:19, memory = 2501.75 (MB), peak = 4428.95 (MB)
[09/04 21:41:33  36845s] #start 7th optimization iteration ...
[09/04 21:41:42  36859s] #   number of violations = 213
[09/04 21:41:42  36859s] #
[09/04 21:41:42  36859s] #    By Layer and Type :
[09/04 21:41:42  36859s] #	         MetSpc    Short      Mar   Totals
[09/04 21:41:42  36859s] #	Metal1        0        0        0        0
[09/04 21:41:42  36859s] #	Metal2        1       98        0       99
[09/04 21:41:42  36859s] #	Metal3        3       88        5       96
[09/04 21:41:42  36859s] #	Metal4        1       17        0       18
[09/04 21:41:42  36859s] #	Totals        5      203        5      213
[09/04 21:41:42  36859s] #    number of process antenna violations = 58
[09/04 21:41:42  36859s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 2500.53 (MB), peak = 4428.95 (MB)
[09/04 21:41:42  36859s] #start 8th optimization iteration ...
[09/04 21:41:52  36877s] #   number of violations = 203
[09/04 21:41:52  36877s] #
[09/04 21:41:52  36877s] #    By Layer and Type :
[09/04 21:41:52  36877s] #	         MetSpc    Short      Mar   Totals
[09/04 21:41:52  36877s] #	Metal1        0        0        0        0
[09/04 21:41:52  36877s] #	Metal2        2       87        0       89
[09/04 21:41:52  36877s] #	Metal3        7       79        1       87
[09/04 21:41:52  36877s] #	Metal4        0       27        0       27
[09/04 21:41:52  36877s] #	Totals        9      193        1      203
[09/04 21:41:52  36877s] #    number of process antenna violations = 58
[09/04 21:41:52  36877s] #cpu time = 00:00:18, elapsed time = 00:00:11, memory = 2501.05 (MB), peak = 4428.95 (MB)
[09/04 21:41:52  36877s] #start 9th optimization iteration ...
[09/04 21:42:01  36892s] #   number of violations = 179
[09/04 21:42:01  36892s] #
[09/04 21:42:01  36892s] #    By Layer and Type :
[09/04 21:42:01  36892s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/04 21:42:01  36892s] #	Metal1        0        0        0        0        0
[09/04 21:42:01  36892s] #	Metal2        1       94        0        1       96
[09/04 21:42:01  36892s] #	Metal3        2       57        2        0       61
[09/04 21:42:01  36892s] #	Metal4        0       22        0        0       22
[09/04 21:42:01  36892s] #	Totals        3      173        2        1      179
[09/04 21:42:01  36892s] #    number of process antenna violations = 58
[09/04 21:42:01  36893s] #cpu time = 00:00:15, elapsed time = 00:00:08, memory = 2499.82 (MB), peak = 4428.95 (MB)
[09/04 21:42:01  36893s] #start 10th optimization iteration ...
[09/04 21:42:11  36912s] #   number of violations = 213
[09/04 21:42:11  36912s] #
[09/04 21:42:11  36912s] #    By Layer and Type :
[09/04 21:42:11  36912s] #	         MetSpc    Short      Mar   Totals
[09/04 21:42:11  36912s] #	Metal1        0        0        0        0
[09/04 21:42:11  36912s] #	Metal2        1       93        0       94
[09/04 21:42:11  36912s] #	Metal3        5       81        2       88
[09/04 21:42:11  36912s] #	Metal4        2       29        0       31
[09/04 21:42:11  36912s] #	Totals        8      203        2      213
[09/04 21:42:11  36912s] #    number of process antenna violations = 58
[09/04 21:42:11  36912s] #cpu time = 00:00:19, elapsed time = 00:00:11, memory = 2502.29 (MB), peak = 4428.95 (MB)
[09/04 21:42:11  36912s] #start 11th optimization iteration ...
[09/04 21:42:28  36944s] #   number of violations = 223
[09/04 21:42:28  36944s] #
[09/04 21:42:28  36944s] #    By Layer and Type :
[09/04 21:42:28  36944s] #	         MetSpc    Short      Mar   Totals
[09/04 21:42:28  36944s] #	Metal1        0        0        0        0
[09/04 21:42:28  36944s] #	Metal2        1       97        0       98
[09/04 21:42:28  36944s] #	Metal3        6       95        2      103
[09/04 21:42:28  36944s] #	Metal4        2       20        0       22
[09/04 21:42:28  36944s] #	Totals        9      212        2      223
[09/04 21:42:28  36944s] #    number of process antenna violations = 58
[09/04 21:42:28  36944s] #cpu time = 00:00:32, elapsed time = 00:00:16, memory = 2500.93 (MB), peak = 4428.95 (MB)
[09/04 21:42:28  36944s] #start 12th optimization iteration ...
[09/04 21:42:45  36976s] #   number of violations = 208
[09/04 21:42:45  36976s] #
[09/04 21:42:45  36976s] #    By Layer and Type :
[09/04 21:42:45  36976s] #	         MetSpc    Short   Totals
[09/04 21:42:45  36976s] #	Metal1        0        0        0
[09/04 21:42:45  36976s] #	Metal2        1       98       99
[09/04 21:42:45  36976s] #	Metal3        5       80       85
[09/04 21:42:45  36976s] #	Metal4        1       23       24
[09/04 21:42:45  36976s] #	Totals        7      201      208
[09/04 21:42:45  36976s] #    number of process antenna violations = 58
[09/04 21:42:45  36976s] #cpu time = 00:00:33, elapsed time = 00:00:17, memory = 2504.98 (MB), peak = 4428.95 (MB)
[09/04 21:42:45  36977s] #start 13th optimization iteration ...
[09/04 21:42:55  36994s] #   number of violations = 181
[09/04 21:42:55  36994s] #
[09/04 21:42:55  36994s] #    By Layer and Type :
[09/04 21:42:55  36994s] #	         MetSpc    Short   Totals
[09/04 21:42:55  36994s] #	Metal1        0        0        0
[09/04 21:42:55  36994s] #	Metal2        1       83       84
[09/04 21:42:55  36994s] #	Metal3        4       61       65
[09/04 21:42:55  36994s] #	Metal4        0       32       32
[09/04 21:42:55  36994s] #	Totals        5      176      181
[09/04 21:42:55  36994s] #    number of process antenna violations = 58
[09/04 21:42:55  36994s] #cpu time = 00:00:18, elapsed time = 00:00:10, memory = 2500.08 (MB), peak = 4428.95 (MB)
[09/04 21:42:55  36995s] #start 14th optimization iteration ...
[09/04 21:43:03  37009s] #   number of violations = 185
[09/04 21:43:03  37009s] #
[09/04 21:43:03  37009s] #    By Layer and Type :
[09/04 21:43:03  37009s] #	         MetSpc    Short   Totals
[09/04 21:43:03  37009s] #	Metal1        0        0        0
[09/04 21:43:03  37009s] #	Metal2        1       93       94
[09/04 21:43:03  37009s] #	Metal3        5       67       72
[09/04 21:43:03  37009s] #	Metal4        1       18       19
[09/04 21:43:03  37009s] #	Totals        7      178      185
[09/04 21:43:03  37009s] #    number of process antenna violations = 58
[09/04 21:43:03  37009s] #cpu time = 00:00:15, elapsed time = 00:00:08, memory = 2503.25 (MB), peak = 4428.95 (MB)
[09/04 21:43:03  37010s] #start 15th optimization iteration ...
[09/04 21:43:14  37027s] #   number of violations = 196
[09/04 21:43:14  37027s] #
[09/04 21:43:14  37027s] #    By Layer and Type :
[09/04 21:43:14  37027s] #	         MetSpc    Short      Mar   Totals
[09/04 21:43:14  37027s] #	Metal1        0        0        0        0
[09/04 21:43:14  37027s] #	Metal2        1      102        0      103
[09/04 21:43:14  37027s] #	Metal3        4       58        1       63
[09/04 21:43:14  37027s] #	Metal4        2       28        0       30
[09/04 21:43:14  37027s] #	Totals        7      188        1      196
[09/04 21:43:14  37027s] #    number of process antenna violations = 58
[09/04 21:43:14  37027s] #cpu time = 00:00:18, elapsed time = 00:00:11, memory = 2502.13 (MB), peak = 4428.95 (MB)
[09/04 21:43:14  37027s] #start 16th optimization iteration ...
[09/04 21:43:30  37058s] #   number of violations = 194
[09/04 21:43:30  37058s] #
[09/04 21:43:30  37058s] #    By Layer and Type :
[09/04 21:43:30  37058s] #	         MetSpc    Short      Mar   Totals
[09/04 21:43:30  37058s] #	Metal1        0        0        0        0
[09/04 21:43:30  37058s] #	Metal2        0       88        0       88
[09/04 21:43:30  37058s] #	Metal3        5       77        2       84
[09/04 21:43:30  37058s] #	Metal4        0       22        0       22
[09/04 21:43:30  37058s] #	Totals        5      187        2      194
[09/04 21:43:30  37058s] #    number of process antenna violations = 58
[09/04 21:43:30  37058s] #cpu time = 00:00:31, elapsed time = 00:00:16, memory = 2502.79 (MB), peak = 4428.95 (MB)
[09/04 21:43:30  37058s] #start 17th optimization iteration ...
[09/04 21:43:44  37085s] #   number of violations = 198
[09/04 21:43:44  37085s] #
[09/04 21:43:44  37085s] #    By Layer and Type :
[09/04 21:43:44  37085s] #	         MetSpc    Short      Mar   Totals
[09/04 21:43:44  37085s] #	Metal1        0        0        0        0
[09/04 21:43:44  37085s] #	Metal2        3       92        0       95
[09/04 21:43:44  37085s] #	Metal3        4       77        3       84
[09/04 21:43:44  37085s] #	Metal4        1       18        0       19
[09/04 21:43:44  37085s] #	Totals        8      187        3      198
[09/04 21:43:44  37085s] #    number of process antenna violations = 58
[09/04 21:43:44  37085s] #cpu time = 00:00:27, elapsed time = 00:00:14, memory = 2502.93 (MB), peak = 4428.95 (MB)
[09/04 21:43:44  37086s] #start 18th optimization iteration ...
[09/04 21:44:05  37127s] #   number of violations = 197
[09/04 21:44:05  37127s] #
[09/04 21:44:05  37127s] #    By Layer and Type :
[09/04 21:44:05  37127s] #	         MetSpc    Short   Totals
[09/04 21:44:05  37127s] #	Metal1        0        0        0
[09/04 21:44:05  37127s] #	Metal2        2       95       97
[09/04 21:44:05  37127s] #	Metal3        1       82       83
[09/04 21:44:05  37127s] #	Metal4        0       17       17
[09/04 21:44:05  37127s] #	Totals        3      194      197
[09/04 21:44:05  37127s] #    number of process antenna violations = 58
[09/04 21:44:05  37127s] #cpu time = 00:00:41, elapsed time = 00:00:21, memory = 2505.24 (MB), peak = 4428.95 (MB)
[09/04 21:44:05  37127s] #start 19th optimization iteration ...
[09/04 21:44:17  37145s] #   number of violations = 196
[09/04 21:44:17  37145s] #
[09/04 21:44:17  37145s] #    By Layer and Type :
[09/04 21:44:17  37145s] #	         MetSpc    Short      Mar   Totals
[09/04 21:44:17  37145s] #	Metal1        0        0        0        0
[09/04 21:44:17  37145s] #	Metal2        1       95        0       96
[09/04 21:44:17  37145s] #	Metal3        6       70        1       77
[09/04 21:44:17  37145s] #	Metal4        0       23        0       23
[09/04 21:44:17  37145s] #	Totals        7      188        1      196
[09/04 21:44:17  37145s] #    number of process antenna violations = 58
[09/04 21:44:17  37145s] #cpu time = 00:00:18, elapsed time = 00:00:12, memory = 2502.68 (MB), peak = 4428.95 (MB)
[09/04 21:44:17  37145s] #start 20th optimization iteration ...
[09/04 21:44:27  37163s] #   number of violations = 181
[09/04 21:44:27  37163s] #
[09/04 21:44:27  37163s] #    By Layer and Type :
[09/04 21:44:27  37163s] #	         MetSpc    Short   Totals
[09/04 21:44:27  37163s] #	Metal1        0        0        0
[09/04 21:44:27  37163s] #	Metal2        4       79       83
[09/04 21:44:27  37163s] #	Metal3        4       67       71
[09/04 21:44:27  37163s] #	Metal4        0       27       27
[09/04 21:44:27  37163s] #	Totals        8      173      181
[09/04 21:44:27  37163s] #    number of process antenna violations = 58
[09/04 21:44:27  37163s] #cpu time = 00:00:18, elapsed time = 00:00:10, memory = 2502.71 (MB), peak = 4428.95 (MB)
[09/04 21:44:27  37164s] #start 21th optimization iteration ...
[09/04 21:44:51  37199s] #   number of violations = 194
[09/04 21:44:51  37199s] #
[09/04 21:44:51  37199s] #    By Layer and Type :
[09/04 21:44:51  37199s] #	         MetSpc    Short      Mar   Totals
[09/04 21:44:51  37199s] #	Metal1        0        0        0        0
[09/04 21:44:51  37199s] #	Metal2        2       82        0       84
[09/04 21:44:51  37199s] #	Metal3        2       89        1       92
[09/04 21:44:51  37199s] #	Metal4        1       17        0       18
[09/04 21:44:51  37199s] #	Totals        5      188        1      194
[09/04 21:44:51  37199s] #    number of process antenna violations = 58
[09/04 21:44:51  37199s] #cpu time = 00:00:35, elapsed time = 00:00:24, memory = 2504.04 (MB), peak = 4428.95 (MB)
[09/04 21:44:51  37199s] #start 22th optimization iteration ...
[09/04 21:45:06  37226s] #   number of violations = 196
[09/04 21:45:06  37226s] #
[09/04 21:45:06  37226s] #    By Layer and Type :
[09/04 21:45:06  37226s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/04 21:45:06  37226s] #	Metal1        0        0        0        0        0
[09/04 21:45:06  37226s] #	Metal2        2       90        0        1       93
[09/04 21:45:06  37226s] #	Metal3        5       78        1        0       84
[09/04 21:45:06  37226s] #	Metal4        1       18        0        0       19
[09/04 21:45:06  37226s] #	Totals        8      186        1        1      196
[09/04 21:45:06  37226s] #    number of process antenna violations = 58
[09/04 21:45:06  37226s] #cpu time = 00:00:28, elapsed time = 00:00:15, memory = 2504.15 (MB), peak = 4428.95 (MB)
[09/04 21:45:06  37227s] #start 23th optimization iteration ...
[09/04 21:45:27  37266s] #   number of violations = 200
[09/04 21:45:27  37266s] #
[09/04 21:45:27  37266s] #    By Layer and Type :
[09/04 21:45:27  37266s] #	         MetSpc    Short      Mar   Totals
[09/04 21:45:27  37266s] #	Metal1        0        0        0        0
[09/04 21:45:27  37266s] #	Metal2        2       92        0       94
[09/04 21:45:27  37266s] #	Metal3        2       81        1       84
[09/04 21:45:27  37266s] #	Metal4        2       20        0       22
[09/04 21:45:27  37266s] #	Totals        6      193        1      200
[09/04 21:45:27  37266s] #    number of process antenna violations = 58
[09/04 21:45:27  37266s] #cpu time = 00:00:39, elapsed time = 00:00:21, memory = 2502.10 (MB), peak = 4428.95 (MB)
[09/04 21:45:27  37266s] #start 24th optimization iteration ...
[09/04 21:45:48  37305s] #   number of violations = 200
[09/04 21:45:48  37305s] #
[09/04 21:45:48  37305s] #    By Layer and Type :
[09/04 21:45:48  37305s] #	         MetSpc    Short      Mar   Totals
[09/04 21:45:48  37305s] #	Metal1        0        0        0        0
[09/04 21:45:48  37305s] #	Metal2        2       92        0       94
[09/04 21:45:48  37305s] #	Metal3        2       81        1       84
[09/04 21:45:48  37305s] #	Metal4        2       20        0       22
[09/04 21:45:48  37305s] #	Totals        6      193        1      200
[09/04 21:45:48  37305s] #    number of process antenna violations = 58
[09/04 21:45:48  37305s] #cpu time = 00:00:39, elapsed time = 00:00:20, memory = 2501.86 (MB), peak = 4428.95 (MB)
[09/04 21:45:48  37306s] #start 25th optimization iteration ...
[09/04 21:46:01  37326s] #   number of violations = 200
[09/04 21:46:01  37326s] #
[09/04 21:46:01  37326s] #    By Layer and Type :
[09/04 21:46:01  37326s] #	         MetSpc    Short      Mar   Totals
[09/04 21:46:01  37326s] #	Metal1        0        0        0        0
[09/04 21:46:01  37326s] #	Metal2        2       92        0       94
[09/04 21:46:01  37326s] #	Metal3        2       81        1       84
[09/04 21:46:01  37326s] #	Metal4        2       20        0       22
[09/04 21:46:01  37326s] #	Totals        6      193        1      200
[09/04 21:46:01  37326s] #    number of process antenna violations = 58
[09/04 21:46:01  37326s] #cpu time = 00:00:21, elapsed time = 00:00:13, memory = 2502.06 (MB), peak = 4428.95 (MB)
[09/04 21:46:01  37326s] #start 26th optimization iteration ...
[09/04 21:46:15  37352s] #   number of violations = 200
[09/04 21:46:15  37352s] #
[09/04 21:46:15  37352s] #    By Layer and Type :
[09/04 21:46:15  37352s] #	         MetSpc    Short      Mar   Totals
[09/04 21:46:15  37352s] #	Metal1        0        0        0        0
[09/04 21:46:15  37352s] #	Metal2        2       92        0       94
[09/04 21:46:15  37352s] #	Metal3        2       81        1       84
[09/04 21:46:15  37352s] #	Metal4        2       20        0       22
[09/04 21:46:15  37352s] #	Totals        6      193        1      200
[09/04 21:46:15  37352s] #    number of process antenna violations = 58
[09/04 21:46:15  37352s] #cpu time = 00:00:25, elapsed time = 00:00:15, memory = 2505.45 (MB), peak = 4428.95 (MB)
[09/04 21:46:15  37352s] #start 27th optimization iteration ...
[09/04 21:46:28  37375s] #   number of violations = 200
[09/04 21:46:28  37375s] #
[09/04 21:46:28  37375s] #    By Layer and Type :
[09/04 21:46:28  37375s] #	         MetSpc    Short      Mar   Totals
[09/04 21:46:28  37375s] #	Metal1        0        0        0        0
[09/04 21:46:28  37375s] #	Metal2        2       92        0       94
[09/04 21:46:28  37375s] #	Metal3        2       81        1       84
[09/04 21:46:28  37375s] #	Metal4        2       20        0       22
[09/04 21:46:28  37375s] #	Totals        6      193        1      200
[09/04 21:46:28  37375s] #    number of process antenna violations = 58
[09/04 21:46:29  37375s] #cpu time = 00:00:23, elapsed time = 00:00:13, memory = 2501.99 (MB), peak = 4428.95 (MB)
[09/04 21:46:29  37376s] #Complete Detail Routing.
[09/04 21:46:29  37376s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 21:46:29  37376s] #Total wire length = 2342167 um.
[09/04 21:46:29  37376s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 21:46:29  37376s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 21:46:29  37376s] #Total wire length on LAYER Metal2 = 654247 um.
[09/04 21:46:29  37376s] #Total wire length on LAYER Metal3 = 932467 um.
[09/04 21:46:29  37376s] #Total wire length on LAYER Metal4 = 755453 um.
[09/04 21:46:29  37376s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 21:46:29  37376s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 21:46:29  37376s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 21:46:29  37376s] #Total number of vias = 286519
[09/04 21:46:29  37376s] #Up-Via Summary (total 286519):
[09/04 21:46:29  37376s] #           
[09/04 21:46:29  37376s] #-----------------------
[09/04 21:46:29  37376s] # Metal1         141571
[09/04 21:46:29  37376s] # Metal2         104210
[09/04 21:46:29  37376s] # Metal3          40738
[09/04 21:46:29  37376s] #-----------------------
[09/04 21:46:29  37376s] #                286519 
[09/04 21:46:29  37376s] #
[09/04 21:46:29  37376s] #Total number of DRC violations = 200
[09/04 21:46:29  37376s] #Total number of violations on LAYER Metal1 = 0
[09/04 21:46:29  37376s] #Total number of violations on LAYER Metal2 = 94
[09/04 21:46:29  37376s] #Total number of violations on LAYER Metal3 = 84
[09/04 21:46:29  37376s] #Total number of violations on LAYER Metal4 = 22
[09/04 21:46:29  37376s] #Total number of violations on LAYER Metal5 = 0
[09/04 21:46:29  37376s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 21:46:29  37376s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 21:46:29  37376s] ### Time Record (Detail Routing) is uninstalled.
[09/04 21:46:29  37376s] #Cpu time = 00:11:24
[09/04 21:46:29  37376s] #Elapsed time = 00:06:09
[09/04 21:46:29  37376s] #Increased memory = 25.94 (MB)
[09/04 21:46:29  37376s] #Total memory = 2474.09 (MB)
[09/04 21:46:29  37376s] #Peak memory = 4428.95 (MB)
[09/04 21:46:29  37376s] ### Time Record (Antenna Fixing) is installed.
[09/04 21:46:29  37376s] #
[09/04 21:46:29  37376s] #start routing for process antenna violation fix ...
[09/04 21:46:29  37377s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/04 21:46:37  37387s] #
[09/04 21:46:37  37387s] #    By Layer and Type :
[09/04 21:46:37  37387s] #	         MetSpc    Short      Mar   Totals
[09/04 21:46:37  37387s] #	Metal1        0        0        0        0
[09/04 21:46:37  37387s] #	Metal2        2       92        0       94
[09/04 21:46:37  37387s] #	Metal3        2       81        1       84
[09/04 21:46:37  37387s] #	Metal4        2       20        0       22
[09/04 21:46:37  37387s] #	Totals        6      193        1      200
[09/04 21:46:37  37387s] #cpu time = 00:00:11, elapsed time = 00:00:08, memory = 2496.31 (MB), peak = 4428.95 (MB)
[09/04 21:46:37  37387s] #
[09/04 21:46:37  37387s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 21:46:37  37387s] #Total wire length = 2342167 um.
[09/04 21:46:37  37387s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 21:46:37  37387s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 21:46:37  37387s] #Total wire length on LAYER Metal2 = 654247 um.
[09/04 21:46:37  37387s] #Total wire length on LAYER Metal3 = 932467 um.
[09/04 21:46:37  37387s] #Total wire length on LAYER Metal4 = 755453 um.
[09/04 21:46:37  37387s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 21:46:37  37387s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 21:46:37  37387s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 21:46:37  37387s] #Total number of vias = 286519
[09/04 21:46:37  37387s] #Up-Via Summary (total 286519):
[09/04 21:46:37  37387s] #           
[09/04 21:46:37  37387s] #-----------------------
[09/04 21:46:37  37387s] # Metal1         141571
[09/04 21:46:37  37387s] # Metal2         104210
[09/04 21:46:37  37387s] # Metal3          40738
[09/04 21:46:37  37387s] #-----------------------
[09/04 21:46:37  37387s] #                286519 
[09/04 21:46:37  37387s] #
[09/04 21:46:37  37387s] #Total number of DRC violations = 200
[09/04 21:46:37  37387s] #Total number of process antenna violations = 8
[09/04 21:46:37  37387s] #Total number of net violated process antenna rule = 8 ant fix stage
[09/04 21:46:37  37387s] #Total number of violations on LAYER Metal1 = 0
[09/04 21:46:37  37387s] #Total number of violations on LAYER Metal2 = 94
[09/04 21:46:37  37387s] #Total number of violations on LAYER Metal3 = 84
[09/04 21:46:37  37387s] #Total number of violations on LAYER Metal4 = 22
[09/04 21:46:37  37387s] #Total number of violations on LAYER Metal5 = 0
[09/04 21:46:37  37387s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 21:46:37  37387s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 21:46:37  37387s] #
[09/04 21:46:37  37388s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/04 21:46:37  37390s] #
[09/04 21:46:37  37390s] # start diode insertion for process antenna violation fix ...
[09/04 21:46:37  37390s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/04 21:46:37  37390s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2473.49 (MB), peak = 4428.95 (MB)
[09/04 21:46:37  37390s] #
[09/04 21:46:37  37390s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 21:46:37  37390s] #Total wire length = 2342167 um.
[09/04 21:46:37  37390s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 21:46:37  37390s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 21:46:37  37390s] #Total wire length on LAYER Metal2 = 654247 um.
[09/04 21:46:37  37390s] #Total wire length on LAYER Metal3 = 932467 um.
[09/04 21:46:37  37390s] #Total wire length on LAYER Metal4 = 755453 um.
[09/04 21:46:37  37390s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 21:46:37  37390s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 21:46:37  37390s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 21:46:37  37390s] #Total number of vias = 286519
[09/04 21:46:37  37390s] #Up-Via Summary (total 286519):
[09/04 21:46:37  37390s] #           
[09/04 21:46:37  37390s] #-----------------------
[09/04 21:46:37  37390s] # Metal1         141571
[09/04 21:46:37  37390s] # Metal2         104210
[09/04 21:46:37  37390s] # Metal3          40738
[09/04 21:46:37  37390s] #-----------------------
[09/04 21:46:37  37390s] #                286519 
[09/04 21:46:37  37390s] #
[09/04 21:46:37  37390s] #Total number of DRC violations = 200
[09/04 21:46:37  37390s] #Total number of process antenna violations = 11
[09/04 21:46:37  37390s] #Total number of net violated process antenna rule = 8 
[09/04 21:46:37  37390s] #Total number of violations on LAYER Metal1 = 0
[09/04 21:46:37  37390s] #Total number of violations on LAYER Metal2 = 94
[09/04 21:46:37  37390s] #Total number of violations on LAYER Metal3 = 84
[09/04 21:46:37  37390s] #Total number of violations on LAYER Metal4 = 22
[09/04 21:46:37  37390s] #Total number of violations on LAYER Metal5 = 0
[09/04 21:46:37  37390s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 21:46:37  37390s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 21:46:37  37390s] #
[09/04 21:46:37  37390s] #WARNING (NRDR-309) There are more than 100 DRCs. The router will not invoke the process of delete and reroute to fix antenna violation. 
[09/04 21:46:37  37390s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/04 21:46:38  37391s] #
[09/04 21:46:38  37392s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 21:46:38  37392s] #Total wire length = 2342167 um.
[09/04 21:46:38  37392s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 21:46:38  37392s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 21:46:38  37392s] #Total wire length on LAYER Metal2 = 654247 um.
[09/04 21:46:38  37392s] #Total wire length on LAYER Metal3 = 932467 um.
[09/04 21:46:38  37392s] #Total wire length on LAYER Metal4 = 755453 um.
[09/04 21:46:38  37392s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 21:46:38  37392s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 21:46:38  37392s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 21:46:38  37392s] #Total number of vias = 286519
[09/04 21:46:38  37392s] #Up-Via Summary (total 286519):
[09/04 21:46:38  37392s] #           
[09/04 21:46:38  37392s] #-----------------------
[09/04 21:46:38  37392s] # Metal1         141571
[09/04 21:46:38  37392s] # Metal2         104210
[09/04 21:46:38  37392s] # Metal3          40738
[09/04 21:46:38  37392s] #-----------------------
[09/04 21:46:38  37392s] #                286519 
[09/04 21:46:38  37392s] #
[09/04 21:46:38  37392s] #Total number of DRC violations = 200
[09/04 21:46:38  37392s] #Total number of process antenna violations = 11
[09/04 21:46:38  37392s] #Total number of net violated process antenna rule = 8 
[09/04 21:46:38  37392s] #Total number of violations on LAYER Metal1 = 0
[09/04 21:46:38  37392s] #Total number of violations on LAYER Metal2 = 94
[09/04 21:46:38  37392s] #Total number of violations on LAYER Metal3 = 84
[09/04 21:46:38  37392s] #Total number of violations on LAYER Metal4 = 22
[09/04 21:46:38  37392s] #Total number of violations on LAYER Metal5 = 0
[09/04 21:46:38  37392s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 21:46:38  37392s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 21:46:38  37392s] #
[09/04 21:46:38  37392s] ### Time Record (Antenna Fixing) is uninstalled.
[09/04 21:46:38  37392s] #detailRoute Statistics:
[09/04 21:46:38  37392s] #Cpu time = 00:11:39
[09/04 21:46:38  37392s] #Elapsed time = 00:06:18
[09/04 21:46:38  37392s] #Increased memory = 24.04 (MB)
[09/04 21:46:38  37392s] #Total memory = 2472.19 (MB)
[09/04 21:46:38  37392s] #Peak memory = 4428.95 (MB)
[09/04 21:46:38  37392s] ### global_detail_route design signature (456): route=1309050426 flt_obj=0 vio=1923088082 shield_wire=1
[09/04 21:46:38  37392s] ### Time Record (DB Export) is installed.
[09/04 21:46:38  37392s] ### export design design signature (457): route=1309050426 flt_obj=0 vio=1923088082 swire=282492057 shield_wire=1 net_attr=2097343185 dirty_area=0, del_dirty_area=0 cell=240579776 placement=1300692156 pin_access=2018110176
[09/04 21:46:39  37394s] ### Time Record (DB Export) is uninstalled.
[09/04 21:46:39  37394s] ### Time Record (Post Callback) is installed.
[09/04 21:46:39  37394s] ### Time Record (Post Callback) is uninstalled.
[09/04 21:46:39  37394s] #
[09/04 21:46:39  37394s] #globalDetailRoute statistics:
[09/04 21:46:39  37394s] #Cpu time = 00:11:53
[09/04 21:46:39  37394s] #Elapsed time = 00:06:28
[09/04 21:46:39  37394s] #Increased memory = 32.12 (MB)
[09/04 21:46:39  37394s] #Total memory = 2184.20 (MB)
[09/04 21:46:39  37394s] #Peak memory = 4428.95 (MB)
[09/04 21:46:39  37394s] #Number of warnings = 121
[09/04 21:46:39  37394s] #Total number of warnings = 388
[09/04 21:46:39  37394s] #Number of fails = 0
[09/04 21:46:39  37394s] #Total number of fails = 0
[09/04 21:46:39  37394s] #Complete globalDetailRoute on Thu Sep  4 21:46:39 2025
[09/04 21:46:39  37394s] #
[09/04 21:46:39  37394s] ### import design signature (458): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2018110176
[09/04 21:46:39  37394s] ### Time Record (globalDetailRoute) is uninstalled.
[09/04 21:46:39  37394s] % End globalDetailRoute (date=09/04 21:46:39, total cpu=0:11:53, real=0:06:28, peak res=3352.5M, current mem=2158.2M)
[09/04 21:46:39  37394s] #Default setup view is reset to func_view_wc.
[09/04 21:46:39  37394s] #Default setup view is reset to func_view_wc.
[09/04 21:46:39  37394s] #routeDesign: cpu time = 00:11:55, elapsed time = 00:06:29, memory = 2123.91 (MB), peak = 4428.95 (MB)
[09/04 21:46:39  37394s] 
[09/04 21:46:39  37394s] *** Summary of all messages that are not suppressed in this session:
[09/04 21:46:39  37394s] Severity  ID               Count  Summary                                  
[09/04 21:46:39  37394s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/04 21:46:39  37394s] *** Message Summary: 1 warning(s), 0 error(s)
[09/04 21:46:39  37394s] 
[09/04 21:46:39  37394s] ### Time Record (routeDesign) is uninstalled.
[09/04 21:46:39  37394s] ### 
[09/04 21:46:39  37394s] ###   Scalability Statistics
[09/04 21:46:39  37394s] ### 
[09/04 21:46:39  37394s] ### --------------------------------+----------------+----------------+----------------+
[09/04 21:46:39  37394s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/04 21:46:39  37394s] ### --------------------------------+----------------+----------------+----------------+
[09/04 21:46:39  37394s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/04 21:46:39  37394s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/04 21:46:39  37394s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/04 21:46:39  37394s] ###   DB Import                     |        00:00:05|        00:00:03|             1.8|
[09/04 21:46:39  37394s] ###   DB Export                     |        00:00:02|        00:00:01|             2.1|
[09/04 21:46:39  37394s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/04 21:46:39  37394s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/04 21:46:39  37394s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.2|
[09/04 21:46:39  37394s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/04 21:46:39  37394s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/04 21:46:39  37394s] ###   Detail Routing                |        00:11:24|        00:06:09|             1.9|
[09/04 21:46:39  37394s] ###   Antenna Fixing                |        00:00:16|        00:00:09|             1.7|
[09/04 21:46:39  37394s] ###   Entire Command                |        00:11:55|        00:06:29|             1.8|
[09/04 21:46:39  37394s] ### --------------------------------+----------------+----------------+----------------+
[09/04 21:46:39  37394s] ### 
[09/04 21:46:39  37394s] #% End routeDesign (date=09/04 21:46:39, total cpu=0:11:55, real=0:06:29, peak res=3352.5M, current mem=2123.9M)
[09/04 22:16:12  37567s] <CMD> verify_drc
[09/04 22:16:12  37567s]  *** Starting Verify DRC (MEM: 2974.1) ***
[09/04 22:16:12  37567s] 
[09/04 22:16:12  37567s]   VERIFY DRC ...... Starting Verification
[09/04 22:16:12  37567s]   VERIFY DRC ...... Initializing
[09/04 22:16:12  37567s]   VERIFY DRC ...... Deleting Existing Violations
[09/04 22:16:12  37567s]   VERIFY DRC ...... Creating Sub-Areas
[09/04 22:16:12  37567s]   VERIFY DRC ...... Using new threading
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 184.960 184.960} 1 of 100  Thread : 3
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {1479.680 0.000 1664.640 184.960} 9 of 100  Thread : 5
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {1109.760 0.000 1294.720 184.960} 7 of 100  Thread : 2
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100  Thread : 1
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100  Thread : 0
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 2
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 2
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 4
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 4
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100  Thread : 4
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 4
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 4
[09/04 22:16:12  37567s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 4
[09/04 22:16:12  37568s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 2
[09/04 22:16:12  37568s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 2
[09/04 22:16:12  37568s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 2
[09/04 22:16:12  37568s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 2
[09/04 22:16:12  37568s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 2
[09/04 22:16:12  37568s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 2
[09/04 22:16:12  37568s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 4
[09/04 22:16:12  37568s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 3
[09/04 22:16:12  37569s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 7
[09/04 22:16:12  37569s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 3
[09/04 22:16:12  37569s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 3
[09/04 22:16:12  37569s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 7
[09/04 22:16:13  37570s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 7
[09/04 22:16:13  37570s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 3
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 7
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 7
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 7
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100  Thread : 7
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 7
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 7
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 7
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 6
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 6
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 7
[09/04 22:16:13  37571s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 5
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 7
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 6
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 5
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100  Thread : 7
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 6
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 5
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 7
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 7
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 1
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100  Thread : 0
[09/04 22:16:13  37572s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 7
[09/04 22:16:13  37573s]  VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100  Thread : 5
[09/04 22:16:13  37573s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 5
[09/04 22:16:13  37573s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 5
[09/04 22:16:13  37573s]  VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100  Thread : 4
[09/04 22:16:13  37573s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 5
[09/04 22:16:13  37573s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/04 22:16:13  37573s]  VERIFY DRC ...... Thread : 2 finished.
[09/04 22:16:13  37573s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/04 22:16:13  37573s]  VERIFY DRC ...... Thread : 6 finished.
[09/04 22:16:13  37574s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/04 22:16:13  37574s]  VERIFY DRC ...... Thread : 7 finished.
[09/04 22:16:13  37574s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/04 22:16:13  37574s]  VERIFY DRC ...... Thread : 0 finished.
[09/04 22:16:13  37574s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/04 22:16:13  37574s]  VERIFY DRC ...... Thread : 3 finished.
[09/04 22:16:13  37575s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/04 22:16:13  37575s]  VERIFY DRC ...... Thread : 4 finished.
[09/04 22:16:13  37575s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/04 22:16:13  37575s]  VERIFY DRC ...... Thread : 1 finished.
[09/04 22:16:14  37575s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/04 22:16:14  37575s]  VERIFY DRC ...... Thread : 5 finished.
[09/04 22:16:14  37575s] 
[09/04 22:16:14  37575s]   Verification Complete : 1000 Viols.
[09/04 22:16:14  37575s] 
[09/04 22:16:14  37575s]  Violation Summary By Layer and Type:
[09/04 22:16:14  37575s] 
[09/04 22:16:14  37575s] 	         MetSpc    Short   Totals
[09/04 22:16:14  37575s] 	Metal1      916        0      916
[09/04 22:16:14  37575s] 	Metal2        1       42       43
[09/04 22:16:14  37575s] 	Metal3        1       34       35
[09/04 22:16:14  37575s] 	Metal4        1        5        6
[09/04 22:16:14  37575s] 	Totals      919       81     1000
[09/04 22:16:14  37575s] 
[09/04 22:16:14  37575s]  *** End Verify DRC (CPU: 0:00:07.7  ELAPSED TIME: 2.00  MEM: 32.0M) ***
[09/04 22:16:14  37575s] 
[09/04 22:17:11  37581s] <CMD> verify_connectivity -type regular
[09/04 22:17:11  37581s] VERIFY_CONNECTIVITY use new engine.
[09/04 22:17:11  37581s] 
[09/04 22:17:11  37581s] ******** Start: VERIFY CONNECTIVITY ********
[09/04 22:17:11  37581s] Start Time: Thu Sep  4 22:17:11 2025
[09/04 22:17:11  37581s] 
[09/04 22:17:11  37581s] Design Name: croc_chip
[09/04 22:17:11  37581s] Database Units: 1000
[09/04 22:17:11  37581s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[09/04 22:17:11  37581s] Error Limit = 1000; Warning Limit = 50
[09/04 22:17:11  37581s] Check specified nets
[09/04 22:17:12  37581s] Use 8 pthreads
[09/04 22:17:12  37583s] 
[09/04 22:17:12  37583s] Begin Summary 
[09/04 22:17:12  37583s]   Found no problems or warnings.
[09/04 22:17:12  37583s] End Summary
[09/04 22:17:12  37583s] 
[09/04 22:17:12  37583s] End Time: Thu Sep  4 22:17:12 2025
[09/04 22:17:12  37583s] Time Elapsed: 0:00:01.0
[09/04 22:17:12  37583s] 
[09/04 22:17:12  37583s] ******** End: VERIFY CONNECTIVITY ********
[09/04 22:17:12  37583s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/04 22:17:12  37583s]   (CPU Time: 0:00:02.5  MEM: 0.000M)
[09/04 22:17:12  37583s] 
[09/04 22:17:21  37584s] <CMD> verify_drc -limit 0
[09/04 22:17:21  37584s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/04 22:17:21  37584s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/04 22:17:21  37584s]  *** Starting Verify DRC (MEM: 3038.1) ***
[09/04 22:17:21  37584s] 
[09/04 22:17:21  37584s]   VERIFY DRC ...... Starting Verification
[09/04 22:17:21  37584s]   VERIFY DRC ...... Initializing
[09/04 22:17:21  37584s]   VERIFY DRC ...... Deleting Existing Violations
[09/04 22:17:21  37584s]   VERIFY DRC ...... Creating Sub-Areas
[09/04 22:17:21  37584s]   VERIFY DRC ...... Using new threading
[09/04 22:17:21  37584s]  VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100  Thread : 5
[09/04 22:17:21  37584s]  VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100  Thread : 7
[09/04 22:17:21  37584s]  VERIFY DRC ...... Sub-Area: {554.880 0.000 739.840 184.960} 4 of 100  Thread : 0
[09/04 22:17:21  37584s]  VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100  Thread : 7
[09/04 22:17:21  37584s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 5
[09/04 22:17:21  37584s]  VERIFY DRC ...... Sub-Area: {924.800 0.000 1109.760 184.960} 6 of 100  Thread : 4
[09/04 22:17:21  37584s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 0
[09/04 22:17:21  37584s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 0
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 2
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 2
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100  Thread : 2
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 2
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 2
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 2
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 0
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 0
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 0
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 0
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 2
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 0
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 0
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 3
[09/04 22:17:21  37585s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 6
[09/04 22:17:21  37586s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 3
[09/04 22:17:21  37586s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 3
[09/04 22:17:21  37586s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 6
[09/04 22:17:21  37586s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 3
[09/04 22:17:21  37586s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 6
[09/04 22:17:21  37588s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 6
[09/04 22:17:21  37588s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 7
[09/04 22:17:21  37588s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 6
[09/04 22:17:21  37588s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 6
[09/04 22:17:21  37588s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 6
[09/04 22:17:21  37588s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 6
[09/04 22:17:21  37588s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 6
[09/04 22:17:21  37588s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 6
[09/04 22:17:22  37588s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 6
[09/04 22:17:22  37588s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 7
[09/04 22:17:22  37588s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 6
[09/04 22:17:22  37588s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 7
[09/04 22:17:22  37588s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 6
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100  Thread : 6
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 7
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 7
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 6
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 1
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 6
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 7
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 5
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 3
[09/04 22:17:22  37589s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 6
[09/04 22:17:22  37590s]  VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100  Thread : 0
[09/04 22:17:22  37590s]  VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100  Thread : 2
[09/04 22:17:22  37590s]  VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100  Thread : 7
[09/04 22:17:22  37590s]  VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100  Thread : 1
[09/04 22:17:22  37590s]  VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100  Thread : 2
[09/04 22:17:22  37590s]  VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100  Thread : 4
[09/04 22:17:22  37590s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 7
[09/04 22:17:22  37591s]  VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100  Thread : 2
[09/04 22:17:22  37591s]  VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100  Thread : 4
[09/04 22:17:22  37592s]  VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100  Thread : 3
[09/04 22:17:22  37592s]  VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100  Thread : 5
[09/04 22:17:22  37593s]  VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100  Thread : 0
[09/04 22:17:22  37593s]  VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100  Thread : 6
[09/04 22:17:22  37594s]  VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100  Thread : 5
[09/04 22:17:22  37594s]  VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100  Thread : 2
[09/04 22:17:22  37595s]  VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100  Thread : 5
[09/04 22:17:23  37595s]  VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100  Thread : 4
[09/04 22:17:23  37595s]  VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100  Thread : 3
[09/04 22:17:23  37596s]  VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100  Thread : 4
[09/04 22:17:23  37596s]  VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100  Thread : 5
[09/04 22:17:23  37596s]  VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100  Thread : 0
[09/04 22:17:23  37596s]  VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100  Thread : 7
[09/04 22:17:23  37597s]  VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100  Thread : 6
[09/04 22:17:23  37597s]  VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100  Thread : 2
[09/04 22:17:23  37597s]  VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100  Thread : 1
[09/04 22:17:23  37598s]  VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100  Thread : 2
[09/04 22:17:23  37598s]  VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100  Thread : 4
[09/04 22:17:23  37599s]  VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100  Thread : 0
[09/04 22:17:23  37599s]  VERIFY DRC ...... Thread : 4 finished.
[09/04 22:17:24  37599s]  VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100  Thread : 1
[09/04 22:17:24  37599s]  VERIFY DRC ...... Thread : 1 finished.
[09/04 22:17:24  37599s]  VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100  Thread : 2
[09/04 22:17:24  37599s]  VERIFY DRC ...... Thread : 2 finished.
[09/04 22:17:24  37600s]  VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100  Thread : 0
[09/04 22:17:24  37600s]  VERIFY DRC ...... Thread : 0 finished.
[09/04 22:17:24  37600s] 
[09/04 22:17:24  37600s]   Verification Complete : 4270 Viols.
[09/04 22:17:24  37600s] 
[09/04 22:17:24  37600s]  Violation Summary By Layer and Type:
[09/04 22:17:24  37600s] 
[09/04 22:17:24  37600s] 	         MetSpc    Short      Mar   Totals
[09/04 22:17:24  37600s] 	Metal1     4081        0        0     4081
[09/04 22:17:24  37600s] 	Metal2        2       91        0       93
[09/04 22:17:24  37600s] 	Metal3        2       76        1       79
[09/04 22:17:24  37600s] 	Metal4        2       15        0       17
[09/04 22:17:24  37600s] 	Totals     4087      182        1     4270
[09/04 22:17:24  37600s] 
[09/04 22:17:24  37600s]  *** End Verify DRC (CPU: 0:00:15.3  ELAPSED TIME: 3.00  MEM: 0.0M) ***
[09/04 22:17:24  37600s] 
[09/04 22:17:44  37602s] <CMD> routeDesign -globalDetail
[09/04 22:17:44  37602s] #% Begin routeDesign (date=09/04 22:17:44, mem=2134.9M)
[09/04 22:17:44  37602s] ### Time Record (routeDesign) is installed.
[09/04 22:17:44  37602s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2134.88 (MB), peak = 4428.95 (MB)
[09/04 22:17:44  37602s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/04 22:17:44  37602s] **INFO: User settings:
[09/04 22:17:44  37602s] setNanoRouteMode -drouteAntennaFactor                           1
[09/04 22:17:44  37602s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/04 22:17:44  37602s] setNanoRouteMode -drouteStartIteration                          0
[09/04 22:17:44  37602s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/04 22:17:44  37602s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/04 22:17:44  37602s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/04 22:17:44  37602s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/04 22:17:44  37602s] setNanoRouteMode -routeFillerInstPrefix                         FILLER
[09/04 22:17:44  37602s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/04 22:17:44  37602s] setNanoRouteMode -routeReInsertFillerCellList                   {sg13g2_fill_1 sg13g2_fill_2 sg13g2_fill_4 sg13g2_fill_8}
[09/04 22:17:44  37602s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[09/04 22:17:44  37602s] setNanoRouteMode -routeSiEffort                                 high
[09/04 22:17:44  37602s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/04 22:17:44  37602s] setNanoRouteMode -routeWithSiDriven                             true
[09/04 22:17:44  37602s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/04 22:17:44  37602s] setNanoRouteMode -routeWithTimingDriven                         true
[09/04 22:17:44  37602s] setNanoRouteMode -timingEngine                                  {}
[09/04 22:17:44  37602s] setDesignMode -bottomRoutingLayer                               Metal2
[09/04 22:17:44  37602s] setDesignMode -congEffort                                       high
[09/04 22:17:44  37602s] setDesignMode -flowEffort                                       standard
[09/04 22:17:44  37602s] setDesignMode -process                                          130
[09/04 22:17:44  37602s] setDesignMode -topRoutingLayer                                  Metal4
[09/04 22:17:44  37602s] setExtractRCMode -basic                                         true
[09/04 22:17:44  37602s] setExtractRCMode -coupled                                       true
[09/04 22:17:44  37602s] setExtractRCMode -coupling_c_th                                 0.4
[09/04 22:17:44  37602s] setExtractRCMode -defViaCap                                     true
[09/04 22:17:44  37602s] setExtractRCMode -engine                                        postRoute
[09/04 22:17:44  37602s] setExtractRCMode -extended                                      false
[09/04 22:17:44  37602s] setExtractRCMode -layerIndependent                              1
[09/04 22:17:44  37602s] setExtractRCMode -noCleanRCDB                                   true
[09/04 22:17:44  37602s] setExtractRCMode -nrNetInMemory                                 100000
[09/04 22:17:44  37602s] setExtractRCMode -relative_c_th                                 1
[09/04 22:17:44  37602s] setExtractRCMode -total_c_th                                    0
[09/04 22:17:44  37602s] setDelayCalMode -enable_high_fanout                             true
[09/04 22:17:44  37602s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/04 22:17:44  37602s] setDelayCalMode -engine                                         aae
[09/04 22:17:44  37602s] setDelayCalMode -ignoreNetLoad                                  false
[09/04 22:17:44  37602s] setDelayCalMode -SIAware                                        true
[09/04 22:17:44  37602s] setSIMode -separate_delta_delay_on_data                         true
[09/04 22:17:44  37602s] 
[09/04 22:17:44  37602s] #default_rc_corner has no qx tech file defined
[09/04 22:17:44  37602s] #No active RC corner or QRC tech file is missing.
[09/04 22:17:44  37602s] #**INFO: setDesignMode -flowEffort standard
[09/04 22:17:44  37602s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/04 22:17:44  37602s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/04 22:17:44  37602s] OPERPROF: Starting checkPlace at level 1, MEM:3038.1M
[09/04 22:17:44  37602s] #spOpts: N=130 
[09/04 22:17:44  37602s] All LLGs are deleted
[09/04 22:17:44  37602s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3038.1M
[09/04 22:17:44  37602s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3038.1M
[09/04 22:17:44  37602s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3038.1M
[09/04 22:17:44  37602s] Info: 121 insts are soft-fixed.
[09/04 22:17:44  37602s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3038.1M
[09/04 22:17:45  37602s] Core basic site is CoreSite
[09/04 22:17:45  37602s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/04 22:17:45  37602s] SiteArray: use 3,092,480 bytes
[09/04 22:17:45  37602s] SiteArray: current memory after site array memory allocation 3038.1M
[09/04 22:17:45  37602s] SiteArray: FP blocked sites are writable
[09/04 22:17:45  37602s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.245, REAL:0.060, MEM:3038.1M
[09/04 22:17:45  37602s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.262, REAL:0.077, MEM:3038.1M
[09/04 22:17:45  37602s] Begin checking placement ... (start mem=3038.1M, init mem=3038.1M)
[09/04 22:17:45  37603s] 
[09/04 22:17:45  37603s] Running CheckPlace using 8 threads!...
[09/04 22:17:45  37603s] 
[09/04 22:17:45  37603s] ...checkPlace MT is done!
[09/04 22:17:45  37603s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3038.1M
[09/04 22:17:45  37603s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.065, REAL:0.066, MEM:3038.1M
[09/04 22:17:45  37603s] *info: Placed = 107774         (Fixed = 8443)
[09/04 22:17:45  37603s] *info: Unplaced = 0           
[09/04 22:17:45  37603s] Placement Density:100.00%(1063714/1063714)
[09/04 22:17:45  37603s] Placement Density (including fixed std cells):100.00%(1080976/1080976)
[09/04 22:17:45  37603s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3038.1M
[09/04 22:17:45  37604s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.038, REAL:0.038, MEM:3038.1M
[09/04 22:17:45  37604s] Finished checkPlace (total: cpu=0:00:01.6, real=0:00:01.0; vio checks: cpu=0:00:01.2, real=0:00:00.0; mem=3038.1M)
[09/04 22:17:45  37604s] OPERPROF: Finished checkPlace at level 1, CPU:1.627, REAL:0.797, MEM:3038.1M
[09/04 22:17:45  37604s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[09/04 22:17:45  37604s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/04 22:17:45  37604s] 
[09/04 22:17:45  37604s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/04 22:17:45  37604s] *** Changed status on (0) nets in Clock.
[09/04 22:17:45  37604s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3038.1M) ***
[09/04 22:17:45  37604s] % Begin globalDetailRoute (date=09/04 22:17:45, mem=2130.8M)
[09/04 22:17:45  37604s] 
[09/04 22:17:45  37604s] globalDetailRoute
[09/04 22:17:45  37604s] 
[09/04 22:17:45  37604s] ### Time Record (globalDetailRoute) is installed.
[09/04 22:17:45  37604s] #Start globalDetailRoute on Thu Sep  4 22:17:45 2025
[09/04 22:17:45  37604s] #
[09/04 22:17:45  37604s] ### Time Record (Pre Callback) is installed.
[09/04 22:17:45  37604s] ### Time Record (Pre Callback) is uninstalled.
[09/04 22:17:45  37604s] ### Time Record (DB Import) is installed.
[09/04 22:17:45  37604s] ### Time Record (Timing Data Generation) is installed.
[09/04 22:17:45  37604s] #Warning: design is detail-routed. Trial route is skipped!
[09/04 22:17:45  37604s] ### Time Record (Timing Data Generation) is uninstalled.
[09/04 22:17:46  37604s] LayerId::1 widthSet size::1
[09/04 22:17:46  37604s] LayerId::2 widthSet size::3
[09/04 22:17:46  37604s] LayerId::3 widthSet size::3
[09/04 22:17:46  37604s] LayerId::4 widthSet size::3
[09/04 22:17:46  37604s] LayerId::5 widthSet size::3
[09/04 22:17:46  37604s] LayerId::6 widthSet size::1
[09/04 22:17:46  37604s] LayerId::7 widthSet size::1
[09/04 22:17:46  37604s] Initializing multi-corner resistance tables ...
[09/04 22:17:46  37604s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343190 ; uaWl: 1.000000 ; uaWlH: 0.322913 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:17:47  37605s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/04 22:17:47  37605s] #To increase the message display limit, refer to the product command reference manual.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:17:47  37605s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/04 22:17:47  37605s] #To increase the message display limit, refer to the product command reference manual.
[09/04 22:17:47  37605s] ### Net info: total nets: 51233
[09/04 22:17:47  37605s] ### Net info: dirty nets: 0
[09/04 22:17:47  37605s] ### Net info: marked as disconnected nets: 0
[09/04 22:17:47  37607s] #num needed restored net=48
[09/04 22:17:47  37607s] #need_extraction net=48 (total=51233)
[09/04 22:17:47  37607s] ### Net info: fully routed nets: 44999
[09/04 22:17:47  37607s] ### Net info: trivial (< 2 pins) nets: 6234
[09/04 22:17:47  37607s] ### Net info: unrouted nets: 0
[09/04 22:17:47  37607s] ### Net info: re-extraction nets: 0
[09/04 22:17:47  37607s] ### Net info: ignored nets: 0
[09/04 22:17:47  37607s] ### Net info: skip routing nets: 48
[09/04 22:17:47  37607s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:17:47  37607s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:17:47  37607s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:17:47  37607s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:17:47  37607s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:17:47  37607s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:17:47  37607s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/04 22:17:47  37607s] #To increase the message display limit, refer to the product command reference manual.
[09/04 22:17:47  37607s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/04 22:17:48  37607s] #Start reading timing information from file .timing_file_83442.tif.gz ...
[09/04 22:17:48  37607s] #WARNING (NRDB-193) 
[09/04 22:17:48  37607s] #Cannot find instance ictc_postCTS_setupFE_OCPC21192_FE_OFN18517_soc_status_o in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37607s] #WARNING (NRDB-192) 
[09/04 22:17:48  37607s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC24239_core_data_obi_req_64 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC23951_0176 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC23795_FE_RN_7848_0 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_setupFE_OFC17808_all_sbr_obi_rsp_91 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/ictc_preCTS_FE_OCPC6927_2358 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC17881_gen_512x32xBx1_rdata64_26 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC16634_gen_512x32xBx1_rdata64_32 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC16591_gen_512x32xBx1_rdata64_33 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OCPC24231_i_ibex_id_stage_i_controller_i_load_err_i in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_RC_20958_0 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OCPC23662_core_data_obi_rsp_1 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OFC22835_FE_OCPN5808_i_ibex_id_stage_i_controller_i_store_err_i in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupictc_preCTS_FE_OCPC7503_FE_RN_2680_0_dup in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OCPC21211_n in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OCPC21573_FE_OFN12123_FE_RN_74 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OCPC20885_FE_OFN2117_2990 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OCPC20792_FE_RN_4110_0 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OCPC19100_n in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (NRDB-193) 
[09/04 22:17:48  37608s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC9812_i_ibex_ex_block_i_multdiv_operand_b_i_19 in db referenced by timing file .timing_file_83442.tif.gz. 
[09/04 22:17:48  37608s] #WARNING (NRDB-192) 
[09/04 22:17:48  37608s] #Cannot find port A in db referenced by timing file .timing_file_83442.tif.gz
[09/04 22:17:48  37608s] #WARNING (EMS-27) Message (NRDB-193) has exceeded the current message display limit of 20.
[09/04 22:17:48  37608s] #To increase the message display limit, refer to the product command reference manual.
[09/04 22:17:48  37608s] #WARNING (EMS-27) Message (NRDB-192) has exceeded the current message display limit of 20.
[09/04 22:17:48  37608s] #To increase the message display limit, refer to the product command reference manual.
[09/04 22:17:48  37608s] #
[09/04 22:17:48  37608s] # 33 instances referenced by timing file .timing_file_83442.tif.gz are missing in db.
[09/04 22:17:48  37608s] #Read in timing information for 48 ports, 44003 instances from timing file .timing_file_83442.tif.gz.
[09/04 22:17:48  37608s] ### import design signature (459): route=1675964252 flt_obj=0 vio=1030338991 swire=282492057 shield_wire=1 net_attr=1685240671 dirty_area=0, del_dirty_area=0 cell=240579776 placement=1300692156 pin_access=2018110176
[09/04 22:17:48  37608s] ### Time Record (DB Import) is uninstalled.
[09/04 22:17:48  37608s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/04 22:17:48  37608s] #RTESIG:78da8d924d4b033110863dfb2b86b487156ccde7267b152a0845a554af6175b31fb86625
[09/04 22:17:48  37608s] #       c91efaef0d15c1c276d39c669887bc2ff3ce62f9b6d901a2784df0ea1b63ae093ced682c
[09/04 22:17:48  37608s] #       085b61caf81dc53a8e5eefd1f562f9fcb227540159e3e383acee8732dcc2e88d036f42e8
[09/04 22:17:48  37608s] #       6c73f3cbb14241043a1b4c63dc24220a01a81cc38020f3c1c5c1249647c53f2c18674b77
[09/04 22:17:48  37608s] #       98e4081302821b0d64efc3d04f339c32a8cbdecf42826040fef34018d675a5fd876e2bad
[09/04 22:17:48  37608s] #       ab6ea88ca6f36689a01450db356d8a1332ae3d05152c1a09a5ad4a5745d6d8f1eb1cc901
[09/04 22:17:48  37608s] #       d9c19a594af202d0c3e376bbd92594658e93bb9432e6e71bc21aaaebaeefe3e9fcefe849
[09/04 22:17:48  37608s] #       c74f3a959297793a26a948da63812f8a4316318ea362025482274595b8c0bd8a0770fea3
[09/04 22:17:48  37608s] #       ab1f28a6182e
[09/04 22:17:48  37608s] #
[09/04 22:17:48  37609s] ### Time Record (Data Preparation) is installed.
[09/04 22:17:48  37609s] #RTESIG:78da8d924f4b033110c53dfb2986b4870ab6e66f93bd0a1584a252aad710ddec7671cd4a
[09/04 22:17:48  37609s] #       923df4db1b56040bdb6673ca303ff25edecc6cfeb6d901a27845f0f21b63ae093ced68ba
[09/04 22:17:48  37609s] #       10b6c494f13b8a756abddea3ebd9fcf9654fa802b2c2c38145d57626de421fac8760636c
[09/04 22:17:48  37609s] #       5c7df3cbb14241021a176d6dfd28220a01c8f4b143b008d1a7c628b64e8a7f58b4de197f
[09/04 22:17:48  37609s] #       1ce5081302a2ef2d2cdebbae1d6738655099365c8404c180c2e79130acab52870f7d28b5
[09/04 22:17:48  37609s] #       2e9baeb49a5e364b04a5800e4d7dc87142a6d87350c19291685c697c9958ebfaaf732407
[09/04 22:17:48  37609s] #       e43a672f524394c3f733c29217801e1eb7dbcd2e47ae71367429d3a0434d584d75d5b46d
[09/04 22:17:48  37609s] #       dab1ff153da9f849a572f2729d9fa75424efb1c093e6260b392d42257856548909ee55da
[09/04 22:17:48  37609s] #       94f30f5dfd00fdbc24e3
[09/04 22:17:48  37609s] #
[09/04 22:17:48  37609s] ### Time Record (Data Preparation) is uninstalled.
[09/04 22:17:48  37609s] #Using multithreading with 8 threads.
[09/04 22:17:48  37609s] ### Time Record (Data Preparation) is installed.
[09/04 22:17:48  37609s] #Start routing data preparation on Thu Sep  4 22:17:48 2025
[09/04 22:17:48  37609s] #
[09/04 22:17:49  37609s] #Minimum voltage of a net in the design = 0.000.
[09/04 22:17:49  37609s] #Maximum voltage of a net in the design = 1.320.
[09/04 22:17:49  37609s] #Voltage range [0.000 - 1.320] has 51231 nets.
[09/04 22:17:49  37609s] #Voltage range [1.080 - 1.320] has 1 net.
[09/04 22:17:49  37609s] #Voltage range [0.000 - 0.000] has 1 net.
[09/04 22:17:49  37609s] ### Time Record (Cell Pin Access) is installed.
[09/04 22:17:49  37610s] ### Time Record (Cell Pin Access) is uninstalled.
[09/04 22:17:50  37611s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/04 22:17:50  37611s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/04 22:17:50  37611s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/04 22:17:50  37611s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/04 22:17:50  37611s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/04 22:17:50  37611s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/04 22:17:50  37611s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/04 22:17:50  37611s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/04 22:17:50  37611s] #Monitoring time of adding inner blkg by smac
[09/04 22:17:50  37611s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2224.55 (MB), peak = 4428.95 (MB)
[09/04 22:17:51  37612s] #Regenerating Ggrids automatically.
[09/04 22:17:51  37612s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/04 22:17:51  37612s] #Using automatically generated G-grids.
[09/04 22:17:52  37612s] #Done routing data preparation.
[09/04 22:17:52  37612s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2422.73 (MB), peak = 4428.95 (MB)
[09/04 22:17:52  37613s] #Start instance access analysis using 8 threads...
[09/04 22:17:52  37613s] ### Time Record (Instance Pin Access) is installed.
[09/04 22:17:52  37613s] #0 instance pins are hard to access
[09/04 22:17:52  37613s] #Instance access analysis statistics:
[09/04 22:17:52  37613s] #Cpu time = 00:00:01
[09/04 22:17:52  37613s] #Elapsed time = 00:00:01
[09/04 22:17:52  37613s] #Increased memory = 4.71 (MB)
[09/04 22:17:52  37613s] #Total memory = 2427.45 (MB)
[09/04 22:17:52  37613s] #Peak memory = 4428.95 (MB)
[09/04 22:17:52  37613s] ### Time Record (Instance Pin Access) is uninstalled.
[09/04 22:17:53  37614s] #WARNING (NRGR-8) Clock net clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk_i bottom preferred routing layer as 1.
[09/04 22:17:53  37614s] #WARNING (NRGR-8) Clock net jtag_tck_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net jtag_tck_i bottom preferred routing layer as 1.
[09/04 22:17:53  37614s] #WARNING (NRGR-8) Clock net ref_clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net ref_clk_i bottom preferred routing layer as 1.
[09/04 22:17:53  37614s] #
[09/04 22:17:53  37614s] #Finished routing data preparation on Thu Sep  4 22:17:53 2025
[09/04 22:17:53  37614s] #
[09/04 22:17:53  37614s] #Cpu time = 00:00:05
[09/04 22:17:53  37614s] #Elapsed time = 00:00:04
[09/04 22:17:53  37614s] #Increased memory = 213.17 (MB)
[09/04 22:17:53  37614s] #Total memory = 2427.45 (MB)
[09/04 22:17:53  37614s] #Peak memory = 4428.95 (MB)
[09/04 22:17:53  37614s] #
[09/04 22:17:53  37614s] ### Time Record (Data Preparation) is uninstalled.
[09/04 22:17:53  37614s] ### Time Record (Global Routing) is installed.
[09/04 22:17:53  37614s] #
[09/04 22:17:53  37614s] #Start global routing on Thu Sep  4 22:17:53 2025
[09/04 22:17:53  37614s] #
[09/04 22:17:53  37614s] #
[09/04 22:17:53  37614s] #Start global routing initialization on Thu Sep  4 22:17:53 2025
[09/04 22:17:53  37614s] #
[09/04 22:17:53  37614s] #WARNING (NRGR-22) Design is already detail routed.
[09/04 22:17:53  37614s] ### Time Record (Global Routing) is uninstalled.
[09/04 22:17:53  37614s] ### Time Record (Data Preparation) is installed.
[09/04 22:17:53  37614s] ### Time Record (Data Preparation) is uninstalled.
[09/04 22:17:53  37615s] ### track-assign external-init starts on Thu Sep  4 22:17:53 2025 with memory = 2427.66 (MB), peak = 4428.95 (MB)
[09/04 22:17:53  37615s] ### Time Record (Track Assignment) is installed.
[09/04 22:17:54  37615s] ### Time Record (Track Assignment) is uninstalled.
[09/04 22:17:54  37615s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.3 GB --1.36 [8]--
[09/04 22:17:54  37616s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/04 22:17:54  37616s] #Cpu time = 00:00:07
[09/04 22:17:54  37616s] #Elapsed time = 00:00:06
[09/04 22:17:54  37616s] #Increased memory = 213.39 (MB)
[09/04 22:17:54  37616s] #Total memory = 2427.66 (MB)
[09/04 22:17:54  37616s] #Peak memory = 4428.95 (MB)
[09/04 22:17:54  37616s] #Using multithreading with 8 threads.
[09/04 22:17:54  37616s] ### Time Record (Detail Routing) is installed.
[09/04 22:17:55  37617s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/04 22:18:00  37623s] #
[09/04 22:18:00  37623s] #Start Detail Routing..
[09/04 22:18:01  37623s] #start initial detail routing ...
[09/04 22:18:01  37623s] ### Design has 0 dirty nets, has valid drcs
[09/04 22:18:01  37624s] #   number of violations = 1796
[09/04 22:18:01  37624s] #
[09/04 22:18:01  37624s] #    By Layer and Type :
[09/04 22:18:01  37624s] #	         MetSpc    Short      Mar   Totals
[09/04 22:18:01  37624s] #	Metal1     1407        0        0     1407
[09/04 22:18:01  37624s] #	Metal2        4      183        0      187
[09/04 22:18:01  37624s] #	Metal3        4      157        2      163
[09/04 22:18:01  37624s] #	Metal4        4       35        0       39
[09/04 22:18:01  37624s] #	Totals     1419      375        2     1796
[09/04 22:18:01  37624s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2455.45 (MB), peak = 4428.95 (MB)
[09/04 22:18:01  37626s] #start 1st optimization iteration ...
[09/04 22:18:14  37716s] #   number of violations = 199
[09/04 22:18:14  37716s] #
[09/04 22:18:14  37716s] #    By Layer and Type :
[09/04 22:18:14  37716s] #	         MetSpc    Short      Mar   Totals
[09/04 22:18:14  37716s] #	Metal1        0        0        0        0
[09/04 22:18:14  37716s] #	Metal2        2       98        0      100
[09/04 22:18:14  37716s] #	Metal3        3       70        1       74
[09/04 22:18:14  37716s] #	Metal4        1       24        0       25
[09/04 22:18:14  37716s] #	Totals        6      192        1      199
[09/04 22:18:14  37716s] #    number of process antenna violations = 58
[09/04 22:18:14  37716s] #cpu time = 00:01:30, elapsed time = 00:00:13, memory = 2496.36 (MB), peak = 4428.95 (MB)
[09/04 22:18:14  37716s] #start 2nd optimization iteration ...
[09/04 22:18:22  37732s] #   number of violations = 194
[09/04 22:18:22  37732s] #
[09/04 22:18:22  37732s] #    By Layer and Type :
[09/04 22:18:22  37732s] #	         MetSpc    Short   AdjCut   Totals
[09/04 22:18:22  37732s] #	Metal1        0        0        0        0
[09/04 22:18:22  37732s] #	Metal2        1       85        1       87
[09/04 22:18:22  37732s] #	Metal3        4       83        0       87
[09/04 22:18:22  37732s] #	Metal4        0       20        0       20
[09/04 22:18:22  37732s] #	Totals        5      188        1      194
[09/04 22:18:22  37732s] #    number of process antenna violations = 58
[09/04 22:18:23  37732s] #cpu time = 00:00:16, elapsed time = 00:00:09, memory = 2492.56 (MB), peak = 4428.95 (MB)
[09/04 22:18:23  37732s] #start 3rd optimization iteration ...
[09/04 22:18:30  37746s] #   number of violations = 207
[09/04 22:18:30  37746s] #
[09/04 22:18:30  37746s] #    By Layer and Type :
[09/04 22:18:30  37746s] #	         MetSpc    Short   Totals
[09/04 22:18:30  37746s] #	Metal1        0        0        0
[09/04 22:18:30  37746s] #	Metal2        2      101      103
[09/04 22:18:30  37746s] #	Metal3        6       78       84
[09/04 22:18:30  37746s] #	Metal4        0       20       20
[09/04 22:18:30  37746s] #	Totals        8      199      207
[09/04 22:18:30  37746s] #    number of process antenna violations = 58
[09/04 22:18:30  37746s] #cpu time = 00:00:14, elapsed time = 00:00:07, memory = 2491.18 (MB), peak = 4428.95 (MB)
[09/04 22:18:30  37746s] #start 4th optimization iteration ...
[09/04 22:18:42  37771s] #   number of violations = 225
[09/04 22:18:42  37771s] #
[09/04 22:18:42  37771s] #    By Layer and Type :
[09/04 22:18:42  37771s] #	         MetSpc    Short   CShort   Totals
[09/04 22:18:42  37771s] #	Metal1        0        0        0        0
[09/04 22:18:42  37771s] #	Metal2        3       92        1       96
[09/04 22:18:42  37771s] #	Metal3        9       99        0      108
[09/04 22:18:42  37771s] #	Metal4        0       21        0       21
[09/04 22:18:42  37771s] #	Totals       12      212        1      225
[09/04 22:18:42  37771s] #    number of process antenna violations = 58
[09/04 22:18:42  37771s] #cpu time = 00:00:25, elapsed time = 00:00:12, memory = 2493.02 (MB), peak = 4428.95 (MB)
[09/04 22:18:42  37771s] #start 5th optimization iteration ...
[09/04 22:18:55  37798s] #   number of violations = 233
[09/04 22:18:55  37798s] #
[09/04 22:18:55  37798s] #    By Layer and Type :
[09/04 22:18:55  37798s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/04 22:18:55  37798s] #	Metal1        0        0        0        0        0
[09/04 22:18:55  37798s] #	Metal2        3      100        0        1      104
[09/04 22:18:55  37798s] #	Metal3        8       95        4        0      107
[09/04 22:18:55  37798s] #	Metal4        2       20        0        0       22
[09/04 22:18:55  37798s] #	Totals       13      215        4        1      233
[09/04 22:18:55  37798s] #    number of process antenna violations = 58
[09/04 22:18:55  37798s] #cpu time = 00:00:27, elapsed time = 00:00:13, memory = 2488.89 (MB), peak = 4428.95 (MB)
[09/04 22:18:55  37798s] #start 6th optimization iteration ...
[09/04 22:19:14  37834s] #   number of violations = 229
[09/04 22:19:14  37834s] #
[09/04 22:19:14  37834s] #    By Layer and Type :
[09/04 22:19:14  37834s] #	         MetSpc    Short      Mar   Totals
[09/04 22:19:14  37834s] #	Metal1        0        0        0        0
[09/04 22:19:14  37834s] #	Metal2        0      102        0      102
[09/04 22:19:14  37834s] #	Metal3        9       87        6      102
[09/04 22:19:14  37834s] #	Metal4        3       22        0       25
[09/04 22:19:14  37834s] #	Totals       12      211        6      229
[09/04 22:19:14  37834s] #    number of process antenna violations = 58
[09/04 22:19:14  37834s] #cpu time = 00:00:37, elapsed time = 00:00:19, memory = 2490.83 (MB), peak = 4428.95 (MB)
[09/04 22:19:14  37834s] #start 7th optimization iteration ...
[09/04 22:19:22  37849s] #   number of violations = 213
[09/04 22:19:22  37849s] #
[09/04 22:19:22  37849s] #    By Layer and Type :
[09/04 22:19:22  37849s] #	         MetSpc    Short      Mar   Totals
[09/04 22:19:22  37849s] #	Metal1        0        0        0        0
[09/04 22:19:22  37849s] #	Metal2        3       98        0      101
[09/04 22:19:22  37849s] #	Metal3        6       87        2       95
[09/04 22:19:22  37849s] #	Metal4        0       17        0       17
[09/04 22:19:22  37849s] #	Totals        9      202        2      213
[09/04 22:19:22  37849s] #    number of process antenna violations = 58
[09/04 22:19:22  37849s] #cpu time = 00:00:15, elapsed time = 00:00:08, memory = 2489.45 (MB), peak = 4428.95 (MB)
[09/04 22:19:22  37850s] #start 8th optimization iteration ...
[09/04 22:19:32  37870s] #   number of violations = 199
[09/04 22:19:32  37870s] #
[09/04 22:19:32  37870s] #    By Layer and Type :
[09/04 22:19:32  37870s] #	         MetSpc    Short   Totals
[09/04 22:19:32  37870s] #	Metal1        0        0        0
[09/04 22:19:32  37870s] #	Metal2        1       95       96
[09/04 22:19:32  37870s] #	Metal3        5       80       85
[09/04 22:19:32  37870s] #	Metal4        0       18       18
[09/04 22:19:32  37870s] #	Totals        6      193      199
[09/04 22:19:32  37870s] #    number of process antenna violations = 58
[09/04 22:19:32  37870s] #cpu time = 00:00:20, elapsed time = 00:00:10, memory = 2487.99 (MB), peak = 4428.95 (MB)
[09/04 22:19:32  37870s] #start 9th optimization iteration ...
[09/04 22:19:41  37889s] #   number of violations = 202
[09/04 22:19:41  37889s] #
[09/04 22:19:41  37889s] #    By Layer and Type :
[09/04 22:19:41  37889s] #	         MetSpc    Short      Mar   Totals
[09/04 22:19:41  37889s] #	Metal1        0        0        0        0
[09/04 22:19:41  37889s] #	Metal2        1       98        0       99
[09/04 22:19:41  37889s] #	Metal3        3       74        3       80
[09/04 22:19:41  37889s] #	Metal4        1       22        0       23
[09/04 22:19:41  37889s] #	Totals        5      194        3      202
[09/04 22:19:41  37889s] #    number of process antenna violations = 58
[09/04 22:19:42  37889s] #cpu time = 00:00:19, elapsed time = 00:00:09, memory = 2487.59 (MB), peak = 4428.95 (MB)
[09/04 22:19:42  37889s] #start 10th optimization iteration ...
[09/04 22:19:53  37910s] #   number of violations = 206
[09/04 22:19:53  37910s] #
[09/04 22:19:53  37910s] #    By Layer and Type :
[09/04 22:19:53  37910s] #	         MetSpc    Short      Mar   Totals
[09/04 22:19:53  37910s] #	Metal1        0        0        0        0
[09/04 22:19:53  37910s] #	Metal2        2       94        0       96
[09/04 22:19:53  37910s] #	Metal3        3       78        2       83
[09/04 22:19:53  37910s] #	Metal4        2       25        0       27
[09/04 22:19:53  37910s] #	Totals        7      197        2      206
[09/04 22:19:53  37910s] #    number of process antenna violations = 58
[09/04 22:19:53  37910s] #cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2488.65 (MB), peak = 4428.95 (MB)
[09/04 22:19:53  37911s] #start 11th optimization iteration ...
[09/04 22:20:10  37941s] #   number of violations = 214
[09/04 22:20:10  37941s] #
[09/04 22:20:10  37941s] #    By Layer and Type :
[09/04 22:20:10  37941s] #	         MetSpc    Short      Mar   Totals
[09/04 22:20:10  37941s] #	Metal1        0        0        0        0
[09/04 22:20:10  37941s] #	Metal2        1       99        0      100
[09/04 22:20:10  37941s] #	Metal3        9       83        2       94
[09/04 22:20:10  37941s] #	Metal4        0       20        0       20
[09/04 22:20:10  37941s] #	Totals       10      202        2      214
[09/04 22:20:10  37941s] #    number of process antenna violations = 58
[09/04 22:20:10  37941s] #cpu time = 00:00:30, elapsed time = 00:00:17, memory = 2492.37 (MB), peak = 4428.95 (MB)
[09/04 22:20:10  37941s] #start 12th optimization iteration ...
[09/04 22:20:29  37977s] #   number of violations = 180
[09/04 22:20:29  37977s] #
[09/04 22:20:29  37977s] #    By Layer and Type :
[09/04 22:20:29  37977s] #	         MetSpc    Short      Mar   Totals
[09/04 22:20:29  37977s] #	Metal1        0        0        0        0
[09/04 22:20:29  37977s] #	Metal2        1       91        0       92
[09/04 22:20:29  37977s] #	Metal3        3       65        1       69
[09/04 22:20:29  37977s] #	Metal4        1       18        0       19
[09/04 22:20:29  37977s] #	Totals        5      174        1      180
[09/04 22:20:29  37977s] #    number of process antenna violations = 58
[09/04 22:20:29  37977s] #cpu time = 00:00:36, elapsed time = 00:00:20, memory = 2492.94 (MB), peak = 4428.95 (MB)
[09/04 22:20:29  37977s] #start 13th optimization iteration ...
[09/04 22:20:40  37997s] #   number of violations = 192
[09/04 22:20:40  37997s] #
[09/04 22:20:40  37997s] #    By Layer and Type :
[09/04 22:20:40  37997s] #	         MetSpc    Short      Mar   Totals
[09/04 22:20:40  37997s] #	Metal1        0        0        0        0
[09/04 22:20:40  37997s] #	Metal2        1       91        0       92
[09/04 22:20:40  37997s] #	Metal3        6       68        1       75
[09/04 22:20:40  37997s] #	Metal4        1       24        0       25
[09/04 22:20:40  37997s] #	Totals        8      183        1      192
[09/04 22:20:40  37997s] #    number of process antenna violations = 58
[09/04 22:20:40  37997s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2490.92 (MB), peak = 4428.95 (MB)
[09/04 22:20:40  37997s] #start 14th optimization iteration ...
[09/04 22:20:51  38017s] #   number of violations = 183
[09/04 22:20:51  38017s] #
[09/04 22:20:51  38017s] #    By Layer and Type :
[09/04 22:20:51  38017s] #	         MetSpc    Short   Totals
[09/04 22:20:51  38017s] #	Metal1        0        0        0
[09/04 22:20:51  38017s] #	Metal2        2       90       92
[09/04 22:20:51  38017s] #	Metal3        4       68       72
[09/04 22:20:51  38017s] #	Metal4        2       17       19
[09/04 22:20:51  38017s] #	Totals        8      175      183
[09/04 22:20:51  38017s] #    number of process antenna violations = 58
[09/04 22:20:51  38017s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2489.98 (MB), peak = 4428.95 (MB)
[09/04 22:20:51  38017s] #start 15th optimization iteration ...
[09/04 22:21:01  38035s] #   number of violations = 207
[09/04 22:21:01  38035s] #
[09/04 22:21:01  38035s] #    By Layer and Type :
[09/04 22:21:01  38035s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/04 22:21:01  38035s] #	Metal1        0        0        0        0        0
[09/04 22:21:01  38035s] #	Metal2        3       95        0        1       99
[09/04 22:21:01  38035s] #	Metal3        4       80        3        0       87
[09/04 22:21:01  38035s] #	Metal4        0       21        0        0       21
[09/04 22:21:01  38035s] #	Totals        7      196        3        1      207
[09/04 22:21:01  38035s] #    number of process antenna violations = 58
[09/04 22:21:01  38035s] #cpu time = 00:00:19, elapsed time = 00:00:10, memory = 2488.95 (MB), peak = 4428.95 (MB)
[09/04 22:21:01  38035s] #start 16th optimization iteration ...
[09/04 22:21:19  38071s] #   number of violations = 191
[09/04 22:21:19  38071s] #
[09/04 22:21:19  38071s] #    By Layer and Type :
[09/04 22:21:19  38071s] #	         MetSpc    Short      Mar   Totals
[09/04 22:21:19  38071s] #	Metal1        0        0        0        0
[09/04 22:21:19  38071s] #	Metal2        1       93        0       94
[09/04 22:21:19  38071s] #	Metal3        1       69        1       71
[09/04 22:21:19  38071s] #	Metal4        1       25        0       26
[09/04 22:21:19  38071s] #	Totals        3      187        1      191
[09/04 22:21:19  38071s] #    number of process antenna violations = 58
[09/04 22:21:19  38071s] #cpu time = 00:00:35, elapsed time = 00:00:18, memory = 2492.79 (MB), peak = 4428.95 (MB)
[09/04 22:21:19  38071s] #start 17th optimization iteration ...
[09/04 22:21:35  38103s] #   number of violations = 190
[09/04 22:21:35  38103s] #
[09/04 22:21:35  38103s] #    By Layer and Type :
[09/04 22:21:35  38103s] #	         MetSpc    Short      Mar   Totals
[09/04 22:21:35  38103s] #	Metal1        0        0        0        0
[09/04 22:21:35  38103s] #	Metal2        1       94        0       95
[09/04 22:21:35  38103s] #	Metal3        1       72        2       75
[09/04 22:21:35  38103s] #	Metal4        0       20        0       20
[09/04 22:21:35  38103s] #	Totals        2      186        2      190
[09/04 22:21:35  38103s] #    number of process antenna violations = 58
[09/04 22:21:35  38103s] #cpu time = 00:00:32, elapsed time = 00:00:16, memory = 2490.76 (MB), peak = 4428.95 (MB)
[09/04 22:21:35  38103s] #start 18th optimization iteration ...
[09/04 22:21:56  38143s] #   number of violations = 190
[09/04 22:21:56  38143s] #
[09/04 22:21:56  38143s] #    By Layer and Type :
[09/04 22:21:56  38143s] #	         MetSpc    Short      Mar   Totals
[09/04 22:21:56  38143s] #	Metal1        0        0        0        0
[09/04 22:21:56  38143s] #	Metal2        1       85        0       86
[09/04 22:21:56  38143s] #	Metal3        3       78        1       82
[09/04 22:21:56  38143s] #	Metal4        0       22        0       22
[09/04 22:21:56  38143s] #	Totals        4      185        1      190
[09/04 22:21:56  38143s] #    number of process antenna violations = 58
[09/04 22:21:56  38143s] #cpu time = 00:00:40, elapsed time = 00:00:20, memory = 2493.22 (MB), peak = 4428.95 (MB)
[09/04 22:21:56  38143s] #start 19th optimization iteration ...
[09/04 22:22:07  38164s] #   number of violations = 198
[09/04 22:22:07  38164s] #
[09/04 22:22:07  38164s] #    By Layer and Type :
[09/04 22:22:07  38164s] #	         MetSpc    Short      Mar   Totals
[09/04 22:22:07  38164s] #	Metal1        0        0        0        0
[09/04 22:22:07  38164s] #	Metal2        1       90        0       91
[09/04 22:22:07  38164s] #	Metal3        4       66        2       72
[09/04 22:22:07  38164s] #	Metal4        2       33        0       35
[09/04 22:22:07  38164s] #	Totals        7      189        2      198
[09/04 22:22:07  38164s] #    number of process antenna violations = 58
[09/04 22:22:07  38164s] #cpu time = 00:00:21, elapsed time = 00:00:12, memory = 2490.19 (MB), peak = 4428.95 (MB)
[09/04 22:22:07  38164s] #start 20th optimization iteration ...
[09/04 22:22:18  38184s] #   number of violations = 200
[09/04 22:22:18  38184s] #
[09/04 22:22:18  38184s] #    By Layer and Type :
[09/04 22:22:18  38184s] #	         MetSpc    Short   Totals
[09/04 22:22:18  38184s] #	Metal1        0        0        0
[09/04 22:22:18  38184s] #	Metal2        1       94       95
[09/04 22:22:18  38184s] #	Metal3        3       70       73
[09/04 22:22:18  38184s] #	Metal4        2       30       32
[09/04 22:22:18  38184s] #	Totals        6      194      200
[09/04 22:22:18  38184s] #    number of process antenna violations = 58
[09/04 22:22:18  38184s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2487.98 (MB), peak = 4428.95 (MB)
[09/04 22:22:18  38185s] #start 21th optimization iteration ...
[09/04 22:22:36  38219s] #   number of violations = 185
[09/04 22:22:36  38219s] #
[09/04 22:22:36  38219s] #    By Layer and Type :
[09/04 22:22:36  38219s] #	         MetSpc    Short      Mar   Totals
[09/04 22:22:36  38219s] #	Metal1        0        0        0        0
[09/04 22:22:36  38219s] #	Metal2        1       81        0       82
[09/04 22:22:36  38219s] #	Metal3        2       74        2       78
[09/04 22:22:36  38219s] #	Metal4        0       25        0       25
[09/04 22:22:36  38219s] #	Totals        3      180        2      185
[09/04 22:22:36  38219s] #    number of process antenna violations = 58
[09/04 22:22:36  38219s] #cpu time = 00:00:35, elapsed time = 00:00:18, memory = 2491.36 (MB), peak = 4428.95 (MB)
[09/04 22:22:37  38220s] #start 22th optimization iteration ...
[09/04 22:22:51  38246s] #   number of violations = 185
[09/04 22:22:51  38246s] #
[09/04 22:22:51  38246s] #    By Layer and Type :
[09/04 22:22:51  38246s] #	         MetSpc    Short      Mar   Totals
[09/04 22:22:51  38246s] #	Metal1        0        0        0        0
[09/04 22:22:51  38246s] #	Metal2        1       87        0       88
[09/04 22:22:51  38246s] #	Metal3        3       72        1       76
[09/04 22:22:51  38246s] #	Metal4        1       20        0       21
[09/04 22:22:51  38246s] #	Totals        5      179        1      185
[09/04 22:22:51  38246s] #    number of process antenna violations = 58
[09/04 22:22:51  38246s] #cpu time = 00:00:27, elapsed time = 00:00:14, memory = 2489.52 (MB), peak = 4428.95 (MB)
[09/04 22:22:51  38246s] #start 23th optimization iteration ...
[09/04 22:23:16  38290s] #   number of violations = 215
[09/04 22:23:16  38290s] #
[09/04 22:23:16  38290s] #    By Layer and Type :
[09/04 22:23:16  38290s] #	         MetSpc    Short   AdjCut   Totals
[09/04 22:23:16  38290s] #	Metal1        0        0        0        0
[09/04 22:23:16  38290s] #	Metal2        2       91        1       94
[09/04 22:23:16  38290s] #	Metal3        9       90        0       99
[09/04 22:23:16  38290s] #	Metal4        0       22        0       22
[09/04 22:23:16  38290s] #	Totals       11      203        1      215
[09/04 22:23:16  38290s] #    number of process antenna violations = 58
[09/04 22:23:16  38290s] #cpu time = 00:00:44, elapsed time = 00:00:25, memory = 2491.50 (MB), peak = 4428.95 (MB)
[09/04 22:23:16  38291s] #start 24th optimization iteration ...
[09/04 22:23:39  38334s] #   number of violations = 200
[09/04 22:23:39  38334s] #
[09/04 22:23:39  38334s] #    By Layer and Type :
[09/04 22:23:39  38334s] #	         MetSpc    Short      Mar   Totals
[09/04 22:23:39  38334s] #	Metal1        0        0        0        0
[09/04 22:23:39  38334s] #	Metal2        1       84        0       85
[09/04 22:23:39  38334s] #	Metal3        5       87        2       94
[09/04 22:23:39  38334s] #	Metal4        0       21        0       21
[09/04 22:23:39  38334s] #	Totals        6      192        2      200
[09/04 22:23:39  38334s] #    number of process antenna violations = 58
[09/04 22:23:39  38334s] #cpu time = 00:00:43, elapsed time = 00:00:23, memory = 2492.57 (MB), peak = 4428.95 (MB)
[09/04 22:23:39  38334s] #start 25th optimization iteration ...
[09/04 22:23:50  38355s] #   number of violations = 215
[09/04 22:23:50  38355s] #
[09/04 22:23:50  38355s] #    By Layer and Type :
[09/04 22:23:50  38355s] #	         MetSpc    Short      Mar   Totals
[09/04 22:23:50  38355s] #	Metal1        0        0        0        0
[09/04 22:23:50  38355s] #	Metal2        2       93        0       95
[09/04 22:23:50  38355s] #	Metal3        6       85        3       94
[09/04 22:23:50  38355s] #	Metal4        0       26        0       26
[09/04 22:23:50  38355s] #	Totals        8      204        3      215
[09/04 22:23:50  38355s] #    number of process antenna violations = 58
[09/04 22:23:50  38355s] #cpu time = 00:00:22, elapsed time = 00:00:11, memory = 2490.10 (MB), peak = 4428.95 (MB)
[09/04 22:23:50  38356s] #start 26th optimization iteration ...
[09/04 22:24:04  38381s] #   number of violations = 218
[09/04 22:24:04  38381s] #
[09/04 22:24:04  38381s] #    By Layer and Type :
[09/04 22:24:04  38381s] #	         MetSpc    Short   CShort      Mar   Totals
[09/04 22:24:04  38381s] #	Metal1        0        0        0        0        0
[09/04 22:24:04  38381s] #	Metal2        1       95        0        0       96
[09/04 22:24:04  38381s] #	Metal3        6       92        1        2      101
[09/04 22:24:04  38381s] #	Metal4        1       20        0        0       21
[09/04 22:24:04  38381s] #	Totals        8      207        1        2      218
[09/04 22:24:04  38381s] #    number of process antenna violations = 58
[09/04 22:24:04  38381s] #cpu time = 00:00:25, elapsed time = 00:00:14, memory = 2491.05 (MB), peak = 4428.95 (MB)
[09/04 22:24:04  38381s] #start 27th optimization iteration ...
[09/04 22:24:17  38405s] #   number of violations = 195
[09/04 22:24:17  38405s] #
[09/04 22:24:17  38405s] #    By Layer and Type :
[09/04 22:24:17  38405s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/04 22:24:17  38405s] #	Metal1        0        0        0        0        0
[09/04 22:24:17  38405s] #	Metal2        3       94        0        1       98
[09/04 22:24:17  38405s] #	Metal3       10       63        3        0       76
[09/04 22:24:17  38405s] #	Metal4        1       20        0        0       21
[09/04 22:24:17  38405s] #	Totals       14      177        3        1      195
[09/04 22:24:17  38405s] #    number of process antenna violations = 58
[09/04 22:24:17  38405s] #cpu time = 00:00:24, elapsed time = 00:00:12, memory = 2488.62 (MB), peak = 4428.95 (MB)
[09/04 22:24:17  38405s] #start 28th optimization iteration ...
[09/04 22:24:33  38436s] #   number of violations = 220
[09/04 22:24:33  38436s] #
[09/04 22:24:33  38436s] #    By Layer and Type :
[09/04 22:24:33  38436s] #	         MetSpc    Short      Mar   Totals
[09/04 22:24:33  38436s] #	Metal1        0        0        0        0
[09/04 22:24:33  38436s] #	Metal2        2       95        0       97
[09/04 22:24:33  38436s] #	Metal3        8       95        2      105
[09/04 22:24:33  38436s] #	Metal4        0       18        0       18
[09/04 22:24:33  38436s] #	Totals       10      208        2      220
[09/04 22:24:33  38436s] #    number of process antenna violations = 58
[09/04 22:24:33  38436s] #cpu time = 00:00:30, elapsed time = 00:00:16, memory = 2489.51 (MB), peak = 4428.95 (MB)
[09/04 22:24:33  38436s] #start 29th optimization iteration ...
[09/04 22:24:51  38467s] #   number of violations = 200
[09/04 22:24:51  38467s] #
[09/04 22:24:51  38467s] #    By Layer and Type :
[09/04 22:24:51  38467s] #	         MetSpc    Short   CShort      Mar   Totals
[09/04 22:24:51  38467s] #	Metal1        0        0        0        0        0
[09/04 22:24:51  38467s] #	Metal2        3       92        1        0       96
[09/04 22:24:51  38467s] #	Metal3        6       81        1        2       90
[09/04 22:24:51  38467s] #	Metal4        1       13        0        0       14
[09/04 22:24:51  38467s] #	Totals       10      186        2        2      200
[09/04 22:24:51  38467s] #    number of process antenna violations = 58
[09/04 22:24:51  38467s] #cpu time = 00:00:31, elapsed time = 00:00:18, memory = 2490.48 (MB), peak = 4428.95 (MB)
[09/04 22:24:52  38467s] #start 30th optimization iteration ...
[09/04 22:25:17  38511s] #   number of violations = 198
[09/04 22:25:17  38511s] #
[09/04 22:25:17  38511s] #    By Layer and Type :
[09/04 22:25:17  38511s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/04 22:25:17  38511s] #	Metal1        0        0        0        0        0
[09/04 22:25:17  38511s] #	Metal2        2       88        0        1       91
[09/04 22:25:17  38511s] #	Metal3        6       82        3        0       91
[09/04 22:25:17  38511s] #	Metal4        1       15        0        0       16
[09/04 22:25:17  38511s] #	Totals        9      185        3        1      198
[09/04 22:25:17  38511s] #    number of process antenna violations = 58
[09/04 22:25:17  38511s] #cpu time = 00:00:44, elapsed time = 00:00:25, memory = 2491.87 (MB), peak = 4428.95 (MB)
[09/04 22:25:17  38511s] #start 31th optimization iteration ...
[09/04 22:25:38  38549s] #   number of violations = 204
[09/04 22:25:38  38549s] #
[09/04 22:25:38  38549s] #    By Layer and Type :
[09/04 22:25:38  38549s] #	         MetSpc    Short   AdjCut   Totals
[09/04 22:25:38  38549s] #	Metal1        0        0        0        0
[09/04 22:25:38  38549s] #	Metal2        1       99        0      100
[09/04 22:25:38  38549s] #	Metal3        4       84        1       89
[09/04 22:25:38  38549s] #	Metal4        1       14        0       15
[09/04 22:25:38  38549s] #	Totals        6      197        1      204
[09/04 22:25:38  38549s] #    number of process antenna violations = 58
[09/04 22:25:38  38549s] #cpu time = 00:00:38, elapsed time = 00:00:21, memory = 2492.21 (MB), peak = 4428.95 (MB)
[09/04 22:25:38  38549s] #start 32th optimization iteration ...
[09/04 22:25:57  38580s] #   number of violations = 194
[09/04 22:25:57  38580s] #
[09/04 22:25:57  38580s] #    By Layer and Type :
[09/04 22:25:57  38580s] #	         MetSpc    Short   Totals
[09/04 22:25:57  38580s] #	Metal1        0        0        0
[09/04 22:25:57  38580s] #	Metal2        1       92       93
[09/04 22:25:57  38580s] #	Metal3        9       75       84
[09/04 22:25:57  38580s] #	Metal4        1       16       17
[09/04 22:25:57  38580s] #	Totals       11      183      194
[09/04 22:25:57  38580s] #    number of process antenna violations = 58
[09/04 22:25:57  38580s] #cpu time = 00:00:31, elapsed time = 00:00:19, memory = 2488.07 (MB), peak = 4428.95 (MB)
[09/04 22:25:57  38580s] #start 33th optimization iteration ...
[09/04 22:26:15  38615s] #   number of violations = 189
[09/04 22:26:15  38615s] #
[09/04 22:26:15  38615s] #    By Layer and Type :
[09/04 22:26:15  38615s] #	         MetSpc    Short   Totals
[09/04 22:26:15  38615s] #	Metal1        0        0        0
[09/04 22:26:15  38615s] #	Metal2        2       91       93
[09/04 22:26:15  38615s] #	Metal3        7       74       81
[09/04 22:26:15  38615s] #	Metal4        0       15       15
[09/04 22:26:15  38615s] #	Totals        9      180      189
[09/04 22:26:15  38615s] #    number of process antenna violations = 58
[09/04 22:26:15  38615s] #cpu time = 00:00:35, elapsed time = 00:00:18, memory = 2489.89 (MB), peak = 4428.95 (MB)
[09/04 22:26:15  38615s] #start 34th optimization iteration ...
[09/04 22:26:30  38643s] #   number of violations = 201
[09/04 22:26:30  38643s] #
[09/04 22:26:30  38643s] #    By Layer and Type :
[09/04 22:26:30  38643s] #	         MetSpc    Short      Mar   Totals
[09/04 22:26:30  38643s] #	Metal1        0        0        0        0
[09/04 22:26:30  38643s] #	Metal2        4       93        0       97
[09/04 22:26:30  38643s] #	Metal3        3       82        2       87
[09/04 22:26:30  38643s] #	Metal4        1       16        0       17
[09/04 22:26:30  38643s] #	Totals        8      191        2      201
[09/04 22:26:30  38643s] #    number of process antenna violations = 58
[09/04 22:26:30  38643s] #cpu time = 00:00:28, elapsed time = 00:00:15, memory = 2488.59 (MB), peak = 4428.95 (MB)
[09/04 22:26:30  38643s] #start 35th optimization iteration ...
[09/04 22:26:51  38679s] #   number of violations = 210
[09/04 22:26:51  38679s] #
[09/04 22:26:51  38679s] #    By Layer and Type :
[09/04 22:26:51  38679s] #	         MetSpc    Short      Mar   Totals
[09/04 22:26:51  38679s] #	Metal1        0        0        0        0
[09/04 22:26:51  38679s] #	Metal2        2      100        0      102
[09/04 22:26:51  38679s] #	Metal3       12       74        1       87
[09/04 22:26:51  38679s] #	Metal4        1       20        0       21
[09/04 22:26:51  38679s] #	Totals       15      194        1      210
[09/04 22:26:51  38679s] #    number of process antenna violations = 58
[09/04 22:26:51  38679s] #cpu time = 00:00:36, elapsed time = 00:00:21, memory = 2489.48 (MB), peak = 4428.95 (MB)
[09/04 22:26:51  38680s] #start 36th optimization iteration ...
[09/04 22:27:23  38736s] #   number of violations = 182
[09/04 22:27:23  38736s] #
[09/04 22:27:23  38736s] #    By Layer and Type :
[09/04 22:27:23  38736s] #	         MetSpc    Short   Totals
[09/04 22:27:23  38736s] #	Metal1        0        0        0
[09/04 22:27:23  38736s] #	Metal2        2       92       94
[09/04 22:27:23  38736s] #	Metal3        4       64       68
[09/04 22:27:23  38736s] #	Metal4        0       20       20
[09/04 22:27:23  38736s] #	Totals        6      176      182
[09/04 22:27:23  38736s] #    number of process antenna violations = 58
[09/04 22:27:23  38736s] #cpu time = 00:00:56, elapsed time = 00:00:32, memory = 2491.00 (MB), peak = 4428.95 (MB)
[09/04 22:27:23  38736s] #start 37th optimization iteration ...
[09/04 22:27:48  38781s] #   number of violations = 218
[09/04 22:27:48  38781s] #
[09/04 22:27:48  38781s] #    By Layer and Type :
[09/04 22:27:48  38781s] #	         MetSpc    Short   Totals
[09/04 22:27:48  38781s] #	Metal1        0        0        0
[09/04 22:27:48  38781s] #	Metal2        3       95       98
[09/04 22:27:48  38781s] #	Metal3        7       95      102
[09/04 22:27:48  38781s] #	Metal4        2       16       18
[09/04 22:27:48  38781s] #	Totals       12      206      218
[09/04 22:27:48  38781s] #    number of process antenna violations = 58
[09/04 22:27:48  38781s] #cpu time = 00:00:45, elapsed time = 00:00:24, memory = 2491.15 (MB), peak = 4428.95 (MB)
[09/04 22:27:48  38781s] #start 38th optimization iteration ...
[09/04 22:28:15  38833s] #   number of violations = 210
[09/04 22:28:15  38833s] #
[09/04 22:28:15  38833s] #    By Layer and Type :
[09/04 22:28:15  38833s] #	         MetSpc    Short      Mar   Totals
[09/04 22:28:15  38833s] #	Metal1        0        0        0        0
[09/04 22:28:15  38833s] #	Metal2        2       94        0       96
[09/04 22:28:15  38833s] #	Metal3       11       86        1       98
[09/04 22:28:15  38833s] #	Metal4        1       15        0       16
[09/04 22:28:15  38833s] #	Totals       14      195        1      210
[09/04 22:28:15  38833s] #    number of process antenna violations = 58
[09/04 22:28:15  38833s] #cpu time = 00:00:52, elapsed time = 00:00:28, memory = 2491.46 (MB), peak = 4428.95 (MB)
[09/04 22:28:15  38834s] #start 39th optimization iteration ...
[09/04 22:28:45  38883s] #   number of violations = 189
[09/04 22:28:45  38883s] #
[09/04 22:28:45  38883s] #    By Layer and Type :
[09/04 22:28:45  38883s] #	         MetSpc    Short      Mar   Totals
[09/04 22:28:45  38883s] #	Metal1        0        0        0        0
[09/04 22:28:45  38883s] #	Metal2        3       88        0       91
[09/04 22:28:45  38883s] #	Metal3        6       79        1       86
[09/04 22:28:45  38883s] #	Metal4        1       11        0       12
[09/04 22:28:45  38883s] #	Totals       10      178        1      189
[09/04 22:28:45  38883s] #    number of process antenna violations = 58
[09/04 22:28:45  38883s] #cpu time = 00:00:49, elapsed time = 00:00:30, memory = 2490.23 (MB), peak = 4428.95 (MB)
[09/04 22:28:45  38883s] #start 40th optimization iteration ...
[09/04 22:29:06  38924s] #   number of violations = 175
[09/04 22:29:06  38924s] #
[09/04 22:29:06  38924s] #    By Layer and Type :
[09/04 22:29:06  38924s] #	         MetSpc    Short   Totals
[09/04 22:29:06  38924s] #	Metal1        0        0        0
[09/04 22:29:06  38924s] #	Metal2        1       88       89
[09/04 22:29:06  38924s] #	Metal3        4       68       72
[09/04 22:29:06  38924s] #	Metal4        0       14       14
[09/04 22:29:06  38924s] #	Totals        5      170      175
[09/04 22:29:06  38924s] #    number of process antenna violations = 58
[09/04 22:29:06  38924s] #cpu time = 00:00:41, elapsed time = 00:00:20, memory = 2491.37 (MB), peak = 4428.95 (MB)
[09/04 22:29:06  38924s] #start 41th optimization iteration ...
[09/04 22:29:27  38964s] #   number of violations = 175
[09/04 22:29:27  38964s] #
[09/04 22:29:27  38964s] #    By Layer and Type :
[09/04 22:29:27  38964s] #	         MetSpc    Short   Totals
[09/04 22:29:27  38964s] #	Metal1        0        0        0
[09/04 22:29:27  38964s] #	Metal2        1       88       89
[09/04 22:29:27  38964s] #	Metal3        4       68       72
[09/04 22:29:27  38964s] #	Metal4        0       14       14
[09/04 22:29:27  38964s] #	Totals        5      170      175
[09/04 22:29:27  38964s] #    number of process antenna violations = 58
[09/04 22:29:27  38964s] #cpu time = 00:00:40, elapsed time = 00:00:22, memory = 2494.51 (MB), peak = 4428.95 (MB)
[09/04 22:29:27  38964s] #start 42th optimization iteration ...
[09/04 22:29:55  39014s] #   number of violations = 175
[09/04 22:29:55  39014s] #
[09/04 22:29:55  39014s] #    By Layer and Type :
[09/04 22:29:55  39014s] #	         MetSpc    Short   Totals
[09/04 22:29:55  39014s] #	Metal1        0        0        0
[09/04 22:29:55  39014s] #	Metal2        1       88       89
[09/04 22:29:55  39014s] #	Metal3        4       68       72
[09/04 22:29:55  39014s] #	Metal4        0       14       14
[09/04 22:29:55  39014s] #	Totals        5      170      175
[09/04 22:29:55  39014s] #    number of process antenna violations = 58
[09/04 22:29:55  39014s] #cpu time = 00:00:50, elapsed time = 00:00:28, memory = 2492.25 (MB), peak = 4428.95 (MB)
[09/04 22:29:55  39014s] #start 43th optimization iteration ...
[09/04 22:30:11  39042s] #   number of violations = 175
[09/04 22:30:11  39042s] #
[09/04 22:30:11  39042s] #    By Layer and Type :
[09/04 22:30:11  39042s] #	         MetSpc    Short   Totals
[09/04 22:30:11  39042s] #	Metal1        0        0        0
[09/04 22:30:11  39042s] #	Metal2        1       88       89
[09/04 22:30:11  39042s] #	Metal3        4       68       72
[09/04 22:30:11  39042s] #	Metal4        0       14       14
[09/04 22:30:11  39042s] #	Totals        5      170      175
[09/04 22:30:11  39042s] #    number of process antenna violations = 58
[09/04 22:30:11  39042s] #cpu time = 00:00:28, elapsed time = 00:00:15, memory = 2490.86 (MB), peak = 4428.95 (MB)
[09/04 22:30:11  39042s] #start 44th optimization iteration ...
[09/04 22:30:28  39076s] #   number of violations = 175
[09/04 22:30:28  39076s] #
[09/04 22:30:28  39076s] #    By Layer and Type :
[09/04 22:30:28  39076s] #	         MetSpc    Short   Totals
[09/04 22:30:28  39076s] #	Metal1        0        0        0
[09/04 22:30:28  39076s] #	Metal2        1       88       89
[09/04 22:30:28  39076s] #	Metal3        4       68       72
[09/04 22:30:28  39076s] #	Metal4        0       14       14
[09/04 22:30:28  39076s] #	Totals        5      170      175
[09/04 22:30:28  39076s] #    number of process antenna violations = 58
[09/04 22:30:28  39076s] #cpu time = 00:00:34, elapsed time = 00:00:18, memory = 2493.66 (MB), peak = 4428.95 (MB)
[09/04 22:30:28  39076s] #start 45th optimization iteration ...
[09/04 22:30:50  39118s] #   number of violations = 175
[09/04 22:30:50  39118s] #
[09/04 22:30:50  39118s] #    By Layer and Type :
[09/04 22:30:50  39118s] #	         MetSpc    Short   Totals
[09/04 22:30:50  39118s] #	Metal1        0        0        0
[09/04 22:30:50  39118s] #	Metal2        1       88       89
[09/04 22:30:50  39118s] #	Metal3        4       68       72
[09/04 22:30:50  39118s] #	Metal4        0       14       14
[09/04 22:30:50  39118s] #	Totals        5      170      175
[09/04 22:30:50  39118s] #    number of process antenna violations = 58
[09/04 22:30:50  39118s] #cpu time = 00:00:42, elapsed time = 00:00:22, memory = 2493.92 (MB), peak = 4428.95 (MB)
[09/04 22:30:50  39118s] #start 46th optimization iteration ...
[09/04 22:31:09  39153s] #   number of violations = 175
[09/04 22:31:09  39153s] #
[09/04 22:31:09  39153s] #    By Layer and Type :
[09/04 22:31:09  39153s] #	         MetSpc    Short   Totals
[09/04 22:31:09  39153s] #	Metal1        0        0        0
[09/04 22:31:09  39153s] #	Metal2        1       88       89
[09/04 22:31:09  39153s] #	Metal3        4       68       72
[09/04 22:31:09  39153s] #	Metal4        0       14       14
[09/04 22:31:09  39153s] #	Totals        5      170      175
[09/04 22:31:09  39153s] #    number of process antenna violations = 58
[09/04 22:31:09  39153s] #cpu time = 00:00:35, elapsed time = 00:00:19, memory = 2495.53 (MB), peak = 4428.95 (MB)
[09/04 22:31:09  39153s] #start 47th optimization iteration ...
[09/04 22:31:30  39192s] #   number of violations = 175
[09/04 22:31:30  39192s] #
[09/04 22:31:30  39192s] #    By Layer and Type :
[09/04 22:31:30  39192s] #	         MetSpc    Short   Totals
[09/04 22:31:30  39192s] #	Metal1        0        0        0
[09/04 22:31:30  39192s] #	Metal2        1       88       89
[09/04 22:31:30  39192s] #	Metal3        4       68       72
[09/04 22:31:30  39192s] #	Metal4        0       14       14
[09/04 22:31:30  39192s] #	Totals        5      170      175
[09/04 22:31:30  39192s] #    number of process antenna violations = 58
[09/04 22:31:30  39192s] #cpu time = 00:00:38, elapsed time = 00:00:21, memory = 2491.85 (MB), peak = 4428.95 (MB)
[09/04 22:31:30  39192s] #start 48th optimization iteration ...
[09/04 22:32:00  39242s] #   number of violations = 175
[09/04 22:32:00  39242s] #
[09/04 22:32:00  39242s] #    By Layer and Type :
[09/04 22:32:00  39242s] #	         MetSpc    Short   Totals
[09/04 22:32:00  39242s] #	Metal1        0        0        0
[09/04 22:32:00  39242s] #	Metal2        1       88       89
[09/04 22:32:00  39242s] #	Metal3        4       68       72
[09/04 22:32:00  39242s] #	Metal4        0       14       14
[09/04 22:32:00  39242s] #	Totals        5      170      175
[09/04 22:32:00  39242s] #    number of process antenna violations = 58
[09/04 22:32:00  39242s] #cpu time = 00:00:50, elapsed time = 00:00:29, memory = 2494.60 (MB), peak = 4428.95 (MB)
[09/04 22:32:00  39243s] #start 49th optimization iteration ...
[09/04 22:32:14  39270s] #   number of violations = 175
[09/04 22:32:14  39270s] #
[09/04 22:32:14  39270s] #    By Layer and Type :
[09/04 22:32:14  39270s] #	         MetSpc    Short   Totals
[09/04 22:32:14  39270s] #	Metal1        0        0        0
[09/04 22:32:14  39270s] #	Metal2        1       88       89
[09/04 22:32:14  39270s] #	Metal3        4       68       72
[09/04 22:32:14  39270s] #	Metal4        0       14       14
[09/04 22:32:14  39270s] #	Totals        5      170      175
[09/04 22:32:14  39270s] #    number of process antenna violations = 58
[09/04 22:32:14  39270s] #cpu time = 00:00:27, elapsed time = 00:00:14, memory = 2494.40 (MB), peak = 4428.95 (MB)
[09/04 22:32:14  39270s] #start 50th optimization iteration ...
[09/04 22:32:29  39296s] #   number of violations = 175
[09/04 22:32:29  39296s] #
[09/04 22:32:29  39296s] #    By Layer and Type :
[09/04 22:32:29  39296s] #	         MetSpc    Short   Totals
[09/04 22:32:29  39296s] #	Metal1        0        0        0
[09/04 22:32:29  39296s] #	Metal2        1       88       89
[09/04 22:32:29  39296s] #	Metal3        4       68       72
[09/04 22:32:29  39296s] #	Metal4        0       14       14
[09/04 22:32:29  39296s] #	Totals        5      170      175
[09/04 22:32:29  39296s] #    number of process antenna violations = 58
[09/04 22:32:29  39296s] #cpu time = 00:00:26, elapsed time = 00:00:15, memory = 2490.59 (MB), peak = 4428.95 (MB)
[09/04 22:32:29  39296s] #start 51th optimization iteration ...
[09/04 22:32:48  39329s] #   number of violations = 175
[09/04 22:32:48  39329s] #
[09/04 22:32:48  39329s] #    By Layer and Type :
[09/04 22:32:48  39329s] #	         MetSpc    Short   Totals
[09/04 22:32:48  39329s] #	Metal1        0        0        0
[09/04 22:32:48  39329s] #	Metal2        1       88       89
[09/04 22:32:48  39329s] #	Metal3        4       68       72
[09/04 22:32:48  39329s] #	Metal4        0       14       14
[09/04 22:32:48  39329s] #	Totals        5      170      175
[09/04 22:32:48  39329s] #    number of process antenna violations = 58
[09/04 22:32:48  39329s] #cpu time = 00:00:33, elapsed time = 00:00:18, memory = 2493.21 (MB), peak = 4428.95 (MB)
[09/04 22:32:48  39329s] #start 52th optimization iteration ...
[09/04 22:33:03  39357s] #   number of violations = 175
[09/04 22:33:03  39357s] #
[09/04 22:33:03  39357s] #    By Layer and Type :
[09/04 22:33:03  39357s] #	         MetSpc    Short   Totals
[09/04 22:33:03  39357s] #	Metal1        0        0        0
[09/04 22:33:03  39357s] #	Metal2        1       88       89
[09/04 22:33:03  39357s] #	Metal3        4       68       72
[09/04 22:33:03  39357s] #	Metal4        0       14       14
[09/04 22:33:03  39357s] #	Totals        5      170      175
[09/04 22:33:03  39357s] #    number of process antenna violations = 58
[09/04 22:33:03  39357s] #cpu time = 00:00:28, elapsed time = 00:00:15, memory = 2495.99 (MB), peak = 4428.95 (MB)
[09/04 22:33:03  39357s] #start 53th optimization iteration ...
[09/04 22:33:26  39401s] #   number of violations = 175
[09/04 22:33:26  39401s] #
[09/04 22:33:26  39401s] #    By Layer and Type :
[09/04 22:33:26  39401s] #	         MetSpc    Short   Totals
[09/04 22:33:26  39401s] #	Metal1        0        0        0
[09/04 22:33:26  39401s] #	Metal2        1       88       89
[09/04 22:33:26  39401s] #	Metal3        4       68       72
[09/04 22:33:26  39401s] #	Metal4        0       14       14
[09/04 22:33:26  39401s] #	Totals        5      170      175
[09/04 22:33:26  39401s] #    number of process antenna violations = 58
[09/04 22:33:26  39401s] #cpu time = 00:00:43, elapsed time = 00:00:22, memory = 2495.40 (MB), peak = 4428.95 (MB)
[09/04 22:33:26  39401s] #Complete Detail Routing.
[09/04 22:33:26  39402s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 22:33:26  39402s] #Total wire length = 2341707 um.
[09/04 22:33:26  39402s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 22:33:26  39402s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 22:33:26  39402s] #Total wire length on LAYER Metal2 = 652426 um.
[09/04 22:33:26  39402s] #Total wire length on LAYER Metal3 = 933698 um.
[09/04 22:33:26  39402s] #Total wire length on LAYER Metal4 = 755583 um.
[09/04 22:33:26  39402s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 22:33:26  39402s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 22:33:26  39402s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 22:33:26  39402s] #Total number of vias = 287407
[09/04 22:33:26  39402s] #Up-Via Summary (total 287407):
[09/04 22:33:26  39402s] #           
[09/04 22:33:26  39402s] #-----------------------
[09/04 22:33:26  39402s] # Metal1         141588
[09/04 22:33:26  39402s] # Metal2         105034
[09/04 22:33:26  39402s] # Metal3          40785
[09/04 22:33:26  39402s] #-----------------------
[09/04 22:33:26  39402s] #                287407 
[09/04 22:33:26  39402s] #
[09/04 22:33:26  39402s] #Total number of DRC violations = 175
[09/04 22:33:26  39402s] #Total number of violations on LAYER Metal1 = 0
[09/04 22:33:26  39402s] #Total number of violations on LAYER Metal2 = 89
[09/04 22:33:26  39402s] #Total number of violations on LAYER Metal3 = 72
[09/04 22:33:26  39402s] #Total number of violations on LAYER Metal4 = 14
[09/04 22:33:26  39402s] #Total number of violations on LAYER Metal5 = 0
[09/04 22:33:26  39402s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 22:33:26  39402s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 22:33:26  39402s] ### Time Record (Detail Routing) is uninstalled.
[09/04 22:33:26  39402s] #Cpu time = 00:29:46
[09/04 22:33:26  39402s] #Elapsed time = 00:15:31
[09/04 22:33:26  39402s] #Increased memory = 41.55 (MB)
[09/04 22:33:26  39402s] #Total memory = 2469.21 (MB)
[09/04 22:33:26  39402s] #Peak memory = 4428.95 (MB)
[09/04 22:33:26  39402s] ### Time Record (Antenna Fixing) is installed.
[09/04 22:33:26  39402s] #
[09/04 22:33:26  39402s] #start routing for process antenna violation fix ...
[09/04 22:33:26  39403s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/04 22:33:33  39412s] #
[09/04 22:33:33  39412s] #    By Layer and Type :
[09/04 22:33:33  39412s] #	         MetSpc    Short   Totals
[09/04 22:33:33  39412s] #	Metal1        0        0        0
[09/04 22:33:33  39412s] #	Metal2        1       88       89
[09/04 22:33:33  39412s] #	Metal3        4       68       72
[09/04 22:33:33  39412s] #	Metal4        0       14       14
[09/04 22:33:33  39412s] #	Totals        5      170      175
[09/04 22:33:33  39412s] #cpu time = 00:00:10, elapsed time = 00:00:07, memory = 2484.82 (MB), peak = 4428.95 (MB)
[09/04 22:33:33  39412s] #
[09/04 22:33:33  39412s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 22:33:33  39412s] #Total wire length = 2341707 um.
[09/04 22:33:33  39412s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 22:33:33  39412s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 22:33:33  39412s] #Total wire length on LAYER Metal2 = 652426 um.
[09/04 22:33:33  39412s] #Total wire length on LAYER Metal3 = 933695 um.
[09/04 22:33:33  39412s] #Total wire length on LAYER Metal4 = 755585 um.
[09/04 22:33:33  39412s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 22:33:33  39412s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 22:33:33  39412s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 22:33:33  39412s] #Total number of vias = 287413
[09/04 22:33:33  39412s] #Up-Via Summary (total 287413):
[09/04 22:33:33  39412s] #           
[09/04 22:33:33  39412s] #-----------------------
[09/04 22:33:33  39412s] # Metal1         141588
[09/04 22:33:33  39412s] # Metal2         105034
[09/04 22:33:33  39412s] # Metal3          40791
[09/04 22:33:33  39412s] #-----------------------
[09/04 22:33:33  39412s] #                287413 
[09/04 22:33:33  39412s] #
[09/04 22:33:33  39412s] #Total number of DRC violations = 175
[09/04 22:33:33  39412s] #Total number of process antenna violations = 7
[09/04 22:33:33  39412s] #Total number of net violated process antenna rule = 7 ant fix stage
[09/04 22:33:33  39412s] #Total number of violations on LAYER Metal1 = 0
[09/04 22:33:33  39412s] #Total number of violations on LAYER Metal2 = 89
[09/04 22:33:33  39412s] #Total number of violations on LAYER Metal3 = 72
[09/04 22:33:33  39412s] #Total number of violations on LAYER Metal4 = 14
[09/04 22:33:33  39412s] #Total number of violations on LAYER Metal5 = 0
[09/04 22:33:33  39412s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 22:33:33  39412s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 22:33:33  39412s] #
[09/04 22:33:33  39412s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/04 22:33:33  39414s] #
[09/04 22:33:33  39414s] # start diode insertion for process antenna violation fix ...
[09/04 22:33:33  39414s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/04 22:33:33  39414s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2461.07 (MB), peak = 4428.95 (MB)
[09/04 22:33:33  39414s] #
[09/04 22:33:33  39414s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 22:33:33  39414s] #Total wire length = 2341707 um.
[09/04 22:33:33  39414s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 22:33:33  39414s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 22:33:33  39414s] #Total wire length on LAYER Metal2 = 652426 um.
[09/04 22:33:33  39414s] #Total wire length on LAYER Metal3 = 933695 um.
[09/04 22:33:33  39414s] #Total wire length on LAYER Metal4 = 755585 um.
[09/04 22:33:33  39414s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 22:33:33  39414s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 22:33:33  39414s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 22:33:33  39414s] #Total number of vias = 287413
[09/04 22:33:33  39414s] #Up-Via Summary (total 287413):
[09/04 22:33:33  39414s] #           
[09/04 22:33:33  39414s] #-----------------------
[09/04 22:33:33  39414s] # Metal1         141588
[09/04 22:33:33  39414s] # Metal2         105034
[09/04 22:33:33  39414s] # Metal3          40791
[09/04 22:33:33  39414s] #-----------------------
[09/04 22:33:33  39414s] #                287413 
[09/04 22:33:33  39414s] #
[09/04 22:33:33  39414s] #Total number of DRC violations = 175
[09/04 22:33:33  39414s] #Total number of process antenna violations = 10
[09/04 22:33:33  39414s] #Total number of net violated process antenna rule = 7 
[09/04 22:33:33  39414s] #Total number of violations on LAYER Metal1 = 0
[09/04 22:33:33  39414s] #Total number of violations on LAYER Metal2 = 89
[09/04 22:33:33  39414s] #Total number of violations on LAYER Metal3 = 72
[09/04 22:33:33  39414s] #Total number of violations on LAYER Metal4 = 14
[09/04 22:33:33  39414s] #Total number of violations on LAYER Metal5 = 0
[09/04 22:33:33  39414s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 22:33:33  39414s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 22:33:33  39414s] #
[09/04 22:33:33  39414s] #WARNING (NRDR-309) There are more than 100 DRCs. The router will not invoke the process of delete and reroute to fix antenna violation. 
[09/04 22:33:33  39414s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/04 22:33:34  39416s] #
[09/04 22:33:34  39416s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 22:33:34  39416s] #Total wire length = 2341707 um.
[09/04 22:33:34  39416s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 22:33:34  39416s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 22:33:34  39416s] #Total wire length on LAYER Metal2 = 652426 um.
[09/04 22:33:34  39416s] #Total wire length on LAYER Metal3 = 933695 um.
[09/04 22:33:34  39416s] #Total wire length on LAYER Metal4 = 755585 um.
[09/04 22:33:34  39416s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 22:33:34  39416s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 22:33:34  39416s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 22:33:34  39416s] #Total number of vias = 287413
[09/04 22:33:34  39416s] #Up-Via Summary (total 287413):
[09/04 22:33:34  39416s] #           
[09/04 22:33:34  39416s] #-----------------------
[09/04 22:33:34  39416s] # Metal1         141588
[09/04 22:33:34  39416s] # Metal2         105034
[09/04 22:33:34  39416s] # Metal3          40791
[09/04 22:33:34  39416s] #-----------------------
[09/04 22:33:34  39416s] #                287413 
[09/04 22:33:34  39416s] #
[09/04 22:33:34  39416s] #Total number of DRC violations = 175
[09/04 22:33:34  39416s] #Total number of process antenna violations = 10
[09/04 22:33:34  39416s] #Total number of net violated process antenna rule = 7 
[09/04 22:33:34  39416s] #Total number of violations on LAYER Metal1 = 0
[09/04 22:33:34  39416s] #Total number of violations on LAYER Metal2 = 89
[09/04 22:33:34  39416s] #Total number of violations on LAYER Metal3 = 72
[09/04 22:33:34  39416s] #Total number of violations on LAYER Metal4 = 14
[09/04 22:33:34  39416s] #Total number of violations on LAYER Metal5 = 0
[09/04 22:33:34  39416s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 22:33:34  39416s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 22:33:34  39416s] #
[09/04 22:33:34  39416s] ### Time Record (Antenna Fixing) is uninstalled.
[09/04 22:33:34  39416s] #detailRoute Statistics:
[09/04 22:33:34  39416s] #Cpu time = 00:30:01
[09/04 22:33:34  39416s] #Elapsed time = 00:15:39
[09/04 22:33:34  39416s] #Increased memory = 32.19 (MB)
[09/04 22:33:34  39416s] #Total memory = 2459.85 (MB)
[09/04 22:33:34  39416s] #Peak memory = 4428.95 (MB)
[09/04 22:33:34  39416s] ### global_detail_route design signature (577): route=104847515 flt_obj=0 vio=1453381150 shield_wire=1
[09/04 22:33:34  39417s] ### Time Record (DB Export) is installed.
[09/04 22:33:34  39417s] ### export design design signature (578): route=104847515 flt_obj=0 vio=1453381150 swire=282492057 shield_wire=1 net_attr=1492702976 dirty_area=0, del_dirty_area=0 cell=240579776 placement=1300692156 pin_access=2018110176
[09/04 22:33:35  39419s] ### Time Record (DB Export) is uninstalled.
[09/04 22:33:35  39419s] ### Time Record (Post Callback) is installed.
[09/04 22:33:35  39419s] ### Time Record (Post Callback) is uninstalled.
[09/04 22:33:35  39419s] #
[09/04 22:33:35  39419s] #globalDetailRoute statistics:
[09/04 22:33:35  39419s] #Cpu time = 00:30:15
[09/04 22:33:35  39419s] #Elapsed time = 00:15:50
[09/04 22:33:35  39419s] #Increased memory = 48.85 (MB)
[09/04 22:33:35  39419s] #Total memory = 2179.65 (MB)
[09/04 22:33:35  39419s] #Peak memory = 4428.95 (MB)
[09/04 22:33:35  39419s] #Number of warnings = 121
[09/04 22:33:35  39419s] #Total number of warnings = 511
[09/04 22:33:35  39419s] #Number of fails = 0
[09/04 22:33:35  39419s] #Total number of fails = 0
[09/04 22:33:35  39419s] #Complete globalDetailRoute on Thu Sep  4 22:33:35 2025
[09/04 22:33:35  39419s] #
[09/04 22:33:35  39419s] ### import design signature (579): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2018110176
[09/04 22:33:35  39419s] ### Time Record (globalDetailRoute) is uninstalled.
[09/04 22:33:35  39419s] % End globalDetailRoute (date=09/04 22:33:35, total cpu=0:30:16, real=0:15:50, peak res=3982.0M, current mem=2144.1M)
[09/04 22:33:35  39419s] #Default setup view is reset to func_view_wc.
[09/04 22:33:35  39419s] #Default setup view is reset to func_view_wc.
[09/04 22:33:35  39419s] #routeDesign: cpu time = 00:30:17, elapsed time = 00:15:51, memory = 2144.05 (MB), peak = 4428.95 (MB)
[09/04 22:33:35  39419s] 
[09/04 22:33:35  39419s] *** Summary of all messages that are not suppressed in this session:
[09/04 22:33:35  39419s] Severity  ID               Count  Summary                                  
[09/04 22:33:35  39419s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/04 22:33:35  39419s] *** Message Summary: 1 warning(s), 0 error(s)
[09/04 22:33:35  39419s] 
[09/04 22:33:35  39419s] ### Time Record (routeDesign) is uninstalled.
[09/04 22:33:35  39419s] ### 
[09/04 22:33:35  39419s] ###   Scalability Statistics
[09/04 22:33:35  39419s] ### 
[09/04 22:33:35  39419s] ### --------------------------------+----------------+----------------+----------------+
[09/04 22:33:35  39419s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/04 22:33:35  39419s] ### --------------------------------+----------------+----------------+----------------+
[09/04 22:33:35  39419s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/04 22:33:35  39419s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/04 22:33:35  39419s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/04 22:33:35  39419s] ###   DB Import                     |        00:00:05|        00:00:03|             1.7|
[09/04 22:33:35  39419s] ###   DB Export                     |        00:00:02|        00:00:01|             2.0|
[09/04 22:33:35  39419s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/04 22:33:35  39419s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/04 22:33:35  39419s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.2|
[09/04 22:33:35  39419s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/04 22:33:35  39419s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/04 22:33:35  39419s] ###   Detail Routing                |        00:29:46|        00:15:31|             1.9|
[09/04 22:33:35  39419s] ###   Antenna Fixing                |        00:00:15|        00:00:08|             1.8|
[09/04 22:33:35  39419s] ###   Entire Command                |        00:30:17|        00:15:51|             1.9|
[09/04 22:33:35  39419s] ### --------------------------------+----------------+----------------+----------------+
[09/04 22:33:35  39419s] ### 
[09/04 22:33:35  39419s] #% End routeDesign (date=09/04 22:33:35, total cpu=0:30:17, real=0:15:51, peak res=3982.0M, current mem=2144.1M)
[09/04 22:42:02  39468s] <CMD> verify_drc -limit 0
[09/04 22:42:02  39468s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/04 22:42:02  39468s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/04 22:42:02  39468s]  *** Starting Verify DRC (MEM: 3025.8) ***
[09/04 22:42:02  39468s] 
[09/04 22:42:02  39468s]   VERIFY DRC ...... Starting Verification
[09/04 22:42:02  39468s]   VERIFY DRC ...... Initializing
[09/04 22:42:02  39468s]   VERIFY DRC ...... Deleting Existing Violations
[09/04 22:42:02  39468s]   VERIFY DRC ...... Creating Sub-Areas
[09/04 22:42:02  39468s]   VERIFY DRC ...... Using new threading
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100  Thread : 5
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100  Thread : 1
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 0
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100  Thread : 1
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 5
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 5
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 4
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 4
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100  Thread : 4
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 4
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 4
[09/04 22:42:02  39468s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 4
[09/04 22:42:02  39469s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 5
[09/04 22:42:02  39469s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 5
[09/04 22:42:02  39469s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 5
[09/04 22:42:02  39469s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 5
[09/04 22:42:02  39469s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 5
[09/04 22:42:02  39469s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 5
[09/04 22:42:02  39469s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 4
[09/04 22:42:02  39469s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 3
[09/04 22:42:02  39470s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 3
[09/04 22:42:02  39470s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 3
[09/04 22:42:02  39470s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 6
[09/04 22:42:02  39470s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 3
[09/04 22:42:02  39470s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 6
[09/04 22:42:02  39471s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 6
[09/04 22:42:02  39472s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 7
[09/04 22:42:03  39472s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 7
[09/04 22:42:03  39472s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 6
[09/04 22:42:03  39472s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 6
[09/04 22:42:03  39472s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 6
[09/04 22:42:03  39472s]  VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100  Thread : 7
[09/04 22:42:03  39472s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 7
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 0
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 7
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100  Thread : 6
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 6
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 6
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 6
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 6
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100  Thread : 4
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 2
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 2
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100  Thread : 0
[09/04 22:42:03  39473s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 4
[09/04 22:42:03  39474s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 6
[09/04 22:42:03  39474s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 4
[09/04 22:42:03  39474s]  VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100  Thread : 3
[09/04 22:42:03  39474s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 4
[09/04 22:42:03  39474s]  VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100  Thread : 1
[09/04 22:42:03  39474s]  VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100  Thread : 0
[09/04 22:42:03  39474s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 3
[09/04 22:42:03  39474s]  VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100  Thread : 5
[09/04 22:42:03  39475s]  VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100  Thread : 0
[09/04 22:42:03  39475s]  VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100  Thread : 1
[09/04 22:42:03  39476s]  VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100  Thread : 6
[09/04 22:42:03  39476s]  VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100  Thread : 7
[09/04 22:42:03  39477s]  VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100  Thread : 6
[09/04 22:42:03  39477s]  VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100  Thread : 2
[09/04 22:42:03  39477s]  VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100  Thread : 3
[09/04 22:42:03  39478s]  VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100  Thread : 4
[09/04 22:42:03  39478s]  VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100  Thread : 5
[09/04 22:42:03  39479s]  VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100  Thread : 0
[09/04 22:42:04  39479s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 1
[09/04 22:42:04  39480s]  VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100  Thread : 4
[09/04 22:42:04  39480s]  VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100  Thread : 7
[09/04 22:42:04  39480s]  VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100  Thread : 4
[09/04 22:42:04  39481s]  VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100  Thread : 2
[09/04 22:42:04  39481s]  VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100  Thread : 3
[09/04 22:42:04  39481s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 0
[09/04 22:42:04  39481s]  VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100  Thread : 5
[09/04 22:42:04  39482s]  VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100  Thread : 6
[09/04 22:42:04  39482s]  VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100  Thread : 7
[09/04 22:42:04  39482s]  VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100  Thread : 0
[09/04 22:42:04  39483s]  VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100  Thread : 4
[09/04 22:42:05  39483s]  VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100  Thread : 5
[09/04 22:42:05  39483s]  VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100  Thread : 7
[09/04 22:42:05  39483s]  VERIFY DRC ...... Thread : 5 finished.
[09/04 22:42:05  39483s]  VERIFY DRC ...... Thread : 6 finished.
[09/04 22:42:05  39484s]  VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100  Thread : 4
[09/04 22:42:05  39484s]  VERIFY DRC ...... Thread : 4 finished.
[09/04 22:42:05  39484s] 
[09/04 22:42:05  39484s]   Verification Complete : 4252 Viols.
[09/04 22:42:05  39484s] 
[09/04 22:42:05  39484s]  Violation Summary By Layer and Type:
[09/04 22:42:05  39484s] 
[09/04 22:42:05  39484s] 	         MetSpc    Short   Totals
[09/04 22:42:05  39484s] 	Metal1     4081        0     4081
[09/04 22:42:05  39484s] 	Metal2        1       88       89
[09/04 22:42:05  39484s] 	Metal3        4       66       70
[09/04 22:42:05  39484s] 	Metal4        0       12       12
[09/04 22:42:05  39484s] 	Totals     4086      166     4252
[09/04 22:42:05  39484s] 
[09/04 22:42:05  39484s]  *** End Verify DRC (CPU: 0:00:15.7  ELAPSED TIME: 3.00  MEM: 32.0M) ***
[09/04 22:42:05  39484s] 
[09/04 22:42:08  39484s] <CMD> win
[09/04 22:42:10  39485s] <CMD> setLayerPreference violation -isVisible 1
[09/04 22:42:11  39485s] <CMD> zoomBox -902.92300 62.79200 1505.73700 2444.83700
[09/04 22:42:13  39485s] <CMD> setLayerPreference node_layer -isVisible 1
[09/04 22:42:16  39486s] <CMD> zoomBox -230.98600 251.55600 3482.04600 1736.22400
[09/04 22:42:17  39487s] <CMD> zoomBox 189.48700 520.66000 2469.75400 1432.43200
[09/04 22:42:18  39487s] <CMD> zoomBox 968.46400 757.69600 1292.81500 887.38900
[09/04 22:42:18  39487s] <CMD> zoomBox 1034.32100 782.03700 1203.63800 849.73900
[09/04 22:42:20  39488s] <CMD> zoomBox 1075.85200 787.91700 1164.23900 823.25900
[09/04 22:42:20  39488s] <CMD> zoomBox 1091.07500 797.04000 1145.35700 818.74500
[09/04 22:42:21  39488s] <CMD> zoomBox 1100.00300 802.87900 1133.34000 816.20900
[09/04 22:42:21  39488s] <CMD> zoomBox 1102.75900 805.48400 1123.23200 813.67000
[09/04 22:42:22  39488s] <CMD> zoomBox 1103.37200 805.99100 1120.77400 812.94900
[09/04 22:42:22  39488s] <CMD> zoomBox 1104.33500 806.78700 1116.91000 811.81500
[09/04 22:42:22  39488s] <CMD> zoomBox 1105.28400 807.55900 1113.00700 810.64700
[09/04 22:42:23  39488s] <CMD> zoomBox 1105.48200 807.73600 1112.04700 810.36100
[09/04 22:42:23  39488s] <CMD> zoomBox 1105.91600 808.12200 1109.94900 809.73500
[09/04 22:42:24  39488s] <CMD> zoomBox 1105.79200 808.01300 1110.53900 809.91100
[09/04 22:42:24  39488s] <CMD> zoomBox 1105.04500 807.35000 1114.13900 810.98600
[09/04 22:42:24  39488s] <CMD> zoomBox 1104.06400 806.47800 1118.87200 812.39900
[09/04 22:42:29  39489s] <CMD> ecoRoute
[09/04 22:42:29  39489s] ### Time Record (ecoRoute) is installed.
[09/04 22:42:29  39489s] **INFO: User settings:
[09/04 22:42:29  39489s] setNanoRouteMode -drouteAntennaFactor                           1
[09/04 22:42:29  39489s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/04 22:42:29  39489s] setNanoRouteMode -drouteStartIteration                          0
[09/04 22:42:29  39489s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/04 22:42:29  39489s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/04 22:42:29  39489s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/04 22:42:29  39489s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/04 22:42:29  39489s] setNanoRouteMode -routeFillerInstPrefix                         FILLER
[09/04 22:42:29  39489s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/04 22:42:29  39489s] setNanoRouteMode -routeReInsertFillerCellList                   {sg13g2_fill_1 sg13g2_fill_2 sg13g2_fill_4 sg13g2_fill_8}
[09/04 22:42:29  39489s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[09/04 22:42:29  39489s] setNanoRouteMode -routeSiEffort                                 high
[09/04 22:42:29  39489s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/04 22:42:29  39489s] setNanoRouteMode -routeWithSiDriven                             true
[09/04 22:42:29  39489s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/04 22:42:29  39489s] setNanoRouteMode -routeWithTimingDriven                         true
[09/04 22:42:29  39489s] setNanoRouteMode -timingEngine                                  {}
[09/04 22:42:29  39489s] setDesignMode -bottomRoutingLayer                               Metal2
[09/04 22:42:29  39489s] setDesignMode -congEffort                                       high
[09/04 22:42:29  39489s] setDesignMode -flowEffort                                       standard
[09/04 22:42:29  39489s] setDesignMode -process                                          130
[09/04 22:42:29  39489s] setDesignMode -topRoutingLayer                                  Metal4
[09/04 22:42:29  39489s] 
[09/04 22:42:29  39489s] #% Begin globalDetailRoute (date=09/04 22:42:29, mem=2192.4M)
[09/04 22:42:29  39489s] 
[09/04 22:42:29  39489s] globalDetailRoute
[09/04 22:42:29  39489s] 
[09/04 22:42:29  39489s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[09/04 22:42:29  39489s] ### Time Record (globalDetailRoute) is installed.
[09/04 22:42:29  39489s] #Start globalDetailRoute on Thu Sep  4 22:42:29 2025
[09/04 22:42:29  39489s] #
[09/04 22:42:29  39489s] ### Time Record (Pre Callback) is installed.
[09/04 22:42:29  39489s] ### Time Record (Pre Callback) is uninstalled.
[09/04 22:42:29  39489s] ### Time Record (DB Import) is installed.
[09/04 22:42:29  39489s] ### Time Record (Timing Data Generation) is installed.
[09/04 22:42:29  39489s] ### Time Record (Timing Data Generation) is uninstalled.
[09/04 22:42:30  39489s] LayerId::1 widthSet size::1
[09/04 22:42:30  39489s] LayerId::2 widthSet size::3
[09/04 22:42:30  39489s] LayerId::3 widthSet size::3
[09/04 22:42:30  39489s] LayerId::4 widthSet size::3
[09/04 22:42:30  39489s] LayerId::5 widthSet size::3
[09/04 22:42:30  39489s] LayerId::6 widthSet size::1
[09/04 22:42:30  39489s] LayerId::7 widthSet size::1
[09/04 22:42:30  39489s] Initializing multi-corner resistance tables ...
[09/04 22:42:30  39489s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343235 ; uaWl: 1.000000 ; uaWlH: 0.323017 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/04 22:42:30  39490s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/04 22:42:30  39490s] #To increase the message display limit, refer to the product command reference manual.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/04 22:42:31  39490s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/04 22:42:31  39490s] #To increase the message display limit, refer to the product command reference manual.
[09/04 22:42:31  39490s] ### Net info: total nets: 51233
[09/04 22:42:31  39490s] ### Net info: dirty nets: 0
[09/04 22:42:31  39490s] ### Net info: marked as disconnected nets: 0
[09/04 22:42:31  39492s] #num needed restored net=48
[09/04 22:42:31  39492s] #need_extraction net=48 (total=51233)
[09/04 22:42:31  39492s] ### Net info: fully routed nets: 44999
[09/04 22:42:31  39492s] ### Net info: trivial (< 2 pins) nets: 6234
[09/04 22:42:31  39492s] ### Net info: unrouted nets: 0
[09/04 22:42:31  39492s] ### Net info: re-extraction nets: 0
[09/04 22:42:31  39492s] ### Net info: ignored nets: 0
[09/04 22:42:31  39492s] ### Net info: skip routing nets: 48
[09/04 22:42:31  39492s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:42:31  39492s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:42:31  39492s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:42:31  39492s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:42:31  39492s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:42:31  39492s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/04 22:42:31  39493s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/04 22:42:31  39493s] #To increase the message display limit, refer to the product command reference manual.
[09/04 22:42:31  39493s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/04 22:42:32  39493s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/04 22:42:32  39493s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[09/04 22:42:32  39493s] ### import design signature (580): route=435021656 flt_obj=0 vio=1749282686 swire=282492057 shield_wire=1 net_attr=1228170725 dirty_area=0, del_dirty_area=0 cell=240579776 placement=1300692156 pin_access=2018110176
[09/04 22:42:32  39493s] ### Time Record (DB Import) is uninstalled.
[09/04 22:42:32  39493s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/04 22:42:32  39493s] #RTESIG:78da8d924b6b02311485bbeeafb8441716aacdd3cc6c0b160ad21669bb0dd17938984e64
[09/04 22:42:32  39493s] #       9259f8ef9b2a851674ae59e5922fe79ee49ed1f873b102c2e98cd1e99e526918bcac78da
[09/04 22:42:32  39493s] #       3031a55cc8074e4d3afa7824b7a3f1ebdbbb90406c1f3dc0de876836d6b9b5ddec084c42
[09/04 22:42:32  39493s] #       ec9ab6be873e941d8432c654dd9d2e2901b1eb4b98acbd77e70905e407493ab1ec5adb1d
[09/04 22:42:32  39493s] #       ce625a61428c67c066f4b86052396fe3f986b93a3d64d8f93cc9fd6243c61813396a4d28
[09/04 22:42:32  39493s] #       dcbed0142aebc22024b9c021c52890b03b30414d5598b031dbc298a2f14569f8f0ab9952
[09/04 22:42:32  39493s] #       3a85028372911a44db16b62b125bb6fdd72532a5a6f56d89501afd1e2d73204fcfcbe562
[09/04 22:42:32  39493s] #       85b8d3738aaba53c91503351735335cea5f0ffadf8bf4afeab32acbd9ee323d2791ad1b6
[09/04 22:42:32  39493s] #       a9b79858fa19725443c04ce209cb94bc82b9c27da6f07965390372d1f4cd37c1f36174
[09/04 22:42:32  39493s] #
[09/04 22:42:32  39493s] #Skip comparing routing design signature in db-snapshot flow
[09/04 22:42:32  39493s] ### Time Record (Data Preparation) is installed.
[09/04 22:42:32  39493s] #RTESIG:78da8d93cb4a033114865dfb1487b48b0ab6e6dacc6c850a425129ea36a49d4b87c64999
[09/04 22:42:32  39493s] #       64167d7b638ba0d0cee9ac72c897f3ffe732a3f1e7620584d319a3d33da5d2307859f174
[09/04 22:42:32  39493s] #       60624ab9900f9c9a74f5f1486e47e3d7b7772181d83e7a80bd0fd16cac736bbbd9119884
[09/04 22:42:32  39493s] #       d8356d7d0f7d283b08658c29ba3b3d520262d79730597befce130ac80f92f2c4b26b6d77
[09/04 22:42:32  39493s] #       388b698525623c0336a3c70f2695f3369e17ccd5a99061e7f394ee171b32c698c8516b42
[09/04 22:42:32  39493s] #       e1f685a65059170621c9050e29468184dd81096aaac2848dd916c6148d2f4ac387ab664a
[09/04 22:42:32  39493s] #       e9b41418948b24106d5bd8ae486cd9f65f97c8b435ad6f4b84d2687b8ef338968e98d332
[09/04 22:42:32  39493s] #       07f2f4bc5c2e561839a7a8ac4e8b4742cd44cd4dd53897fe92bf11ff17c97f5186c9eb39
[09/04 22:42:32  39493s] #       3e4b9da7596e9b7a8b254b2dbcaa3d99c4573153f20ae60af799c2079be50cc845d337df
[09/04 22:42:32  39493s] #       67c16e29
[09/04 22:42:32  39493s] #
[09/04 22:42:32  39493s] ### Time Record (Data Preparation) is uninstalled.
[09/04 22:42:32  39494s] #Using multithreading with 8 threads.
[09/04 22:42:32  39494s] ### Time Record (Data Preparation) is installed.
[09/04 22:42:32  39494s] #Start routing data preparation on Thu Sep  4 22:42:32 2025
[09/04 22:42:32  39494s] #
[09/04 22:42:32  39494s] #Minimum voltage of a net in the design = 0.000.
[09/04 22:42:32  39494s] #Maximum voltage of a net in the design = 1.320.
[09/04 22:42:32  39494s] #Voltage range [0.000 - 1.320] has 51231 nets.
[09/04 22:42:32  39494s] #Voltage range [1.080 - 1.320] has 1 net.
[09/04 22:42:32  39494s] #Voltage range [0.000 - 0.000] has 1 net.
[09/04 22:42:32  39494s] ### Time Record (Cell Pin Access) is installed.
[09/04 22:42:32  39494s] ### Time Record (Cell Pin Access) is uninstalled.
[09/04 22:42:34  39496s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/04 22:42:34  39496s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/04 22:42:34  39496s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/04 22:42:34  39496s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/04 22:42:34  39496s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/04 22:42:34  39496s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/04 22:42:34  39496s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/04 22:42:34  39496s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/04 22:42:34  39496s] #Monitoring time of adding inner blkg by smac
[09/04 22:42:34  39496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2267.93 (MB), peak = 4428.95 (MB)
[09/04 22:42:35  39497s] #Regenerating Ggrids automatically.
[09/04 22:42:35  39497s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/04 22:42:35  39497s] #Using automatically generated G-grids.
[09/04 22:42:35  39497s] #Done routing data preparation.
[09/04 22:42:35  39497s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2466.12 (MB), peak = 4428.95 (MB)
[09/04 22:42:35  39497s] #Start instance access analysis using 8 threads...
[09/04 22:42:35  39497s] ### Time Record (Instance Pin Access) is installed.
[09/04 22:42:36  39498s] #0 instance pins are hard to access
[09/04 22:42:36  39498s] #Instance access analysis statistics:
[09/04 22:42:36  39498s] #Cpu time = 00:00:01
[09/04 22:42:36  39498s] #Elapsed time = 00:00:01
[09/04 22:42:36  39498s] #Increased memory = 4.25 (MB)
[09/04 22:42:36  39498s] #Total memory = 2470.37 (MB)
[09/04 22:42:36  39498s] #Peak memory = 4428.95 (MB)
[09/04 22:42:36  39498s] ### Time Record (Instance Pin Access) is uninstalled.
[09/04 22:42:36  39498s] #WARNING (NRGR-8) Clock net clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk_i bottom preferred routing layer as 1.
[09/04 22:42:36  39498s] #WARNING (NRGR-8) Clock net jtag_tck_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net jtag_tck_i bottom preferred routing layer as 1.
[09/04 22:42:36  39498s] #WARNING (NRGR-8) Clock net ref_clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net ref_clk_i bottom preferred routing layer as 1.
[09/04 22:42:36  39498s] #
[09/04 22:42:36  39498s] #Finished routing data preparation on Thu Sep  4 22:42:36 2025
[09/04 22:42:36  39498s] #
[09/04 22:42:36  39498s] #Cpu time = 00:00:05
[09/04 22:42:36  39498s] #Elapsed time = 00:00:04
[09/04 22:42:36  39498s] #Increased memory = 208.30 (MB)
[09/04 22:42:36  39498s] #Total memory = 2470.37 (MB)
[09/04 22:42:36  39498s] #Peak memory = 4428.95 (MB)
[09/04 22:42:36  39498s] #
[09/04 22:42:36  39498s] ### Time Record (Data Preparation) is uninstalled.
[09/04 22:42:36  39498s] ### Time Record (Global Routing) is installed.
[09/04 22:42:36  39498s] #
[09/04 22:42:36  39498s] #Start global routing on Thu Sep  4 22:42:36 2025
[09/04 22:42:36  39498s] #
[09/04 22:42:36  39498s] #
[09/04 22:42:36  39498s] #Start global routing initialization on Thu Sep  4 22:42:36 2025
[09/04 22:42:36  39498s] #
[09/04 22:42:36  39498s] #WARNING (NRGR-22) Design is already detail routed.
[09/04 22:42:36  39498s] ### Time Record (Global Routing) is uninstalled.
[09/04 22:42:36  39498s] ### Time Record (Data Preparation) is installed.
[09/04 22:42:36  39499s] ### Time Record (Data Preparation) is uninstalled.
[09/04 22:42:37  39499s] ### track-assign external-init starts on Thu Sep  4 22:42:37 2025 with memory = 2470.37 (MB), peak = 4428.95 (MB)
[09/04 22:42:37  39499s] ### Time Record (Track Assignment) is installed.
[09/04 22:42:37  39500s] ### Time Record (Track Assignment) is uninstalled.
[09/04 22:42:37  39500s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.3 GB --1.35 [8]--
[09/04 22:42:38  39500s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/04 22:42:38  39500s] #Cpu time = 00:00:07
[09/04 22:42:38  39500s] #Elapsed time = 00:00:06
[09/04 22:42:38  39500s] #Increased memory = 208.30 (MB)
[09/04 22:42:38  39500s] #Total memory = 2470.37 (MB)
[09/04 22:42:38  39500s] #Peak memory = 4428.95 (MB)
[09/04 22:42:38  39500s] #Using multithreading with 8 threads.
[09/04 22:42:38  39501s] ### Time Record (Detail Routing) is installed.
[09/04 22:42:38  39501s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/04 22:42:45  39508s] #
[09/04 22:42:45  39508s] #Start Detail Routing..
[09/04 22:42:45  39508s] #start initial detail routing ...
[09/04 22:42:45  39509s] ### Design has 0 dirty nets, has valid drcs
[09/04 22:42:45  39510s] #   number of violations = 1755
[09/04 22:42:45  39510s] #
[09/04 22:42:45  39510s] #    By Layer and Type :
[09/04 22:42:45  39510s] #	         MetSpc    Short   Totals
[09/04 22:42:45  39510s] #	Metal1     1409        0     1409
[09/04 22:42:45  39510s] #	Metal2        2      176      178
[09/04 22:42:45  39510s] #	Metal3        8      134      142
[09/04 22:42:45  39510s] #	Metal4        0       26       26
[09/04 22:42:45  39510s] #	Totals     1419      336     1755
[09/04 22:42:45  39510s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2496.36 (MB), peak = 4428.95 (MB)
[09/04 22:42:46  39512s] #start 1st optimization iteration ...
[09/04 22:42:58  39601s] #   number of violations = 200
[09/04 22:42:58  39601s] #
[09/04 22:42:58  39601s] #    By Layer and Type :
[09/04 22:42:58  39601s] #	         MetSpc    Short   Totals
[09/04 22:42:58  39601s] #	Metal1        0        0        0
[09/04 22:42:58  39601s] #	Metal2        2       83       85
[09/04 22:42:58  39601s] #	Metal3        4       75       79
[09/04 22:42:58  39601s] #	Metal4        1       35       36
[09/04 22:42:58  39601s] #	Totals        7      193      200
[09/04 22:42:58  39601s] #    number of process antenna violations = 54
[09/04 22:42:58  39601s] #cpu time = 00:01:29, elapsed time = 00:00:13, memory = 2536.36 (MB), peak = 4428.95 (MB)
[09/04 22:42:58  39601s] #start 2nd optimization iteration ...
[09/04 22:43:07  39618s] #   number of violations = 197
[09/04 22:43:07  39618s] #
[09/04 22:43:07  39618s] #    By Layer and Type :
[09/04 22:43:07  39618s] #	         MetSpc    Short      Mar   Totals
[09/04 22:43:07  39618s] #	Metal1        0        0        0        0
[09/04 22:43:07  39618s] #	Metal2        1       84        0       85
[09/04 22:43:07  39618s] #	Metal3        4       75        1       80
[09/04 22:43:07  39618s] #	Metal4        1       31        0       32
[09/04 22:43:07  39618s] #	Totals        6      190        1      197
[09/04 22:43:07  39618s] #    number of process antenna violations = 54
[09/04 22:43:07  39618s] #cpu time = 00:00:17, elapsed time = 00:00:09, memory = 2529.32 (MB), peak = 4428.95 (MB)
[09/04 22:43:07  39618s] #start 3rd optimization iteration ...
[09/04 22:43:14  39632s] #   number of violations = 204
[09/04 22:43:14  39632s] #
[09/04 22:43:14  39632s] #    By Layer and Type :
[09/04 22:43:14  39632s] #	         MetSpc    Short      Mar   Totals
[09/04 22:43:14  39632s] #	Metal1        0        0        0        0
[09/04 22:43:14  39632s] #	Metal2        1       94        0       95
[09/04 22:43:14  39632s] #	Metal3        5       82        2       89
[09/04 22:43:14  39632s] #	Metal4        1       19        0       20
[09/04 22:43:14  39632s] #	Totals        7      195        2      204
[09/04 22:43:14  39632s] #    number of process antenna violations = 54
[09/04 22:43:14  39632s] #cpu time = 00:00:14, elapsed time = 00:00:07, memory = 2529.79 (MB), peak = 4428.95 (MB)
[09/04 22:43:14  39632s] #start 4th optimization iteration ...
[09/04 22:43:26  39656s] #   number of violations = 203
[09/04 22:43:26  39656s] #
[09/04 22:43:26  39656s] #    By Layer and Type :
[09/04 22:43:26  39656s] #	         MetSpc    Short      Mar   Totals
[09/04 22:43:26  39656s] #	Metal1        0        0        0        0
[09/04 22:43:26  39656s] #	Metal2        3       93        0       96
[09/04 22:43:26  39656s] #	Metal3        5       79        1       85
[09/04 22:43:26  39656s] #	Metal4        0       22        0       22
[09/04 22:43:26  39656s] #	Totals        8      194        1      203
[09/04 22:43:26  39656s] #    number of process antenna violations = 54
[09/04 22:43:26  39656s] #cpu time = 00:00:24, elapsed time = 00:00:12, memory = 2535.77 (MB), peak = 4428.95 (MB)
[09/04 22:43:26  39656s] #start 5th optimization iteration ...
[09/04 22:43:40  39683s] #   number of violations = 210
[09/04 22:43:40  39683s] #
[09/04 22:43:40  39683s] #    By Layer and Type :
[09/04 22:43:40  39683s] #	         MetSpc    Short      Mar   Totals
[09/04 22:43:40  39683s] #	Metal1        0        0        0        0
[09/04 22:43:40  39683s] #	Metal2        6       94        0      100
[09/04 22:43:40  39683s] #	Metal3        7       81        2       90
[09/04 22:43:40  39683s] #	Metal4        1       19        0       20
[09/04 22:43:40  39683s] #	Totals       14      194        2      210
[09/04 22:43:40  39683s] #    number of process antenna violations = 54
[09/04 22:43:40  39683s] #cpu time = 00:00:27, elapsed time = 00:00:14, memory = 2534.48 (MB), peak = 4428.95 (MB)
[09/04 22:43:40  39683s] #start 6th optimization iteration ...
[09/04 22:44:02  39723s] #   number of violations = 207
[09/04 22:44:02  39723s] #
[09/04 22:44:02  39723s] #    By Layer and Type :
[09/04 22:44:02  39723s] #	         MetSpc    Short      Mar   Totals
[09/04 22:44:02  39723s] #	Metal1        0        0        0        0
[09/04 22:44:02  39723s] #	Metal2        2       92        0       94
[09/04 22:44:02  39723s] #	Metal3        5       86        3       94
[09/04 22:44:02  39723s] #	Metal4        0       19        0       19
[09/04 22:44:02  39723s] #	Totals        7      197        3      207
[09/04 22:44:02  39723s] #    number of process antenna violations = 54
[09/04 22:44:02  39723s] #cpu time = 00:00:39, elapsed time = 00:00:22, memory = 2534.85 (MB), peak = 4428.95 (MB)
[09/04 22:44:02  39723s] #start 7th optimization iteration ...
[09/04 22:44:10  39737s] #   number of violations = 208
[09/04 22:44:10  39737s] #
[09/04 22:44:10  39737s] #    By Layer and Type :
[09/04 22:44:10  39737s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/04 22:44:10  39737s] #	Metal1        0        0        0        0        0
[09/04 22:44:10  39737s] #	Metal2        2       85        0        1       88
[09/04 22:44:10  39737s] #	Metal3        5       74        2        0       81
[09/04 22:44:10  39737s] #	Metal4        0       39        0        0       39
[09/04 22:44:10  39737s] #	Totals        7      198        2        1      208
[09/04 22:44:10  39737s] #    number of process antenna violations = 54
[09/04 22:44:10  39737s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 2532.79 (MB), peak = 4428.95 (MB)
[09/04 22:44:10  39737s] #start 8th optimization iteration ...
[09/04 22:44:20  39756s] #   number of violations = 205
[09/04 22:44:20  39756s] #
[09/04 22:44:20  39756s] #    By Layer and Type :
[09/04 22:44:20  39756s] #	         MetSpc    Short      Mar   Totals
[09/04 22:44:20  39756s] #	Metal1        0        0        0        0
[09/04 22:44:20  39756s] #	Metal2        4       81        0       85
[09/04 22:44:20  39756s] #	Metal3        7       77        3       87
[09/04 22:44:20  39756s] #	Metal4        0       33        0       33
[09/04 22:44:20  39756s] #	Totals       11      191        3      205
[09/04 22:44:20  39756s] #    number of process antenna violations = 54
[09/04 22:44:20  39756s] #cpu time = 00:00:19, elapsed time = 00:00:11, memory = 2532.11 (MB), peak = 4428.95 (MB)
[09/04 22:44:20  39757s] #start 9th optimization iteration ...
[09/04 22:44:28  39772s] #   number of violations = 197
[09/04 22:44:28  39772s] #
[09/04 22:44:28  39772s] #    By Layer and Type :
[09/04 22:44:28  39772s] #	         MetSpc    Short      Mar   Totals
[09/04 22:44:28  39772s] #	Metal1        0        0        0        0
[09/04 22:44:28  39772s] #	Metal2        2       87        0       89
[09/04 22:44:28  39772s] #	Metal3        5       82        3       90
[09/04 22:44:28  39772s] #	Metal4        1       17        0       18
[09/04 22:44:28  39772s] #	Totals        8      186        3      197
[09/04 22:44:28  39772s] #    number of process antenna violations = 54
[09/04 22:44:28  39772s] #cpu time = 00:00:16, elapsed time = 00:00:08, memory = 2530.29 (MB), peak = 4428.95 (MB)
[09/04 22:44:28  39772s] #start 10th optimization iteration ...
[09/04 22:44:39  39793s] #   number of violations = 202
[09/04 22:44:39  39793s] #
[09/04 22:44:39  39793s] #    By Layer and Type :
[09/04 22:44:39  39793s] #	         MetSpc    Short   Totals
[09/04 22:44:39  39793s] #	Metal1        0        0        0
[09/04 22:44:39  39793s] #	Metal2        3       92       95
[09/04 22:44:39  39793s] #	Metal3        7       83       90
[09/04 22:44:39  39793s] #	Metal4        1       16       17
[09/04 22:44:39  39793s] #	Totals       11      191      202
[09/04 22:44:39  39793s] #    number of process antenna violations = 54
[09/04 22:44:39  39793s] #cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2529.62 (MB), peak = 4428.95 (MB)
[09/04 22:44:39  39793s] #start 11th optimization iteration ...
[09/04 22:45:00  39830s] #   number of violations = 218
[09/04 22:45:00  39830s] #
[09/04 22:45:00  39830s] #    By Layer and Type :
[09/04 22:45:00  39830s] #	         MetSpc    Short      Mar   Totals
[09/04 22:45:00  39830s] #	Metal1        0        0        0        0
[09/04 22:45:00  39830s] #	Metal2        2       92        0       94
[09/04 22:45:00  39830s] #	Metal3        8       92        3      103
[09/04 22:45:00  39830s] #	Metal4        0       21        0       21
[09/04 22:45:00  39830s] #	Totals       10      205        3      218
[09/04 22:45:00  39830s] #    number of process antenna violations = 54
[09/04 22:45:00  39830s] #cpu time = 00:00:36, elapsed time = 00:00:21, memory = 2530.71 (MB), peak = 4428.95 (MB)
[09/04 22:45:00  39830s] #start 12th optimization iteration ...
[09/04 22:45:24  39869s] #   number of violations = 190
[09/04 22:45:24  39869s] #
[09/04 22:45:24  39869s] #    By Layer and Type :
[09/04 22:45:24  39869s] #	         MetSpc    Short   Totals
[09/04 22:45:24  39869s] #	Metal1        0        0        0
[09/04 22:45:24  39869s] #	Metal2        1       92       93
[09/04 22:45:24  39869s] #	Metal3        6       69       75
[09/04 22:45:24  39869s] #	Metal4        2       20       22
[09/04 22:45:24  39869s] #	Totals        9      181      190
[09/04 22:45:24  39869s] #    number of process antenna violations = 54
[09/04 22:45:24  39869s] #cpu time = 00:00:39, elapsed time = 00:00:24, memory = 2531.08 (MB), peak = 4428.95 (MB)
[09/04 22:45:24  39869s] #start 13th optimization iteration ...
[09/04 22:45:36  39890s] #   number of violations = 208
[09/04 22:45:36  39890s] #
[09/04 22:45:36  39890s] #    By Layer and Type :
[09/04 22:45:36  39890s] #	         MetSpc    Short   Totals
[09/04 22:45:36  39890s] #	Metal1        0        0        0
[09/04 22:45:36  39890s] #	Metal2        2       89       91
[09/04 22:45:36  39890s] #	Metal3        2       76       78
[09/04 22:45:36  39890s] #	Metal4        0       39       39
[09/04 22:45:36  39890s] #	Totals        4      204      208
[09/04 22:45:36  39890s] #    number of process antenna violations = 54
[09/04 22:45:36  39890s] #cpu time = 00:00:21, elapsed time = 00:00:12, memory = 2531.73 (MB), peak = 4428.95 (MB)
[09/04 22:45:36  39890s] #start 14th optimization iteration ...
[09/04 22:45:46  39909s] #   number of violations = 189
[09/04 22:45:46  39909s] #
[09/04 22:45:46  39909s] #    By Layer and Type :
[09/04 22:45:46  39909s] #	         MetSpc    Short   Totals
[09/04 22:45:46  39909s] #	Metal1        0        0        0
[09/04 22:45:46  39909s] #	Metal2        1       90       91
[09/04 22:45:46  39909s] #	Metal3        1       73       74
[09/04 22:45:46  39909s] #	Metal4        0       24       24
[09/04 22:45:46  39909s] #	Totals        2      187      189
[09/04 22:45:46  39909s] #    number of process antenna violations = 54
[09/04 22:45:46  39909s] #cpu time = 00:00:19, elapsed time = 00:00:10, memory = 2530.40 (MB), peak = 4428.95 (MB)
[09/04 22:45:46  39909s] #start 15th optimization iteration ...
[09/04 22:45:55  39925s] #   number of violations = 202
[09/04 22:45:55  39925s] #
[09/04 22:45:55  39925s] #    By Layer and Type :
[09/04 22:45:55  39925s] #	         MetSpc    Short      Mar   Totals
[09/04 22:45:55  39925s] #	Metal1        0        0        0        0
[09/04 22:45:55  39925s] #	Metal2        3       96        0       99
[09/04 22:45:55  39925s] #	Metal3        7       79        2       88
[09/04 22:45:55  39925s] #	Metal4        1       14        0       15
[09/04 22:45:55  39925s] #	Totals       11      189        2      202
[09/04 22:45:55  39925s] #    number of process antenna violations = 54
[09/04 22:45:55  39925s] #cpu time = 00:00:16, elapsed time = 00:00:09, memory = 2531.33 (MB), peak = 4428.95 (MB)
[09/04 22:45:55  39925s] #start 16th optimization iteration ...
[09/04 22:46:11  39958s] #   number of violations = 180
[09/04 22:46:11  39958s] #
[09/04 22:46:11  39958s] #    By Layer and Type :
[09/04 22:46:11  39958s] #	         MetSpc    Short      Mar   Totals
[09/04 22:46:11  39958s] #	Metal1        0        0        0        0
[09/04 22:46:11  39958s] #	Metal2        2       92        0       94
[09/04 22:46:11  39958s] #	Metal3        2       70        1       73
[09/04 22:46:11  39958s] #	Metal4        1       12        0       13
[09/04 22:46:11  39958s] #	Totals        5      174        1      180
[09/04 22:46:11  39958s] #    number of process antenna violations = 54
[09/04 22:46:11  39958s] #cpu time = 00:00:33, elapsed time = 00:00:17, memory = 2534.32 (MB), peak = 4428.95 (MB)
[09/04 22:46:11  39958s] #start 17th optimization iteration ...
[09/04 22:46:26  39985s] #   number of violations = 174
[09/04 22:46:26  39985s] #
[09/04 22:46:26  39985s] #    By Layer and Type :
[09/04 22:46:26  39985s] #	         MetSpc    Short   Totals
[09/04 22:46:26  39985s] #	Metal1        0        0        0
[09/04 22:46:26  39985s] #	Metal2        1       93       94
[09/04 22:46:26  39985s] #	Metal3        6       64       70
[09/04 22:46:26  39985s] #	Metal4        0       10       10
[09/04 22:46:26  39985s] #	Totals        7      167      174
[09/04 22:46:26  39985s] #    number of process antenna violations = 54
[09/04 22:46:26  39985s] #cpu time = 00:00:27, elapsed time = 00:00:15, memory = 2533.03 (MB), peak = 4428.95 (MB)
[09/04 22:46:26  39985s] #start 18th optimization iteration ...
[09/04 22:46:51  40031s] #   number of violations = 209
[09/04 22:46:51  40031s] #
[09/04 22:46:51  40031s] #    By Layer and Type :
[09/04 22:46:51  40031s] #	         MetSpc    Short   CShort      Mar   Totals
[09/04 22:46:51  40031s] #	Metal1        0        0        0        0        0
[09/04 22:46:51  40031s] #	Metal2        3       96        0        0       99
[09/04 22:46:51  40031s] #	Metal3        3       89        1        2       95
[09/04 22:46:51  40031s] #	Metal4        0       15        0        0       15
[09/04 22:46:51  40031s] #	Totals        6      200        1        2      209
[09/04 22:46:51  40031s] #    number of process antenna violations = 54
[09/04 22:46:51  40031s] #cpu time = 00:00:46, elapsed time = 00:00:24, memory = 2534.51 (MB), peak = 4428.95 (MB)
[09/04 22:46:51  40031s] #start 19th optimization iteration ...
[09/04 22:47:02  40050s] #   number of violations = 194
[09/04 22:47:02  40050s] #
[09/04 22:47:02  40050s] #    By Layer and Type :
[09/04 22:47:02  40050s] #	         MetSpc    Short   Totals
[09/04 22:47:02  40050s] #	Metal1        0        0        0
[09/04 22:47:02  40050s] #	Metal2        1       89       90
[09/04 22:47:02  40050s] #	Metal3        9       72       81
[09/04 22:47:02  40050s] #	Metal4        0       23       23
[09/04 22:47:02  40050s] #	Totals       10      184      194
[09/04 22:47:02  40050s] #    number of process antenna violations = 54
[09/04 22:47:02  40050s] #cpu time = 00:00:19, elapsed time = 00:00:11, memory = 2532.67 (MB), peak = 4428.95 (MB)
[09/04 22:47:02  40051s] #start 20th optimization iteration ...
[09/04 22:47:15  40073s] #   number of violations = 212
[09/04 22:47:15  40073s] #
[09/04 22:47:15  40073s] #    By Layer and Type :
[09/04 22:47:15  40073s] #	         MetSpc    Short   Totals
[09/04 22:47:15  40073s] #	Metal1        0        0        0
[09/04 22:47:15  40073s] #	Metal2        1       92       93
[09/04 22:47:15  40073s] #	Metal3        9       84       93
[09/04 22:47:15  40073s] #	Metal4        1       25       26
[09/04 22:47:15  40073s] #	Totals       11      201      212
[09/04 22:47:15  40073s] #    number of process antenna violations = 54
[09/04 22:47:15  40073s] #cpu time = 00:00:23, elapsed time = 00:00:13, memory = 2532.29 (MB), peak = 4428.95 (MB)
[09/04 22:47:15  40073s] #start 21th optimization iteration ...
[09/04 22:47:36  40106s] #   number of violations = 194
[09/04 22:47:36  40106s] #
[09/04 22:47:36  40106s] #    By Layer and Type :
[09/04 22:47:36  40106s] #	         MetSpc    Short      Mar   Totals
[09/04 22:47:36  40106s] #	Metal1        0        0        0        0
[09/04 22:47:36  40106s] #	Metal2        1       87        0       88
[09/04 22:47:36  40106s] #	Metal3        4       79        1       84
[09/04 22:47:36  40106s] #	Metal4        2       20        0       22
[09/04 22:47:36  40106s] #	Totals        7      186        1      194
[09/04 22:47:36  40106s] #    number of process antenna violations = 54
[09/04 22:47:36  40106s] #cpu time = 00:00:33, elapsed time = 00:00:21, memory = 2534.53 (MB), peak = 4428.95 (MB)
[09/04 22:47:36  40106s] #start 22th optimization iteration ...
[09/04 22:47:52  40136s] #   number of violations = 206
[09/04 22:47:52  40136s] #
[09/04 22:47:52  40136s] #    By Layer and Type :
[09/04 22:47:52  40136s] #	         MetSpc    Short   Totals
[09/04 22:47:52  40136s] #	Metal1        0        0        0
[09/04 22:47:52  40136s] #	Metal2        2       94       96
[09/04 22:47:52  40136s] #	Metal3        4       80       84
[09/04 22:47:52  40136s] #	Metal4        0       26       26
[09/04 22:47:52  40136s] #	Totals        6      200      206
[09/04 22:47:52  40136s] #    number of process antenna violations = 54
[09/04 22:47:53  40136s] #cpu time = 00:00:29, elapsed time = 00:00:17, memory = 2533.15 (MB), peak = 4428.95 (MB)
[09/04 22:47:53  40136s] #start 23th optimization iteration ...
[09/04 22:48:15  40177s] #   number of violations = 226
[09/04 22:48:15  40177s] #
[09/04 22:48:15  40177s] #    By Layer and Type :
[09/04 22:48:15  40177s] #	         MetSpc    Short   Totals
[09/04 22:48:15  40177s] #	Metal1        0        0        0
[09/04 22:48:15  40177s] #	Metal2        2      101      103
[09/04 22:48:15  40177s] #	Metal3        6       95      101
[09/04 22:48:15  40177s] #	Metal4        1       21       22
[09/04 22:48:15  40177s] #	Totals        9      217      226
[09/04 22:48:15  40177s] #    number of process antenna violations = 54
[09/04 22:48:15  40178s] #cpu time = 00:00:42, elapsed time = 00:00:22, memory = 2534.54 (MB), peak = 4428.95 (MB)
[09/04 22:48:15  40178s] #start 24th optimization iteration ...
[09/04 22:48:36  40217s] #   number of violations = 214
[09/04 22:48:36  40217s] #
[09/04 22:48:36  40217s] #    By Layer and Type :
[09/04 22:48:36  40217s] #	         MetSpc    Short   Totals
[09/04 22:48:36  40217s] #	Metal1        0        0        0
[09/04 22:48:36  40217s] #	Metal2        1      100      101
[09/04 22:48:36  40217s] #	Metal3        2       90       92
[09/04 22:48:36  40217s] #	Metal4        0       21       21
[09/04 22:48:36  40217s] #	Totals        3      211      214
[09/04 22:48:36  40217s] #    number of process antenna violations = 54
[09/04 22:48:36  40217s] #cpu time = 00:00:40, elapsed time = 00:00:21, memory = 2535.21 (MB), peak = 4428.95 (MB)
[09/04 22:48:36  40218s] #start 25th optimization iteration ...
[09/04 22:48:47  40239s] #   number of violations = 213
[09/04 22:48:47  40239s] #
[09/04 22:48:47  40239s] #    By Layer and Type :
[09/04 22:48:47  40239s] #	         MetSpc    Short      Mar   Totals
[09/04 22:48:47  40239s] #	Metal1        0        0        0        0
[09/04 22:48:47  40239s] #	Metal2        1       93        0       94
[09/04 22:48:47  40239s] #	Metal3        4       96        2      102
[09/04 22:48:47  40239s] #	Metal4        0       17        0       17
[09/04 22:48:47  40239s] #	Totals        5      206        2      213
[09/04 22:48:47  40239s] #    number of process antenna violations = 54
[09/04 22:48:47  40239s] #cpu time = 00:00:21, elapsed time = 00:00:12, memory = 2530.35 (MB), peak = 4428.95 (MB)
[09/04 22:48:47  40239s] #start 26th optimization iteration ...
[09/04 22:49:02  40264s] #   number of violations = 205
[09/04 22:49:02  40264s] #
[09/04 22:49:02  40264s] #    By Layer and Type :
[09/04 22:49:02  40264s] #	         MetSpc    Short      Mar   Totals
[09/04 22:49:02  40264s] #	Metal1        0        0        0        0
[09/04 22:49:02  40264s] #	Metal2        1       91        0       92
[09/04 22:49:02  40264s] #	Metal3        6       84        1       91
[09/04 22:49:02  40264s] #	Metal4        1       21        0       22
[09/04 22:49:02  40264s] #	Totals        8      196        1      205
[09/04 22:49:02  40264s] #    number of process antenna violations = 54
[09/04 22:49:02  40264s] #cpu time = 00:00:25, elapsed time = 00:00:14, memory = 2530.30 (MB), peak = 4428.95 (MB)
[09/04 22:49:02  40265s] #start 27th optimization iteration ...
[09/04 22:49:14  40286s] #   number of violations = 210
[09/04 22:49:14  40286s] #
[09/04 22:49:14  40286s] #    By Layer and Type :
[09/04 22:49:14  40286s] #	         MetSpc    Short      Mar   Totals
[09/04 22:49:14  40286s] #	Metal1        0        0        0        0
[09/04 22:49:14  40286s] #	Metal2        1       93        0       94
[09/04 22:49:14  40286s] #	Metal3       10       85        1       96
[09/04 22:49:14  40286s] #	Metal4        0       20        0       20
[09/04 22:49:14  40286s] #	Totals       11      198        1      210
[09/04 22:49:14  40286s] #    number of process antenna violations = 54
[09/04 22:49:14  40286s] #cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2529.71 (MB), peak = 4428.95 (MB)
[09/04 22:49:14  40287s] #start 28th optimization iteration ...
[09/04 22:49:30  40314s] #   number of violations = 218
[09/04 22:49:30  40314s] #
[09/04 22:49:30  40314s] #    By Layer and Type :
[09/04 22:49:30  40314s] #	         MetSpc    Short      Mar   Totals
[09/04 22:49:30  40314s] #	Metal1        0        0        0        0
[09/04 22:49:30  40314s] #	Metal2        2       81        0       83
[09/04 22:49:30  40314s] #	Metal3        8       94        4      106
[09/04 22:49:30  40314s] #	Metal4        1       28        0       29
[09/04 22:49:30  40314s] #	Totals       11      203        4      218
[09/04 22:49:30  40314s] #    number of process antenna violations = 54
[09/04 22:49:30  40314s] #cpu time = 00:00:28, elapsed time = 00:00:16, memory = 2532.13 (MB), peak = 4428.95 (MB)
[09/04 22:49:30  40315s] #start 29th optimization iteration ...
[09/04 22:49:49  40349s] #   number of violations = 229
[09/04 22:49:49  40349s] #
[09/04 22:49:49  40349s] #    By Layer and Type :
[09/04 22:49:49  40349s] #	         MetSpc    Short      Mar   Totals
[09/04 22:49:49  40349s] #	Metal1        0        0        0        0
[09/04 22:49:49  40349s] #	Metal2        2       85        0       87
[09/04 22:49:49  40349s] #	Metal3        7      114        2      123
[09/04 22:49:49  40349s] #	Metal4        2       17        0       19
[09/04 22:49:49  40349s] #	Totals       11      216        2      229
[09/04 22:49:49  40349s] #    number of process antenna violations = 54
[09/04 22:49:49  40349s] #cpu time = 00:00:34, elapsed time = 00:00:19, memory = 2535.63 (MB), peak = 4428.95 (MB)
[09/04 22:49:49  40349s] #start 30th optimization iteration ...
[09/04 22:50:10  40392s] #   number of violations = 203
[09/04 22:50:10  40392s] #
[09/04 22:50:10  40392s] #    By Layer and Type :
[09/04 22:50:10  40392s] #	         MetSpc    Short   Totals
[09/04 22:50:10  40392s] #	Metal1        0        0        0
[09/04 22:50:10  40392s] #	Metal2        2       90       92
[09/04 22:50:10  40392s] #	Metal3        4       90       94
[09/04 22:50:10  40392s] #	Metal4        1       16       17
[09/04 22:50:10  40392s] #	Totals        7      196      203
[09/04 22:50:10  40392s] #    number of process antenna violations = 54
[09/04 22:50:10  40392s] #cpu time = 00:00:43, elapsed time = 00:00:21, memory = 2536.96 (MB), peak = 4428.95 (MB)
[09/04 22:50:10  40392s] #start 31th optimization iteration ...
[09/04 22:50:28  40428s] #   number of violations = 214
[09/04 22:50:28  40428s] #
[09/04 22:50:28  40428s] #    By Layer and Type :
[09/04 22:50:28  40428s] #	         MetSpc    Short      Mar   Totals
[09/04 22:50:28  40428s] #	Metal1        0        0        0        0
[09/04 22:50:28  40428s] #	Metal2        2       94        0       96
[09/04 22:50:28  40428s] #	Metal3       10       86        1       97
[09/04 22:50:28  40428s] #	Metal4        1       20        0       21
[09/04 22:50:28  40428s] #	Totals       13      200        1      214
[09/04 22:50:28  40428s] #    number of process antenna violations = 54
[09/04 22:50:28  40428s] #cpu time = 00:00:36, elapsed time = 00:00:18, memory = 2533.97 (MB), peak = 4428.95 (MB)
[09/04 22:50:28  40428s] #start 32th optimization iteration ...
[09/04 22:50:40  40454s] #   number of violations = 230
[09/04 22:50:40  40454s] #
[09/04 22:50:40  40454s] #    By Layer and Type :
[09/04 22:50:40  40454s] #	         MetSpc    Short      Mar   Totals
[09/04 22:50:40  40454s] #	Metal1        0        0        0        0
[09/04 22:50:40  40454s] #	Metal2        0       86        0       86
[09/04 22:50:40  40454s] #	Metal3        4      115        2      121
[09/04 22:50:40  40454s] #	Metal4        1       22        0       23
[09/04 22:50:40  40454s] #	Totals        5      223        2      230
[09/04 22:50:40  40454s] #    number of process antenna violations = 54
[09/04 22:50:40  40454s] #cpu time = 00:00:26, elapsed time = 00:00:12, memory = 2531.88 (MB), peak = 4428.95 (MB)
[09/04 22:50:40  40454s] #start 33th optimization iteration ...
[09/04 22:50:58  40490s] #   number of violations = 227
[09/04 22:50:58  40490s] #
[09/04 22:50:58  40490s] #    By Layer and Type :
[09/04 22:50:58  40490s] #	         MetSpc    Short   AdjCut   Totals
[09/04 22:50:58  40490s] #	Metal1        0        0        0        0
[09/04 22:50:58  40490s] #	Metal2        4       89        1       94
[09/04 22:50:58  40490s] #	Metal3        3      100        0      103
[09/04 22:50:58  40490s] #	Metal4        1       29        0       30
[09/04 22:50:58  40490s] #	Totals        8      218        1      227
[09/04 22:50:58  40490s] #    number of process antenna violations = 54
[09/04 22:50:58  40490s] #cpu time = 00:00:36, elapsed time = 00:00:18, memory = 2533.55 (MB), peak = 4428.95 (MB)
[09/04 22:50:58  40490s] #start 34th optimization iteration ...
[09/04 22:51:15  40522s] #   number of violations = 246
[09/04 22:51:15  40522s] #
[09/04 22:51:15  40522s] #    By Layer and Type :
[09/04 22:51:15  40522s] #	         MetSpc    Short   Totals
[09/04 22:51:15  40522s] #	Metal1        0        0        0
[09/04 22:51:15  40522s] #	Metal2        2      100      102
[09/04 22:51:15  40522s] #	Metal3        6      109      115
[09/04 22:51:15  40522s] #	Metal4        2       27       29
[09/04 22:51:15  40522s] #	Totals       10      236      246
[09/04 22:51:15  40522s] #    number of process antenna violations = 54
[09/04 22:51:15  40522s] #cpu time = 00:00:32, elapsed time = 00:00:17, memory = 2532.87 (MB), peak = 4428.95 (MB)
[09/04 22:51:15  40522s] #start 35th optimization iteration ...
[09/04 22:51:35  40558s] #   number of violations = 239
[09/04 22:51:35  40558s] #
[09/04 22:51:35  40558s] #    By Layer and Type :
[09/04 22:51:35  40558s] #	         MetSpc    Short   Totals
[09/04 22:51:35  40558s] #	Metal1        0        0        0
[09/04 22:51:35  40558s] #	Metal2        4       94       98
[09/04 22:51:35  40558s] #	Metal3        3      109      112
[09/04 22:51:35  40558s] #	Metal4        1       28       29
[09/04 22:51:35  40558s] #	Totals        8      231      239
[09/04 22:51:35  40558s] #    number of process antenna violations = 54
[09/04 22:51:35  40558s] #cpu time = 00:00:36, elapsed time = 00:00:20, memory = 2533.81 (MB), peak = 4428.95 (MB)
[09/04 22:51:35  40558s] #start 36th optimization iteration ...
[09/04 22:52:09  40616s] #   number of violations = 230
[09/04 22:52:09  40616s] #
[09/04 22:52:09  40616s] #    By Layer and Type :
[09/04 22:52:09  40616s] #	         MetSpc    Short     Loop      Mar   Totals
[09/04 22:52:09  40616s] #	Metal1        0        0        0        0        0
[09/04 22:52:09  40616s] #	Metal2        3       90        0        0       93
[09/04 22:52:09  40616s] #	Metal3        8      104        1        1      114
[09/04 22:52:09  40616s] #	Metal4        1       22        0        0       23
[09/04 22:52:09  40616s] #	Totals       12      216        1        1      230
[09/04 22:52:09  40616s] #    number of process antenna violations = 54
[09/04 22:52:09  40616s] #cpu time = 00:00:58, elapsed time = 00:00:34, memory = 2536.02 (MB), peak = 4428.95 (MB)
[09/04 22:52:09  40616s] #start 37th optimization iteration ...
[09/04 22:52:31  40658s] #   number of violations = 218
[09/04 22:52:31  40658s] #
[09/04 22:52:31  40658s] #    By Layer and Type :
[09/04 22:52:31  40658s] #	         MetSpc    Short   CShort      Mar   Totals
[09/04 22:52:31  40658s] #	Metal1        0        0        0        0        0
[09/04 22:52:31  40658s] #	Metal2        3       85        0        0       88
[09/04 22:52:31  40658s] #	Metal3        5      104        1        1      111
[09/04 22:52:31  40658s] #	Metal4        1       18        0        0       19
[09/04 22:52:31  40658s] #	Totals        9      207        1        1      218
[09/04 22:52:31  40658s] #    number of process antenna violations = 54
[09/04 22:52:31  40658s] #cpu time = 00:00:42, elapsed time = 00:00:22, memory = 2533.27 (MB), peak = 4428.95 (MB)
[09/04 22:52:31  40658s] #start 38th optimization iteration ...
[09/04 22:52:56  40705s] #   number of violations = 219
[09/04 22:52:56  40705s] #
[09/04 22:52:56  40705s] #    By Layer and Type :
[09/04 22:52:56  40705s] #	         MetSpc    Short   Totals
[09/04 22:52:56  40705s] #	Metal1        0        0        0
[09/04 22:52:56  40705s] #	Metal2        2       88       90
[09/04 22:52:56  40705s] #	Metal3        6      101      107
[09/04 22:52:56  40705s] #	Metal4        0       22       22
[09/04 22:52:56  40705s] #	Totals        8      211      219
[09/04 22:52:56  40705s] #    number of process antenna violations = 54
[09/04 22:52:56  40705s] #cpu time = 00:00:47, elapsed time = 00:00:24, memory = 2531.26 (MB), peak = 4428.95 (MB)
[09/04 22:52:56  40705s] #start 39th optimization iteration ...
[09/04 22:53:16  40746s] #   number of violations = 219
[09/04 22:53:16  40746s] #
[09/04 22:53:16  40746s] #    By Layer and Type :
[09/04 22:53:16  40746s] #	         MetSpc    Short   Totals
[09/04 22:53:16  40746s] #	Metal1        0        0        0
[09/04 22:53:16  40746s] #	Metal2        1      104      105
[09/04 22:53:16  40746s] #	Metal3       12       87       99
[09/04 22:53:16  40746s] #	Metal4        1       14       15
[09/04 22:53:16  40746s] #	Totals       14      205      219
[09/04 22:53:16  40746s] #    number of process antenna violations = 54
[09/04 22:53:16  40746s] #cpu time = 00:00:41, elapsed time = 00:00:21, memory = 2531.81 (MB), peak = 4428.95 (MB)
[09/04 22:53:17  40746s] #start 40th optimization iteration ...
[09/04 22:53:40  40789s] #   number of violations = 213
[09/04 22:53:40  40789s] #
[09/04 22:53:40  40789s] #    By Layer and Type :
[09/04 22:53:40  40789s] #	         MetSpc    Short      Mar   Totals
[09/04 22:53:40  40789s] #	Metal1        0        0        0        0
[09/04 22:53:40  40789s] #	Metal2        1       90        0       91
[09/04 22:53:40  40789s] #	Metal3        6       96        3      105
[09/04 22:53:40  40789s] #	Metal4        1       16        0       17
[09/04 22:53:40  40789s] #	Totals        8      202        3      213
[09/04 22:53:40  40789s] #    number of process antenna violations = 54
[09/04 22:53:40  40789s] #cpu time = 00:00:43, elapsed time = 00:00:23, memory = 2533.19 (MB), peak = 4428.95 (MB)
[09/04 22:53:40  40789s] #start 41th optimization iteration ...
[09/04 22:53:57  40823s] #   number of violations = 213
[09/04 22:53:57  40823s] #
[09/04 22:53:57  40823s] #    By Layer and Type :
[09/04 22:53:57  40823s] #	         MetSpc    Short      Mar   Totals
[09/04 22:53:57  40823s] #	Metal1        0        0        0        0
[09/04 22:53:57  40823s] #	Metal2        1       90        0       91
[09/04 22:53:57  40823s] #	Metal3        6       96        3      105
[09/04 22:53:57  40823s] #	Metal4        1       16        0       17
[09/04 22:53:57  40823s] #	Totals        8      202        3      213
[09/04 22:53:57  40823s] #    number of process antenna violations = 54
[09/04 22:53:57  40823s] #cpu time = 00:00:34, elapsed time = 00:00:17, memory = 2535.71 (MB), peak = 4428.95 (MB)
[09/04 22:53:57  40824s] #start 42th optimization iteration ...
[09/04 22:54:20  40870s] #   number of violations = 213
[09/04 22:54:20  40870s] #
[09/04 22:54:20  40870s] #    By Layer and Type :
[09/04 22:54:20  40870s] #	         MetSpc    Short      Mar   Totals
[09/04 22:54:20  40870s] #	Metal1        0        0        0        0
[09/04 22:54:20  40870s] #	Metal2        1       90        0       91
[09/04 22:54:20  40870s] #	Metal3        6       96        3      105
[09/04 22:54:20  40870s] #	Metal4        1       16        0       17
[09/04 22:54:20  40870s] #	Totals        8      202        3      213
[09/04 22:54:20  40870s] #    number of process antenna violations = 54
[09/04 22:54:20  40870s] #cpu time = 00:00:46, elapsed time = 00:00:23, memory = 2536.00 (MB), peak = 4428.95 (MB)
[09/04 22:54:20  40870s] #start 43th optimization iteration ...
[09/04 22:54:33  40896s] #   number of violations = 213
[09/04 22:54:33  40896s] #
[09/04 22:54:33  40896s] #    By Layer and Type :
[09/04 22:54:33  40896s] #	         MetSpc    Short      Mar   Totals
[09/04 22:54:33  40896s] #	Metal1        0        0        0        0
[09/04 22:54:33  40896s] #	Metal2        1       90        0       91
[09/04 22:54:33  40896s] #	Metal3        6       96        3      105
[09/04 22:54:33  40896s] #	Metal4        1       16        0       17
[09/04 22:54:33  40896s] #	Totals        8      202        3      213
[09/04 22:54:33  40896s] #    number of process antenna violations = 54
[09/04 22:54:33  40896s] #cpu time = 00:00:26, elapsed time = 00:00:13, memory = 2532.18 (MB), peak = 4428.95 (MB)
[09/04 22:54:33  40896s] #start 44th optimization iteration ...
[09/04 22:54:48  40928s] #   number of violations = 213
[09/04 22:54:48  40928s] #
[09/04 22:54:48  40928s] #    By Layer and Type :
[09/04 22:54:48  40928s] #	         MetSpc    Short      Mar   Totals
[09/04 22:54:48  40928s] #	Metal1        0        0        0        0
[09/04 22:54:48  40928s] #	Metal2        1       90        0       91
[09/04 22:54:48  40928s] #	Metal3        6       96        3      105
[09/04 22:54:48  40928s] #	Metal4        1       16        0       17
[09/04 22:54:48  40928s] #	Totals        8      202        3      213
[09/04 22:54:48  40928s] #    number of process antenna violations = 54
[09/04 22:54:49  40928s] #cpu time = 00:00:32, elapsed time = 00:00:16, memory = 2533.27 (MB), peak = 4428.95 (MB)
[09/04 22:54:49  40928s] #start 45th optimization iteration ...
[09/04 22:55:08  40968s] #   number of violations = 208
[09/04 22:55:08  40968s] #
[09/04 22:55:08  40968s] #    By Layer and Type :
[09/04 22:55:08  40968s] #	         MetSpc    Short      Mar   Totals
[09/04 22:55:08  40968s] #	Metal1        0        0        0        0
[09/04 22:55:08  40968s] #	Metal2        0       87        0       87
[09/04 22:55:08  40968s] #	Metal3        6       92        3      101
[09/04 22:55:08  40968s] #	Metal4        1       19        0       20
[09/04 22:55:08  40968s] #	Totals        7      198        3      208
[09/04 22:55:08  40968s] #    number of process antenna violations = 54
[09/04 22:55:08  40968s] #cpu time = 00:00:40, elapsed time = 00:00:20, memory = 2535.02 (MB), peak = 4428.95 (MB)
[09/04 22:55:08  40968s] #start 46th optimization iteration ...
[09/04 22:55:25  41003s] #   number of violations = 208
[09/04 22:55:25  41003s] #
[09/04 22:55:25  41003s] #    By Layer and Type :
[09/04 22:55:25  41003s] #	         MetSpc    Short      Mar   Totals
[09/04 22:55:25  41003s] #	Metal1        0        0        0        0
[09/04 22:55:25  41003s] #	Metal2        0       87        0       87
[09/04 22:55:25  41003s] #	Metal3        6       92        3      101
[09/04 22:55:25  41003s] #	Metal4        1       19        0       20
[09/04 22:55:25  41003s] #	Totals        7      198        3      208
[09/04 22:55:25  41003s] #    number of process antenna violations = 54
[09/04 22:55:25  41003s] #cpu time = 00:00:35, elapsed time = 00:00:17, memory = 2536.10 (MB), peak = 4428.95 (MB)
[09/04 22:55:25  41003s] #start 47th optimization iteration ...
[09/04 22:55:41  41036s] #   number of violations = 208
[09/04 22:55:41  41036s] #
[09/04 22:55:41  41036s] #    By Layer and Type :
[09/04 22:55:41  41036s] #	         MetSpc    Short      Mar   Totals
[09/04 22:55:41  41036s] #	Metal1        0        0        0        0
[09/04 22:55:41  41036s] #	Metal2        0       87        0       87
[09/04 22:55:41  41036s] #	Metal3        6       92        3      101
[09/04 22:55:41  41036s] #	Metal4        1       19        0       20
[09/04 22:55:41  41036s] #	Totals        7      198        3      208
[09/04 22:55:41  41036s] #    number of process antenna violations = 54
[09/04 22:55:41  41036s] #cpu time = 00:00:33, elapsed time = 00:00:16, memory = 2537.73 (MB), peak = 4428.95 (MB)
[09/04 22:55:41  41036s] #start 48th optimization iteration ...
[09/04 22:56:03  41079s] #   number of violations = 208
[09/04 22:56:03  41079s] #
[09/04 22:56:03  41079s] #    By Layer and Type :
[09/04 22:56:03  41079s] #	         MetSpc    Short      Mar   Totals
[09/04 22:56:03  41079s] #	Metal1        0        0        0        0
[09/04 22:56:03  41079s] #	Metal2        0       87        0       87
[09/04 22:56:03  41079s] #	Metal3        6       92        3      101
[09/04 22:56:03  41079s] #	Metal4        1       19        0       20
[09/04 22:56:03  41079s] #	Totals        7      198        3      208
[09/04 22:56:03  41079s] #    number of process antenna violations = 54
[09/04 22:56:03  41079s] #cpu time = 00:00:43, elapsed time = 00:00:22, memory = 2535.04 (MB), peak = 4428.95 (MB)
[09/04 22:56:03  41079s] #start 49th optimization iteration ...
[09/04 22:56:16  41105s] #   number of violations = 208
[09/04 22:56:16  41105s] #
[09/04 22:56:16  41105s] #    By Layer and Type :
[09/04 22:56:16  41105s] #	         MetSpc    Short      Mar   Totals
[09/04 22:56:16  41105s] #	Metal1        0        0        0        0
[09/04 22:56:16  41105s] #	Metal2        0       87        0       87
[09/04 22:56:16  41105s] #	Metal3        6       92        3      101
[09/04 22:56:16  41105s] #	Metal4        1       19        0       20
[09/04 22:56:16  41105s] #	Totals        7      198        3      208
[09/04 22:56:16  41105s] #    number of process antenna violations = 54
[09/04 22:56:16  41105s] #cpu time = 00:00:26, elapsed time = 00:00:13, memory = 2535.16 (MB), peak = 4428.95 (MB)
[09/04 22:56:16  41105s] #start 50th optimization iteration ...
[09/04 22:56:29  41131s] #   number of violations = 208
[09/04 22:56:29  41131s] #
[09/04 22:56:29  41131s] #    By Layer and Type :
[09/04 22:56:29  41131s] #	         MetSpc    Short      Mar   Totals
[09/04 22:56:29  41131s] #	Metal1        0        0        0        0
[09/04 22:56:29  41131s] #	Metal2        0       87        0       87
[09/04 22:56:29  41131s] #	Metal3        6       92        3      101
[09/04 22:56:29  41131s] #	Metal4        1       19        0       20
[09/04 22:56:29  41131s] #	Totals        7      198        3      208
[09/04 22:56:29  41131s] #    number of process antenna violations = 54
[09/04 22:56:29  41131s] #cpu time = 00:00:26, elapsed time = 00:00:13, memory = 2532.59 (MB), peak = 4428.95 (MB)
[09/04 22:56:29  41132s] #Complete Detail Routing.
[09/04 22:56:29  41132s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 22:56:29  41132s] #Total wire length = 2341920 um.
[09/04 22:56:29  41132s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 22:56:29  41132s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 22:56:29  41132s] #Total wire length on LAYER Metal2 = 651643 um.
[09/04 22:56:29  41132s] #Total wire length on LAYER Metal3 = 934489 um.
[09/04 22:56:29  41132s] #Total wire length on LAYER Metal4 = 755787 um.
[09/04 22:56:29  41132s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 22:56:29  41132s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 22:56:29  41132s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 22:56:29  41132s] #Total number of vias = 288325
[09/04 22:56:29  41132s] #Up-Via Summary (total 288325):
[09/04 22:56:29  41132s] #           
[09/04 22:56:29  41132s] #-----------------------
[09/04 22:56:29  41132s] # Metal1         141595
[09/04 22:56:29  41132s] # Metal2         105748
[09/04 22:56:29  41132s] # Metal3          40982
[09/04 22:56:29  41132s] #-----------------------
[09/04 22:56:29  41132s] #                288325 
[09/04 22:56:29  41132s] #
[09/04 22:56:29  41132s] #Total number of DRC violations = 208
[09/04 22:56:29  41132s] #Total number of violations on LAYER Metal1 = 0
[09/04 22:56:29  41132s] #Total number of violations on LAYER Metal2 = 87
[09/04 22:56:29  41132s] #Total number of violations on LAYER Metal3 = 101
[09/04 22:56:29  41132s] #Total number of violations on LAYER Metal4 = 20
[09/04 22:56:29  41132s] #Total number of violations on LAYER Metal5 = 0
[09/04 22:56:29  41132s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 22:56:29  41132s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 22:56:29  41132s] ### Time Record (Detail Routing) is uninstalled.
[09/04 22:56:29  41132s] #Cpu time = 00:27:12
[09/04 22:56:29  41132s] #Elapsed time = 00:13:52
[09/04 22:56:29  41132s] #Increased memory = 35.34 (MB)
[09/04 22:56:29  41132s] #Total memory = 2505.71 (MB)
[09/04 22:56:29  41132s] #Peak memory = 4428.95 (MB)
[09/04 22:56:29  41132s] ### Time Record (Antenna Fixing) is installed.
[09/04 22:56:29  41132s] #
[09/04 22:56:29  41132s] #start routing for process antenna violation fix ...
[09/04 22:56:30  41133s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/04 22:56:38  41143s] #
[09/04 22:56:38  41143s] #    By Layer and Type :
[09/04 22:56:38  41143s] #	         MetSpc    Short      Mar   Totals
[09/04 22:56:38  41143s] #	Metal1        0        0        0        0
[09/04 22:56:38  41143s] #	Metal2        0       87        0       87
[09/04 22:56:38  41143s] #	Metal3        6       92        3      101
[09/04 22:56:38  41143s] #	Metal4        1       19        0       20
[09/04 22:56:38  41143s] #	Totals        7      198        3      208
[09/04 22:56:38  41143s] #cpu time = 00:00:11, elapsed time = 00:00:08, memory = 2525.37 (MB), peak = 4428.95 (MB)
[09/04 22:56:38  41143s] #
[09/04 22:56:38  41143s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 22:56:38  41143s] #Total wire length = 2341920 um.
[09/04 22:56:38  41143s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 22:56:38  41143s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 22:56:38  41143s] #Total wire length on LAYER Metal2 = 651643 um.
[09/04 22:56:38  41143s] #Total wire length on LAYER Metal3 = 934489 um.
[09/04 22:56:38  41143s] #Total wire length on LAYER Metal4 = 755787 um.
[09/04 22:56:38  41143s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 22:56:38  41143s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 22:56:38  41143s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 22:56:38  41143s] #Total number of vias = 288325
[09/04 22:56:38  41143s] #Up-Via Summary (total 288325):
[09/04 22:56:38  41143s] #           
[09/04 22:56:38  41143s] #-----------------------
[09/04 22:56:38  41143s] # Metal1         141595
[09/04 22:56:38  41143s] # Metal2         105748
[09/04 22:56:38  41143s] # Metal3          40982
[09/04 22:56:38  41143s] #-----------------------
[09/04 22:56:38  41143s] #                288325 
[09/04 22:56:38  41143s] #
[09/04 22:56:38  41143s] #Total number of DRC violations = 208
[09/04 22:56:38  41143s] #Total number of process antenna violations = 7
[09/04 22:56:38  41143s] #Total number of net violated process antenna rule = 7 ant fix stage
[09/04 22:56:38  41143s] #Total number of violations on LAYER Metal1 = 0
[09/04 22:56:38  41143s] #Total number of violations on LAYER Metal2 = 87
[09/04 22:56:38  41143s] #Total number of violations on LAYER Metal3 = 101
[09/04 22:56:38  41143s] #Total number of violations on LAYER Metal4 = 20
[09/04 22:56:38  41143s] #Total number of violations on LAYER Metal5 = 0
[09/04 22:56:38  41143s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 22:56:38  41143s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 22:56:38  41143s] #
[09/04 22:56:38  41144s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/04 22:56:38  41146s] #
[09/04 22:56:38  41146s] # start diode insertion for process antenna violation fix ...
[09/04 22:56:38  41146s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/04 22:56:38  41146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2502.98 (MB), peak = 4428.95 (MB)
[09/04 22:56:38  41146s] #
[09/04 22:56:38  41146s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 22:56:38  41146s] #Total wire length = 2341920 um.
[09/04 22:56:38  41146s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 22:56:38  41146s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 22:56:38  41146s] #Total wire length on LAYER Metal2 = 651643 um.
[09/04 22:56:38  41146s] #Total wire length on LAYER Metal3 = 934489 um.
[09/04 22:56:38  41146s] #Total wire length on LAYER Metal4 = 755787 um.
[09/04 22:56:38  41146s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 22:56:38  41146s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 22:56:38  41146s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 22:56:38  41146s] #Total number of vias = 288325
[09/04 22:56:38  41146s] #Up-Via Summary (total 288325):
[09/04 22:56:38  41146s] #           
[09/04 22:56:38  41146s] #-----------------------
[09/04 22:56:38  41146s] # Metal1         141595
[09/04 22:56:38  41146s] # Metal2         105748
[09/04 22:56:38  41146s] # Metal3          40982
[09/04 22:56:38  41146s] #-----------------------
[09/04 22:56:38  41146s] #                288325 
[09/04 22:56:38  41146s] #
[09/04 22:56:38  41146s] #Total number of DRC violations = 208
[09/04 22:56:38  41146s] #Total number of process antenna violations = 10
[09/04 22:56:38  41146s] #Total number of net violated process antenna rule = 7 
[09/04 22:56:38  41146s] #Total number of violations on LAYER Metal1 = 0
[09/04 22:56:38  41146s] #Total number of violations on LAYER Metal2 = 87
[09/04 22:56:38  41146s] #Total number of violations on LAYER Metal3 = 101
[09/04 22:56:38  41146s] #Total number of violations on LAYER Metal4 = 20
[09/04 22:56:38  41146s] #Total number of violations on LAYER Metal5 = 0
[09/04 22:56:38  41146s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 22:56:38  41146s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 22:56:38  41146s] #
[09/04 22:56:38  41146s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/04 22:56:39  41148s] #
[09/04 22:56:39  41148s] #Total number of nets with non-default rule or having extra spacing = 731
[09/04 22:56:39  41148s] #Total wire length = 2341920 um.
[09/04 22:56:39  41148s] #Total half perimeter of net bounding box = 1936302 um.
[09/04 22:56:39  41148s] #Total wire length on LAYER Metal1 = 0 um.
[09/04 22:56:39  41148s] #Total wire length on LAYER Metal2 = 651643 um.
[09/04 22:56:39  41148s] #Total wire length on LAYER Metal3 = 934489 um.
[09/04 22:56:39  41148s] #Total wire length on LAYER Metal4 = 755787 um.
[09/04 22:56:39  41148s] #Total wire length on LAYER Metal5 = 0 um.
[09/04 22:56:39  41148s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/04 22:56:39  41148s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/04 22:56:39  41148s] #Total number of vias = 288325
[09/04 22:56:39  41148s] #Up-Via Summary (total 288325):
[09/04 22:56:39  41148s] #           
[09/04 22:56:39  41148s] #-----------------------
[09/04 22:56:39  41148s] # Metal1         141595
[09/04 22:56:39  41148s] # Metal2         105748
[09/04 22:56:39  41148s] # Metal3          40982
[09/04 22:56:39  41148s] #-----------------------
[09/04 22:56:39  41148s] #                288325 
[09/04 22:56:39  41148s] #
[09/04 22:56:39  41148s] #Total number of DRC violations = 208
[09/04 22:56:39  41148s] #Total number of process antenna violations = 10
[09/04 22:56:39  41148s] #Total number of net violated process antenna rule = 7 
[09/04 22:56:39  41148s] #Total number of violations on LAYER Metal1 = 0
[09/04 22:56:39  41148s] #Total number of violations on LAYER Metal2 = 87
[09/04 22:56:39  41148s] #Total number of violations on LAYER Metal3 = 101
[09/04 22:56:39  41148s] #Total number of violations on LAYER Metal4 = 20
[09/04 22:56:39  41148s] #Total number of violations on LAYER Metal5 = 0
[09/04 22:56:39  41148s] #Total number of violations on LAYER TopMetal1 = 0
[09/04 22:56:39  41148s] #Total number of violations on LAYER TopMetal2 = 0
[09/04 22:56:39  41148s] #
[09/04 22:56:39  41148s] ### Time Record (Antenna Fixing) is uninstalled.
[09/04 22:56:39  41148s] #detailRoute Statistics:
[09/04 22:56:39  41148s] #Cpu time = 00:27:28
[09/04 22:56:39  41148s] #Elapsed time = 00:14:01
[09/04 22:56:39  41148s] #Increased memory = 31.71 (MB)
[09/04 22:56:39  41148s] #Total memory = 2502.08 (MB)
[09/04 22:56:39  41148s] #Peak memory = 4428.95 (MB)
[09/04 22:56:39  41148s] #Skip updating routing design signature in db-snapshot flow
[09/04 22:56:39  41148s] ### global_detail_route design signature (692): route=286997038 flt_obj=0 vio=1298527668 shield_wire=1
[09/04 22:56:39  41148s] ### Time Record (DB Export) is installed.
[09/04 22:56:39  41149s] ### export design design signature (693): route=286997038 flt_obj=0 vio=1298527668 swire=282492057 shield_wire=1 net_attr=1939728157 dirty_area=0, del_dirty_area=0 cell=240579776 placement=1300692156 pin_access=2018110176
[09/04 22:56:40  41151s] ### Time Record (DB Export) is uninstalled.
[09/04 22:56:40  41151s] ### Time Record (Post Callback) is installed.
[09/04 22:56:40  41151s] ### Time Record (Post Callback) is uninstalled.
[09/04 22:56:40  41151s] #
[09/04 22:56:40  41151s] #globalDetailRoute statistics:
[09/04 22:56:40  41151s] #Cpu time = 00:27:42
[09/04 22:56:40  41151s] #Elapsed time = 00:14:11
[09/04 22:56:40  41151s] #Increased memory = 42.19 (MB)
[09/04 22:56:40  41151s] #Total memory = 2234.55 (MB)
[09/04 22:56:40  41151s] #Peak memory = 4428.95 (MB)
[09/04 22:56:40  41151s] #Number of warnings = 79
[09/04 22:56:40  41151s] #Total number of warnings = 590
[09/04 22:56:40  41151s] #Number of fails = 0
[09/04 22:56:40  41151s] #Total number of fails = 0
[09/04 22:56:40  41151s] #Complete globalDetailRoute on Thu Sep  4 22:56:40 2025
[09/04 22:56:40  41151s] #
[09/04 22:56:40  41151s] ### import design signature (694): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2018110176
[09/04 22:56:40  41151s] ### Time Record (globalDetailRoute) is uninstalled.
[09/04 22:56:40  41151s] #% End globalDetailRoute (date=09/04 22:56:40, total cpu=0:27:42, real=0:14:11, peak res=2908.7M, current mem=2205.8M)
[09/04 22:56:40  41151s] ### Time Record (ecoRoute) is uninstalled.
[09/04 22:56:40  41151s] ### 
[09/04 22:56:40  41151s] ###   Scalability Statistics
[09/04 22:56:40  41151s] ### 
[09/04 22:56:40  41151s] ### --------------------------------+----------------+----------------+----------------+
[09/04 22:56:40  41151s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[09/04 22:56:40  41151s] ### --------------------------------+----------------+----------------+----------------+
[09/04 22:56:40  41151s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/04 22:56:40  41151s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/04 22:56:40  41151s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/04 22:56:40  41151s] ###   DB Import                     |        00:00:04|        00:00:02|             1.9|
[09/04 22:56:40  41151s] ###   DB Export                     |        00:00:03|        00:00:01|             2.1|
[09/04 22:56:40  41151s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/04 22:56:40  41151s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/04 22:56:40  41151s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.2|
[09/04 22:56:40  41151s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/04 22:56:40  41151s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/04 22:56:40  41151s] ###   Detail Routing                |        00:27:11|        00:13:52|             2.0|
[09/04 22:56:40  41151s] ###   Antenna Fixing                |        00:00:16|        00:00:09|             1.7|
[09/04 22:56:40  41151s] ###   Entire Command                |        00:27:42|        00:14:11|             2.0|
[09/04 22:56:40  41151s] ### --------------------------------+----------------+----------------+----------------+
[09/04 22:56:40  41151s] ### 
[09/04 22:58:08  41160s] <CMD> verify_drc -limit 0
[09/04 22:58:08  41160s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/04 22:58:08  41160s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/04 22:58:08  41160s]  *** Starting Verify DRC (MEM: 3152.2) ***
[09/04 22:58:08  41160s] 
[09/04 22:58:08  41160s]   VERIFY DRC ...... Starting Verification
[09/04 22:58:08  41160s]   VERIFY DRC ...... Initializing
[09/04 22:58:08  41160s]   VERIFY DRC ...... Deleting Existing Violations
[09/04 22:58:08  41160s]   VERIFY DRC ...... Creating Sub-Areas
[09/04 22:58:08  41160s]   VERIFY DRC ...... Using new threading
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1109.760 0.000 1294.720 184.960} 7 of 100  Thread : 4
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1479.680 0.000 1664.640 184.960} 9 of 100  Thread : 2
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100  Thread : 5
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100  Thread : 2
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100  Thread : 0
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 4
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 5
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 4
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 3
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 3
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100  Thread : 3
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 3
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 3
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 3
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 4
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 4
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 4
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 4
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 4
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 4
[09/04 22:58:08  41160s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 3
[09/04 22:58:08  41161s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 7
[09/04 22:58:08  41161s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 6
[09/04 22:58:08  41161s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 7
[09/04 22:58:08  41161s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 7
[09/04 22:58:08  41161s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 6
[09/04 22:58:08  41161s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 7
[09/04 22:58:08  41162s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 6
[09/04 22:58:08  41163s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 2
[09/04 22:58:08  41163s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 6
[09/04 22:58:08  41163s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 6
[09/04 22:58:08  41163s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 6
[09/04 22:58:08  41163s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 1
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 1
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 2
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 0
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 2
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 2
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 1
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 2
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100  Thread : 3
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 2
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 2
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 6
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 1
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 2
[09/04 22:58:08  41164s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 1
[09/04 22:58:08  41165s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 2
[09/04 22:58:08  41165s]  VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100  Thread : 2
[09/04 22:58:08  41165s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 2
[09/04 22:58:08  41165s]  VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100  Thread : 5
[09/04 22:58:08  41165s]  VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100  Thread : 4
[09/04 22:58:08  41165s]  VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100  Thread : 7
[09/04 22:58:08  41166s]  VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100  Thread : 0
[09/04 22:58:08  41166s]  VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100  Thread : 2
[09/04 22:58:08  41166s]  VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100  Thread : 5
[09/04 22:58:09  41167s]  VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100  Thread : 5
[09/04 22:58:09  41168s]  VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100  Thread : 3
[09/04 22:58:09  41168s]  VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100  Thread : 6
[09/04 22:58:09  41168s]  VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100  Thread : 7
[09/04 22:58:09  41169s]  VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100  Thread : 4
[09/04 22:58:09  41169s]  VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100  Thread : 1
[09/04 22:58:09  41169s]  VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100  Thread : 0
[09/04 22:58:09  41169s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 5
[09/04 22:58:09  41170s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 5
[09/04 22:58:09  41170s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 5
[09/04 22:58:09  41171s]  VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100  Thread : 1
[09/04 22:58:09  41171s]  VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100  Thread : 3
[09/04 22:58:09  41171s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 1
[09/04 22:58:09  41171s]  VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100  Thread : 1
[09/04 22:58:09  41172s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 0
[09/04 22:58:09  41172s]  VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100  Thread : 4
[09/04 22:58:09  41172s]  VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100  Thread : 7
[09/04 22:58:09  41172s]  VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100  Thread : 6
[09/04 22:58:09  41172s]  VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100  Thread : 2
[09/04 22:58:10  41173s]  VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100  Thread : 6
[09/04 22:58:10  41173s]  VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100  Thread : 0
[09/04 22:58:10  41173s]  VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100  Thread : 3
[09/04 22:58:10  41173s]  VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100  Thread : 5
[09/04 22:58:10  41174s]  VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100  Thread : 6
[09/04 22:58:11  41175s]  VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100  Thread : 7
[09/04 22:58:11  41175s]  VERIFY DRC ...... Thread : 5 finished.
[09/04 22:58:11  41175s]  VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100  Thread : 7
[09/04 22:58:11  41175s]  VERIFY DRC ...... Thread : 7 finished.
[09/04 22:58:11  41175s] 
[09/04 22:58:11  41175s]   Verification Complete : 4281 Viols.
[09/04 22:58:11  41175s] 
[09/04 22:58:11  41175s]  Violation Summary By Layer and Type:
[09/04 22:58:11  41175s] 
[09/04 22:58:11  41175s] 	         MetSpc    Short      Mar   Totals
[09/04 22:58:11  41175s] 	Metal1     4081        0        0     4081
[09/04 22:58:11  41175s] 	Metal2        0       86        0       86
[09/04 22:58:11  41175s] 	Metal3        6       87        3       96
[09/04 22:58:11  41175s] 	Metal4        1       17        0       18
[09/04 22:58:11  41175s] 	Totals     4088      190        3     4281
[09/04 22:58:11  41175s] 
[09/04 22:58:11  41175s]  *** End Verify DRC (CPU: 0:00:15.7  ELAPSED TIME: 3.00  MEM: 32.0M) ***
[09/04 22:58:11  41175s] 
[09/05 16:22:09  47397s] <CMD> report_timing -path_group reg2reg -path_type full_clock
[09/05 16:22:09  47398s] AAE DB initialization (MEM=3232.33 CPU=0:00:00.1 REAL=0:00:00.0) 
[09/05 16:22:09  47398s] Starting SI iteration 1 using Infinite Timing Windows
[09/05 16:22:09  47398s] #################################################################################
[09/05 16:22:09  47398s] # Design Stage: PostRoute
[09/05 16:22:09  47398s] # Design Name: croc_chip
[09/05 16:22:09  47398s] # Design Mode: 130nm
[09/05 16:22:09  47398s] # Analysis Mode: MMMC OCV 
[09/05 16:22:09  47398s] # Parasitics Mode: No SPEF/RCDB
[09/05 16:22:09  47398s] # Signoff Settings: SI On 
[09/05 16:22:09  47398s] #################################################################################
[09/05 16:22:09  47398s] Extraction called for design 'croc_chip' of instances=107838 and nets=51233 using extraction engine 'postRoute' at effort level 'low' .
[09/05 16:22:09  47398s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/05 16:22:09  47398s] RC Extraction called in multi-corner(1) mode.
[09/05 16:22:09  47398s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/05 16:22:09  47398s] Type 'man IMPEXT-6197' for more detail.
[09/05 16:22:10  47398s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/05 16:22:10  47398s] * Layer Id             : 1 - M1
[09/05 16:22:10  47398s]       Thickness        : 0.4
[09/05 16:22:10  47398s]       Min Width        : 0.16
[09/05 16:22:10  47398s]       Layer Dielectric : 4.1
[09/05 16:22:10  47398s] * Layer Id             : 2 - M2
[09/05 16:22:10  47398s]       Thickness        : 0.45
[09/05 16:22:10  47398s]       Min Width        : 0.2
[09/05 16:22:10  47398s]       Layer Dielectric : 4.1
[09/05 16:22:10  47398s] * Layer Id             : 3 - M3
[09/05 16:22:10  47398s]       Thickness        : 0.45
[09/05 16:22:10  47398s]       Min Width        : 0.2
[09/05 16:22:10  47398s]       Layer Dielectric : 4.1
[09/05 16:22:10  47398s] * Layer Id             : 4 - M4
[09/05 16:22:10  47398s]       Thickness        : 0.45
[09/05 16:22:10  47398s]       Min Width        : 0.2
[09/05 16:22:10  47398s]       Layer Dielectric : 4.1
[09/05 16:22:10  47398s] * Layer Id             : 5 - M5
[09/05 16:22:10  47398s]       Thickness        : 0.45
[09/05 16:22:10  47398s]       Min Width        : 0.2
[09/05 16:22:10  47398s]       Layer Dielectric : 4.1
[09/05 16:22:10  47398s] * Layer Id             : 6 - M6
[09/05 16:22:10  47398s]       Thickness        : 2
[09/05 16:22:10  47398s]       Min Width        : 1.64
[09/05 16:22:10  47398s]       Layer Dielectric : 4.1
[09/05 16:22:10  47398s] * Layer Id             : 7 - M7
[09/05 16:22:10  47398s]       Thickness        : 3
[09/05 16:22:10  47398s]       Min Width        : 2
[09/05 16:22:10  47398s]       Layer Dielectric : 4.1
[09/05 16:22:10  47398s] extractDetailRC Option : -outfile /tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_ChZAUG.rcdb.d -maxResLength 200  -basic
[09/05 16:22:10  47398s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/05 16:22:10  47398s]       RC Corner Indexes            0   
[09/05 16:22:10  47398s] Capacitance Scaling Factor   : 1.00000 
[09/05 16:22:10  47398s] Coupling Cap. Scaling Factor : 1.00000 
[09/05 16:22:10  47398s] Resistance Scaling Factor    : 1.00000 
[09/05 16:22:10  47398s] Clock Cap. Scaling Factor    : 1.00000 
[09/05 16:22:10  47398s] Clock Res. Scaling Factor    : 1.00000 
[09/05 16:22:10  47398s] Shrink Factor                : 1.00000
[09/05 16:22:11  47399s] LayerId::1 widthSet size::1
[09/05 16:22:11  47399s] LayerId::2 widthSet size::3
[09/05 16:22:11  47399s] LayerId::3 widthSet size::3
[09/05 16:22:11  47399s] LayerId::4 widthSet size::3
[09/05 16:22:11  47399s] LayerId::5 widthSet size::3
[09/05 16:22:11  47399s] LayerId::6 widthSet size::1
[09/05 16:22:11  47399s] LayerId::7 widthSet size::1
[09/05 16:22:11  47399s] Initializing multi-corner resistance tables ...
[09/05 16:22:11  47399s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343312 ; uaWl: 1.000000 ; uaWlH: 0.323057 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 16:22:12  47400s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3232.3M)
[09/05 16:22:12  47400s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_ChZAUG.rcdb.d' for storing RC.
[09/05 16:22:13  47401s] Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 3256.3M)
[09/05 16:22:14  47402s] Extracted 20.0003% (CPU Time= 0:00:03.2  MEM= 3256.3M)
[09/05 16:22:16  47404s] Extracted 30.0003% (CPU Time= 0:00:05.2  MEM= 3260.3M)
[09/05 16:22:16  47405s] Extracted 40.0003% (CPU Time= 0:00:05.7  MEM= 3260.3M)
[09/05 16:22:17  47405s] Extracted 50.0003% (CPU Time= 0:00:06.5  MEM= 3260.3M)
[09/05 16:22:19  47408s] Extracted 60.0002% (CPU Time= 0:00:08.7  MEM= 3260.3M)
[09/05 16:22:20  47408s] Extracted 70.0002% (CPU Time= 0:00:09.2  MEM= 3260.3M)
[09/05 16:22:20  47409s] Extracted 80.0002% (CPU Time= 0:00:09.8  MEM= 3260.3M)
[09/05 16:22:21  47410s] Extracted 90.0002% (CPU Time= 0:00:10.8  MEM= 3260.3M)
[09/05 16:22:24  47412s] Extracted 100% (CPU Time= 0:00:13.2  MEM= 3260.3M)
[09/05 16:22:24  47413s] Number of Extracted Resistors     : 901959
[09/05 16:22:24  47413s] Number of Extracted Ground Cap.   : 924179
[09/05 16:22:24  47413s] Number of Extracted Coupling Cap. : 1994032
[09/05 16:22:24  47413s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_ChZAUG.rcdb.d' for reading (mem: 3244.328M)
[09/05 16:22:24  47413s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/05 16:22:25  47413s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3244.3M)
[09/05 16:22:25  47413s] Creating parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_ChZAUG.rcdb_Filter.rcdb.d' for storing RC.
[09/05 16:22:25  47414s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_ChZAUG.rcdb.d': 45047 access done (mem: 3244.328M)
[09/05 16:22:25  47414s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3244.328M)
[09/05 16:22:25  47414s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_ChZAUG.rcdb.d' for reading (mem: 3244.328M)
[09/05 16:22:25  47414s] processing rcdb (/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_ChZAUG.rcdb.d) for hinst (top) of cell (croc_chip);
[09/05 16:22:26  47415s] Closing parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_ChZAUG.rcdb.d': 0 access done (mem: 3244.328M)
[09/05 16:22:26  47415s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=3244.328M)
[09/05 16:22:26  47415s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.1  Real Time: 0:00:17.0  MEM: 3244.328M)
[09/05 16:22:26  47418s] Topological Sorting (REAL = 0:00:00.0, MEM = 3291.8M, InitMEM = 3285.0M)
[09/05 16:22:26  47418s] Setting infinite Tws ...
[09/05 16:22:26  47418s] First Iteration Infinite Tw... 
[09/05 16:22:26  47418s] Calculate early delays in OCV mode...
[09/05 16:22:26  47418s] Calculate late delays in OCV mode...
[09/05 16:22:26  47418s] Start delay calculation (fullDC) (8 T). (MEM=3310.83)
[09/05 16:22:26  47418s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/05 16:22:27  47418s] LayerId::1 widthSet size::1
[09/05 16:22:27  47418s] LayerId::2 widthSet size::3
[09/05 16:22:27  47418s] LayerId::3 widthSet size::3
[09/05 16:22:27  47418s] LayerId::4 widthSet size::3
[09/05 16:22:27  47418s] LayerId::5 widthSet size::3
[09/05 16:22:27  47418s] LayerId::6 widthSet size::1
[09/05 16:22:27  47418s] LayerId::7 widthSet size::1
[09/05 16:22:27  47418s] Initializing multi-corner resistance tables ...
[09/05 16:22:27  47418s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343312 ; uaWl: 1.000000 ; uaWlH: 0.323057 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/05 16:22:28  47419s] Start AAE Lib Loading. (MEM=3327.79)
[09/05 16:22:28  47419s] End AAE Lib Loading. (MEM=3337.33 CPU=0:00:00.1 Real=0:00:00.0)
[09/05 16:22:28  47419s] End AAE Lib Interpolated Model. (MEM=3337.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 16:22:28  47419s] Opening parasitic data file '/tmp/innovus_temp_83442_ictc-eda-be-9-ldap-1_vantruong_xciyqx/croc_chip_83442_ChZAUG.rcdb.d' for reading (mem: 3337.328M)
[09/05 16:22:28  47419s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3337.3M)
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/05 16:22:28  47420s] Type 'man IMPESI-3194' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/05 16:22:28  47420s] Type 'man IMPESI-3199' for more detail.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/05 16:22:28  47420s] **WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
[09/05 16:22:30  47439s] Total number of fetched objects 49908
[09/05 16:22:30  47439s] AAE_INFO-618: Total number of nets in the design is 51233,  97.6 percent of the nets selected for SI analysis
[09/05 16:22:31  47440s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[09/05 16:22:31  47440s] End delay calculation. (MEM=3808.12 CPU=0:00:19.5 REAL=0:00:03.0)
[09/05 16:22:31  47440s] End delay calculation (fullDC). (MEM=3808.12 CPU=0:00:21.9 REAL=0:00:05.0)
[09/05 16:22:31  47440s] *** CDM Built up (cpu=0:00:41.7  real=0:00:22.0  mem= 3808.1M) ***
[09/05 16:22:32  47444s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3744.1M)
[09/05 16:22:32  47444s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/05 16:22:32  47444s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3744.1M)
[09/05 16:22:32  47444s] Starting SI iteration 2
[09/05 16:22:32  47445s] Calculate early delays in OCV mode...
[09/05 16:22:32  47445s] Calculate late delays in OCV mode...
[09/05 16:22:32  47445s] Start delay calculation (fullDC) (8 T). (MEM=3431.26)
[09/05 16:22:33  47445s] End AAE Lib Interpolated Model. (MEM=3431.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/05 16:22:34  47456s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/05 16:22:34  47456s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49908. 
[09/05 16:22:34  47456s] Total number of fetched objects 49908
[09/05 16:22:34  47456s] AAE_INFO-618: Total number of nets in the design is 51233,  20.4 percent of the nets selected for SI analysis
[09/05 16:22:34  47456s] End delay calculation. (MEM=3748.32 CPU=0:00:11.5 REAL=0:00:01.0)
[09/05 16:22:34  47456s] End delay calculation (fullDC). (MEM=3748.32 CPU=0:00:11.7 REAL=0:00:02.0)
[09/05 16:22:34  47456s] *** CDM Built up (cpu=0:00:11.8  real=0:00:02.0  mem= 3748.3M) ***
[09/07 14:15:02  63653s] <CMD> win
[09/07 14:15:39  63656s] wrong # args: should be "llength list"
[09/07 14:15:52  63658s] 
[09/07 14:15:52  63658s] *** Memory Usage v#1 (Current mem = 3439.320M, initial mem = 273.906M) ***
[09/07 14:15:52  63658s] 
[09/07 14:15:52  63658s] *** Summary of all messages that are not suppressed in this session:
[09/07 14:15:52  63658s] Severity  ID               Count  Summary                                  
[09/07 14:15:52  63658s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[09/07 14:15:52  63658s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/07 14:15:52  63658s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/07 14:15:52  63658s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/07 14:15:52  63658s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[09/07 14:15:52  63658s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[09/07 14:15:52  63658s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/07 14:15:52  63658s] ERROR     IMPDBTCL-206         1  '%s' is not a recognized object/attribut...
[09/07 14:15:52  63658s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[09/07 14:15:52  63658s] WARNING   IMPEXT-6197         18  The Cap table file is not specified. Thi...
[09/07 14:15:52  63658s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[09/07 14:15:52  63658s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/07 14:15:52  63658s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[09/07 14:15:52  63658s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[09/07 14:15:52  63658s] WARNING   IMPEXT-3032          7  Because the cap table file was not provi...
[09/07 14:15:52  63658s] WARNING   IMPCK-8086           5  The command %s is obsolete and will be r...
[09/07 14:15:52  63658s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[09/07 14:15:52  63658s] WARNING   IMPESI-3095       1216  Net: '%s' has no receivers. SI analysis ...
[09/07 14:15:52  63658s] WARNING   IMPESI-3423        198  ROP computation is skipped for pin %s of...
[09/07 14:15:52  63658s] WARNING   IMPESI-3194       4678  Unable to interpolate for instance '%s' ...
[09/07 14:15:52  63658s] WARNING   IMPESI-3199       4678  Unable to find proper library binding be...
[09/07 14:15:52  63658s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[09/07 14:15:52  63658s] WARNING   IMPVFG-1209          4  The value of -limit setting is too large...
[09/07 14:15:52  63658s] WARNING   IMPVFG-1103         21  VERIFY DRC did not complete:             
[09/07 14:15:52  63658s] WARNING   IMPOPT-3602          8  The specified path group name %s is not ...
[09/07 14:15:52  63658s] ERROR     IMPOPT-6218          4  %s '%s' already exists in the design. Pr...
[09/07 14:15:52  63658s] WARNING   IMPOPT-3706          1  RC data of net '%s' has been disabled be...
[09/07 14:15:52  63658s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[09/07 14:15:52  63658s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[09/07 14:15:52  63658s] WARNING   IMPOPT-6115          4  ECO batch mode has been activated, and '...
[09/07 14:15:52  63658s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[09/07 14:15:52  63658s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[09/07 14:15:52  63658s] WARNING   IMPCCOPT-1182        3  The clock_gating_cells property has no u...
[09/07 14:15:52  63658s] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[09/07 14:15:52  63658s] WARNING   IMPCCOPT-5067     3644  Top layer net attribute %d is higher tha...
[09/07 14:15:52  63658s] WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
[09/07 14:15:52  63658s] WARNING   IMPCCOPT-1260       45  The skew target of %s for %s is too smal...
[09/07 14:15:52  63658s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[09/07 14:15:52  63658s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[09/07 14:15:52  63658s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[09/07 14:15:52  63658s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[09/07 14:15:52  63658s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[09/07 14:15:52  63658s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[09/07 14:15:52  63658s] *** Message Summary: 14882 warning(s), 6 error(s)
[09/07 14:15:52  63658s] 
[09/07 14:15:52  63658s] --- Ending "Innovus" (totcpu=17:40:58, real=138:50:32, mem=3439.3M) ---
