Fatma Abouelella , Karel Bruneel , Dirk Stroobandt, Efficiently Generating FPGA Configurations through a Stack Machine, Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, p.35-39, August 31-September 02, 2010[doi>10.1109/FPL.2010.18]
Abouelella, F., Bruneel, K., and Stroobandt, D. 2010b. Towards a more efficient run-time FPGA configuration generation. In Parallel Computing: From Multicores and GPU's to Petascale. IOS Press, Amsterdam, 624--631.
Brahim Al Farisi , Karel Bruneel , Harald Devos , Dirk Stroobandt, Automatic tool flow for shift-register-LUT reconfiguration: making run-time reconfiguration fast and easy (abstract only), Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, February 21-23, 2010, Monterey, California, USA[doi>10.1145/1723112.1723175]
Altera. 2001. Application note 119: Implementing high-speed search applications with Altera CAM. Altera, San Jose, CA.
Altera. 2008. FPGA run-time reconfiguration: Two approaches. Altera, San Jose, CA.
Altera. 2009. Interfacing an external processor to an Altera FPGA. Altera, SanJose, CA.
Anderson, I. and Khalid, M. 2006. Soft-core processors for embedded systems. In Proceedings of the 18th International Conference on Microelectronics (ICM).
Baker, Z. K., jip Jung, H., and Prasanna, V. K. 2006. Regular expression software deceleration for intrusion detection systems. In Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPD'06).
Bernhart, F. and Kainen, P. C. 1979. The book thickness of a graph. J. Combin. Theory 27, 3, 320--331.
Christophe Bobda, Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications, Springer Publishing Company, Incorporated, 2007
Benjamin C. Brodie , David E. Taylor , Ron K. Cytron, A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching, ACM SIGARCH Computer Architecture News, v.34 n.2, p.191-202, May 2006[doi>10.1145/1150019.1136500]
Karel Bruneel , Wim Heirman , Dirk Stroobandt, Dynamic data folding with parameterizable FPGA configurations, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.4, p.1-29, October 2011[doi>10.1145/2003695.2003703]
Bruneel, K. and Stroobandt, D. 2008. Automatic generation of run-time parameterizable configurations. In Proceedings of the International Conference on Field Programmable Logic and Applications, U. Kebschull, M. Platzner, and T. J., Eds. Kirchhoff Institute for Physics, Heidelberg, 361--366.
Fan R. K. Chung , Frank Thomson Leighton , Arnold L. Rosenberg, Embedding graphs in books:  a layout problem with applications to VLSI design, SIAM Journal on Algebraic and Discrete Methods, v.8 n.1, p.33-58, January 2, 1987[doi>10.1137/0608002]
Ditech Networks. 2011. Echo basics tutorial. Ditech Networks, http://www.ditechnetworks.com.
J. Divyasree , H. Rajashekar , Kuruvilla Varghese, Dynamically reconfigurable regular expression matching architecture, Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors, p.120-125, July 02-04, 2008[doi>10.1109/ASAP.2008.4580165]
Fletcher, B. H. 2005. FPGA embedded processors. In Proceedings of the Embedded Training Program Embedded Systems Conference.
Foulk, P. 1993. Data-folding in SRAM configurable FPGAs. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines. 163--171.
Lenwood S. Heath , Sriram V. Pemmaraju , Ann N. Trenk, Stack and Queue Layouts of Directed Acyclic Graphs: Part I, SIAM Journal on Computing, v.28 n.4, p.1510-1539, Aug. 1999[doi>10.1137/S0097539795280287]
Lenwood S. Heath , Sriram V. Pemmaraju, Stack and Queue Layouts of Directed Acyclic Graphs: Part II, SIAM Journal on Computing, v.28 n.5, p.1588-1626, April/May 1999[doi>10.1137/S0097539795291550]
IBM. 2006. IBM powerpc 405 embedded core. https://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/852569B20050FF778525699300651D97/file/PowerPC405_Nov2006.pdf.
Philip J. Koopman, Jr., Stack computers: the new wave, Halsted Press, New York, NY, 1989
Craig Labovitz , G. Robert Malan , Farnam Jahanian, Internet routing instability, IEEE/ACM Transactions on Networking (TON), v.6 n.5, p.515-528, Oct. 1998[doi>10.1109/90.731185]
Merlier, M. 2011. Dynamisch herconfigureerbare partoonherkenning voor reguliere expressies op FPGA. M.S. thesis, Ghent University, Gent, Belgium.
Mishchenko, A. and Brayton, R. K. 2006. Scalable logic synthesis using a simple circuit structure. In Proceedings of the International Workshop on Logic & Synthesis (IWLS'06).
Pagiamtzis, K. and Sheikholeslami, A. 2006. Content-addressable memory (CAM) circuits and architectures: A tutorial and survey. IEEE J. Solid-State Circ. 41, 3, 712--727.
Bhaskaram Prabhala , Ravi Sethi, Efficient computation of expressions with common subexpressions, Proceedings of the 5th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.222-230, January 23-25, 1978, Tucson, Arizona[doi>10.1145/512760.512784]
Christian Schuck , Bastian Haetzer , JÃ¼rgen Becker, An interface for a decentralized 2d reconfiguration on xilinx virtex-FPGAs for organic computing, International Journal of Reconfigurable Computing, 2009, p.3-3, January 2009[doi>10.1155/2009/273791]
V. Sinha , K. Vinod Kumar, Efficient evaluation of Boolean expressions, ACM SIGPLAN Notices, v.13 n.12, p.88-97, December 1978[doi>10.1145/954587.954594]
Michael J. Wirthlin , Brad L. Hutchings, Improving functional density through run-time constant propagation, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.86-92, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258316]
Xilinx. 2010. Partial reconfiguration user guide. Xilinx, UG702: http://www.xilinx.com/tools/partial-reconfiguration.htm.
Xilinx. 2000. Benefits of using Xilinx FPGAs with MIPS microprocessors. Xilinx, http://www.xilinx.com/ipcenter/processor_central/wp121.pdf.
Xilinx. 2008. Virtex-II Pro libraries guide for HDL designs. Xilinx, http://www.xilinx.com/itp/xilinx 10/books/decs/vertex2p-hdl/virtex2p-hdl.pdf.
M Yannakakis, Four pages are necessary and sufficient for planar graphs, Proceedings of the eighteenth annual ACM symposium on Theory of computing, p.104-108, May 28-30, 1986, Berkeley, California, USA[doi>10.1145/12130.12141]
