-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity denoise_top_noise_estimation_accumulate is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream3_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    stream3_empty_n : IN STD_LOGIC;
    stream3_read : OUT STD_LOGIC;
    stream3_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream3_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream4_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream4_full_n : IN STD_LOGIC;
    stream4_write : OUT STD_LOGIC;
    is_noise_frame : IN STD_LOGIC_VECTOR (0 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce0 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce1 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_we1 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce0 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce1 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_we1 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce0 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce1 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_we1 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce0 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce1 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_we1 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of denoise_top_noise_estimation_accumulate is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln85_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal stream3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal stream4_blk_n : STD_LOGIC;
    signal is_noise_frame_read_reg_261 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln85_fu_196_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_reg_269 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal trunc_ln85_reg_269_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_4_reg_274 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_4_reg_274_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_5_reg_280 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_5_reg_280_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_6_reg_286 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_6_reg_286_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_7_reg_292 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_7_reg_292_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal mag_reg_298 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal tmp_i_fu_223_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_i_reg_303 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal zext_ln85_fu_210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_84 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln85_fu_190_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce0_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_we1_local : STD_LOGIC;
    signal add_ln92_fu_246_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce1_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce0_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_we1_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce1_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce0_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_we1_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce1_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce0_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_we1_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce1_local : STD_LOGIC;
    signal lshr_ln_fu_200_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_fu_223_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_i_fu_223_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_223_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_223_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_223_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component denoise_top_sparsemux_9_2_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component denoise_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_24_1_1_U31 : component denoise_top_sparsemux_9_2_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 24,
        CASE1 => "01",
        din1_WIDTH => 24,
        CASE2 => "10",
        din2_WIDTH => 24,
        CASE3 => "11",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_q0,
        din1 => denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_q0,
        din2 => denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_q0,
        din3 => denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_q0,
        def => tmp_i_fu_223_p9,
        sel => trunc_ln85_reg_269,
        dout => tmp_i_fu_223_p11);

    flow_control_loop_pipe_sequential_init_U : component denoise_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
        elsif (ap_clk'event and ap_clk =  '1') then
            ap_CS_fsm <= ap_NS_fsm;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_done_reg <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_continue_int = ap_const_logic_1)) then 
                ap_done_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_done_reg <= ap_const_logic_1;
            end if; 
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_enable_reg_pp0_iter1 <= ap_start_int;
            end if; 
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end if; 
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_4_reg_274_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_4_reg_274 <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_4_reg_274 <= zext_ln85_fu_210_p1(8 - 1 downto 0);
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_4_reg_274_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_4_reg_274_pp0_iter1_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_4_reg_274_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_4_reg_274;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_5_reg_280_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_5_reg_280 <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_5_reg_280 <= zext_ln85_fu_210_p1(8 - 1 downto 0);
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_5_reg_280_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_5_reg_280_pp0_iter1_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_5_reg_280_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_5_reg_280;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_6_reg_286_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_6_reg_286 <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_6_reg_286 <= zext_ln85_fu_210_p1(8 - 1 downto 0);
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_6_reg_286_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_6_reg_286_pp0_iter1_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_6_reg_286_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_6_reg_286;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_7_reg_292_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_7_reg_292 <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_7_reg_292 <= zext_ln85_fu_210_p1(8 - 1 downto 0);
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_7_reg_292_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_7_reg_292_pp0_iter1_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_7_reg_292_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_7_reg_292;
            end if; 
        end if;
    end process;


    i_fu_84_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            i_fu_84 <= ap_const_lv11_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln85_fu_184_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_84 <= add_ln85_fu_190_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_84 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;


    mag_reg_298_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            mag_reg_298 <= ap_const_lv24_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                mag_reg_298 <= stream3_dout;
            end if; 
        end if;
    end process;


    tmp_i_reg_303_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            tmp_i_reg_303 <= ap_const_lv24_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_i_reg_303 <= tmp_i_fu_223_p11;
            end if; 
        end if;
    end process;


    trunc_ln85_reg_269_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            trunc_ln85_reg_269 <= ap_const_lv2_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                trunc_ln85_reg_269 <= trunc_ln85_fu_196_p1;
            end if; 
        end if;
    end process;


    trunc_ln85_reg_269_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            trunc_ln85_reg_269_pp0_iter1_reg <= ap_const_lv2_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                trunc_ln85_reg_269_pp0_iter1_reg <= trunc_ln85_reg_269;
            end if; 
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln85_fu_190_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_2) + unsigned(ap_const_lv11_1));
    add_ln92_fu_246_p2 <= std_logic_vector(unsigned(mag_reg_298) + unsigned(tmp_i_reg_303));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(stream3_empty_n, stream4_full_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((stream4_full_n = ap_const_logic_0) or (stream3_empty_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln85_fu_184_p2)
    begin
        if (((icmp_ln85_fu_184_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_84, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_2 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_i_2 <= i_fu_84;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_address0 <= zext_ln85_fu_210_p1(8 - 1 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_address1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_5_reg_280_pp0_iter1_reg;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce0 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce0_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce1 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce1_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_d1 <= add_ln92_fu_246_p2;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_we1 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_we1_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, is_noise_frame_read_reg_261, ap_block_pp0_stage0_11001, trunc_ln85_reg_269_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln85_reg_269_pp0_iter1_reg = ap_const_lv2_1) and (is_noise_frame_read_reg_261 = ap_const_lv1_1))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_we1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_address0 <= zext_ln85_fu_210_p1(8 - 1 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_address1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_6_reg_286_pp0_iter1_reg;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce0 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce0_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce1 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce1_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_d1 <= add_ln92_fu_246_p2;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_we1 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_we1_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, is_noise_frame_read_reg_261, ap_block_pp0_stage0_11001, trunc_ln85_reg_269_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln85_reg_269_pp0_iter1_reg = ap_const_lv2_2) and (is_noise_frame_read_reg_261 = ap_const_lv1_1))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_we1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_address0 <= zext_ln85_fu_210_p1(8 - 1 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_address1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_7_reg_292_pp0_iter1_reg;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce0 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce0_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce1 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce1_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_d1 <= add_ln92_fu_246_p2;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_we1 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_we1_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, is_noise_frame_read_reg_261, ap_block_pp0_stage0_11001, trunc_ln85_reg_269_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln85_reg_269_pp0_iter1_reg = ap_const_lv2_3) and (is_noise_frame_read_reg_261 = ap_const_lv1_1))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_we1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_address0 <= zext_ln85_fu_210_p1(8 - 1 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_address1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_4_reg_274_pp0_iter1_reg;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce0 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce0_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce1 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce1_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_d1 <= add_ln92_fu_246_p2;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_we1 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_we1_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, is_noise_frame_read_reg_261, ap_block_pp0_stage0_11001, trunc_ln85_reg_269_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln85_reg_269_pp0_iter1_reg = ap_const_lv2_0) and (is_noise_frame_read_reg_261 = ap_const_lv1_1))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_we1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_accumulator_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln85_fu_184_p2 <= "1" when (ap_sig_allocacmp_i_2 = ap_const_lv11_400) else "0";
    is_noise_frame_read_reg_261 <= is_noise_frame;
    lshr_ln_fu_200_p4 <= ap_sig_allocacmp_i_2(9 downto 2);

    stream3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, stream3_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream3_blk_n <= stream3_empty_n;
        else 
            stream3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream3_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream3_read <= ap_const_logic_1;
        else 
            stream3_read <= ap_const_logic_0;
        end if; 
    end process;


    stream4_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, stream4_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream4_blk_n <= stream4_full_n;
        else 
            stream4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream4_din <= stream3_dout;

    stream4_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream4_write <= ap_const_logic_1;
        else 
            stream4_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_i_fu_223_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln85_fu_196_p1 <= ap_sig_allocacmp_i_2(2 - 1 downto 0);
    zext_ln85_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_200_p4),64));
end behav;
