Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Fri Apr 14 18:32:52 2017
| Host              : asbestos running 64-bit Ubuntu 16.10
| Command           : report_clock_utilization -file toplevel_clock_utilization_routed.rpt
| Design            : toplevel
| Device            : 7a200t-sbg484
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y2
8. Cell Type Counts per Global Clock: Region X1Y2
9. Load Cell Placement Summary for Global Clock g0
10. Load Cell Placement Summary for Global Clock g1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |       120 |   0 |            0 |      0 |
| BUFIO    |    0 |        40 |   0 |            0 |      0 |
| BUFMR    |    0 |        20 |   0 |            0 |      0 |
| BUFR     |    0 |        40 |   0 |            0 |      0 |
| MMCM     |    1 |        10 |   0 |            0 |      0 |
| PLL      |    0 |        10 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+----------+----------------------------+-------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                 | Net                                 |
+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+----------+----------------------------+-------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |      |                   |             2 |          47 |               2 |       81.380 | Multiple | clkmon0/inst/clkout1_buf/O | clkmon0/inst/clk_out1               |
| g1    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |      |                   |             1 |           1 |               0 |       50.000 | Multiple | clkmon0/inst/clkf_buf/O    | clkmon0/inst/clkfbout_buf_clk_wiz_0 |
+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+----------+----------------------------+-------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------+---------------------------------+
| SrcID | GlbIDs | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                          | Net                             |
+-------+--------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------+---------------------------------+
| src0  | g0     | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y2 | X1Y2         |           0 |               1 |              81.380 | Multiple     | clkmon0/inst/mmcm_adv_inst/CLKOUT0  | clkmon0/inst/clk_out1_clk_wiz_0 |
| src0  | g1     | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y2 | X1Y2         |           0 |               1 |              50.000 | Multiple     | clkmon0/inst/mmcm_adv_inst/CLKFBOUT | clkmon0/inst/clkfbout_clk_wiz_0 |
+-------+--------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------+---------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------+---------------------------------------------+
| LocId | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                          | Net                                         |
+-------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------+---------------------------------------------+
| 0     | FDRE/Q          | None       | SLICE_X5Y129/A5FF | X0Y2         |          23 |               2 |              |       | fsmclkmon/output_reg_reg/Q          | fsmclkmon/FSM_sequential_curstate_reg[5][0] |
| 1     | FDRE/Q          | None       | SLICE_X6Y131/C5FF | X0Y2         |          11 |               2 |              |       | codec/serialclkmon/output_reg_reg/Q | codec/serialclkmon/clk9600                  |
+-------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------+---------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 21600 |    0 |  3200 |    0 |     0 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  3200 |    0 |     0 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 33600 |    0 |  5600 |    0 |     0 |    0 |    50 |    0 |   100 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  5600 |    0 |     0 |    0 |    40 |    0 |    80 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   70 | 28800 |    3 |  5600 |    0 |     0 |    0 |    50 |    0 |   100 |
| X1Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    1 | 32000 |    0 |  5600 |    0 |     0 |    0 |    40 |    0 |    80 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 28800 |    0 |  5600 |    0 |     0 |    0 |    50 |    0 |   100 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  5600 |    0 |     0 |    0 |    40 |    0 |    80 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20400 |    0 |  3000 |    0 |     0 |    0 |    25 |    0 |    60 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  3200 |    0 |     0 |    0 |    20 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  1 |  2 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y2
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |              41 | 40 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | clkmon0/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Cell Type Counts per Global Clock: Region X1Y2
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |               1 |  1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clkmon0/inst/clk_out1               |
| g1    | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | clkmon0/inst/clkfbout_buf_clk_wiz_0 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


9. Load Cell Placement Summary for Global Clock g0
--------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                   |
+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------+
| g0    | BUFG/O          | n/a               | Multiple |      81.380 | {0.000 40.690} |          |          41 |        1 |           0 |  0 | clkmon0/inst/clk_out1 |
+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y4 |   0 |  0 |
| Y3 |   0 |  0 |
| Y2 |  41 |  1 |
| Y1 |   0 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+


10. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                 |
+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------------+
| g1    | BUFG/O          | n/a               | Multiple |      50.000 | {0.000 25.000} |          |           0 |        0 |           1 |  0 | clkmon0/inst/clkfbout_buf_clk_wiz_0 |
+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  1 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells clkmon0/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells clkmon0/inst/clkout1_buf]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y115 [get_cells ja_OBUF[3]_inst]

# Location of clock ports
set_property LOC IOB_X1Y124 [get_ports sysclk]

# Clock net "clkmon0/inst/clk_out1" driven by instance "clkmon0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clkmon0/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_clkmon0/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ja_OBUF[3]_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clkmon0/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_clkmon0/inst/clk_out1}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
