[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13400       tick       2696285       1213253       1166648       2696285 
      2  13400       tick       4567711       2186228       2168647       4567711 
      3  13400       tick       4566276       2183980       2165363       4566276 
      4  13400       tick       4567248       2184061       2165460       4567248 
      5  13400       tick       4571333       2187689       2168483       4571333 
      6  13400       tick       4568700       2184642       2166074       4568700 
      7  13400       tick       4561793       2183159       2167962       4561793 
      8  13400       tick       4573134       2187783       2172108       4573134 
      9  13400       tick       4564030       2184058       2168815       4564030 
     10  13400       tick       4560873       2182928       2163691       4560873 
     11  13400       tick       4569905       2187076       2164635       4569905 
     12  13400       tick       4561799       2183565       2163838       4561799 
     13  13400       tick       4557511       2181496       2161630       4557511 
     14  13400       tick       4575093       2189053       2170509       4575093 
     15  13400       tick       4563185       2183480       2162805       4563185 
     16  13400       tick       4548334       2176052       2155433       4548334 
     17  13400       tick       4563148       2184314       2168512       4563148 
     18  13400       tick       4563723       2183446       2167712       4563723 
     19  13400       tick       4560800       2182007       2165668       4560800 
     20  13400       exit       2453702       1174637       1164407       2453702 
