// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s.h"
#include "relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s.h"
#include "pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s.h"
#include "conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s.h"
#include "relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s.h"
#include "pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s.h"
#include "conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s.h"
#include "relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s.h"
#include "pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s.h"
#include "dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s.h"
#include "relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s.h"
#include "dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s.h"
#include "relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s.h"
#include "dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s.h"
#include "softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s.h"
#include "fifo_w20_d15876_A.h"
#include "fifo_w20_d1764_A.h"
#include "fifo_w20_d1600_A.h"
#include "fifo_w20_d169_A.h"
#include "fifo_w20_d121_A.h"
#include "fifo_w20_d9_A.h"
#include "fifo_w20_d1_A.h"
#include "start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0.h"
#include "start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk.h"
#include "start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0.h"
#include "start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0.h"
#include "start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl.h"
#include "start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0.h"
#include "start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0.h"
#include "start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil.h"
#include "start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0.h"
#include "start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0.h"
#include "start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0.h"
#include "start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl.h"
#include "start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0.h"
#include "start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 22
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > input_33_V_data_V_dout;
    sc_in< sc_logic > input_33_V_data_V_empty_n;
    sc_out< sc_logic > input_33_V_data_V_read;
    sc_out< sc_lv<20> > layer28_out_V_data_0_V_din;
    sc_in< sc_logic > layer28_out_V_data_0_V_full_n;
    sc_out< sc_logic > layer28_out_V_data_0_V_write;
    sc_out< sc_lv<20> > layer28_out_V_data_1_V_din;
    sc_in< sc_logic > layer28_out_V_data_1_V_full_n;
    sc_out< sc_logic > layer28_out_V_data_1_V_write;
    sc_out< sc_lv<20> > layer28_out_V_data_2_V_din;
    sc_in< sc_logic > layer28_out_V_data_2_V_full_n;
    sc_out< sc_logic > layer28_out_V_data_2_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s* conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0;
    relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s* relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0;
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s* pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s* conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0;
    relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s* relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s* pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0;
    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s* conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0;
    relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s* relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s* pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0;
    dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s* dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0;
    relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s* relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0;
    dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s* dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0;
    relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s* relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0;
    dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s* dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0;
    softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s* softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0;
    fifo_w20_d15876_A* layer2_out_V_data_0_V_U;
    fifo_w20_d15876_A* layer2_out_V_data_1_V_U;
    fifo_w20_d15876_A* layer2_out_V_data_2_V_U;
    fifo_w20_d15876_A* layer2_out_V_data_3_V_U;
    fifo_w20_d15876_A* layer5_out_V_data_0_V_U;
    fifo_w20_d15876_A* layer5_out_V_data_1_V_U;
    fifo_w20_d15876_A* layer5_out_V_data_2_V_U;
    fifo_w20_d15876_A* layer5_out_V_data_3_V_U;
    fifo_w20_d1764_A* layer6_out_V_data_0_V_U;
    fifo_w20_d1764_A* layer6_out_V_data_1_V_U;
    fifo_w20_d1764_A* layer6_out_V_data_2_V_U;
    fifo_w20_d1764_A* layer6_out_V_data_3_V_U;
    fifo_w20_d1600_A* layer7_out_V_data_0_V_U;
    fifo_w20_d1600_A* layer7_out_V_data_1_V_U;
    fifo_w20_d1600_A* layer7_out_V_data_2_V_U;
    fifo_w20_d1600_A* layer7_out_V_data_3_V_U;
    fifo_w20_d1600_A* layer7_out_V_data_4_V_U;
    fifo_w20_d1600_A* layer7_out_V_data_5_V_U;
    fifo_w20_d1600_A* layer7_out_V_data_6_V_U;
    fifo_w20_d1600_A* layer7_out_V_data_7_V_U;
    fifo_w20_d1600_A* layer10_out_V_data_0_V_U;
    fifo_w20_d1600_A* layer10_out_V_data_1_V_U;
    fifo_w20_d1600_A* layer10_out_V_data_2_V_U;
    fifo_w20_d1600_A* layer10_out_V_data_3_V_U;
    fifo_w20_d1600_A* layer10_out_V_data_4_V_U;
    fifo_w20_d1600_A* layer10_out_V_data_5_V_U;
    fifo_w20_d1600_A* layer10_out_V_data_6_V_U;
    fifo_w20_d1600_A* layer10_out_V_data_7_V_U;
    fifo_w20_d169_A* layer11_out_V_data_0_V_U;
    fifo_w20_d169_A* layer11_out_V_data_1_V_U;
    fifo_w20_d169_A* layer11_out_V_data_2_V_U;
    fifo_w20_d169_A* layer11_out_V_data_3_V_U;
    fifo_w20_d169_A* layer11_out_V_data_4_V_U;
    fifo_w20_d169_A* layer11_out_V_data_5_V_U;
    fifo_w20_d169_A* layer11_out_V_data_6_V_U;
    fifo_w20_d169_A* layer11_out_V_data_7_V_U;
    fifo_w20_d121_A* layer12_out_V_data_0_V_U;
    fifo_w20_d121_A* layer12_out_V_data_1_V_U;
    fifo_w20_d121_A* layer12_out_V_data_2_V_U;
    fifo_w20_d121_A* layer12_out_V_data_3_V_U;
    fifo_w20_d121_A* layer12_out_V_data_4_V_U;
    fifo_w20_d121_A* layer12_out_V_data_5_V_U;
    fifo_w20_d121_A* layer12_out_V_data_6_V_U;
    fifo_w20_d121_A* layer12_out_V_data_7_V_U;
    fifo_w20_d121_A* layer15_out_V_data_0_V_U;
    fifo_w20_d121_A* layer15_out_V_data_1_V_U;
    fifo_w20_d121_A* layer15_out_V_data_2_V_U;
    fifo_w20_d121_A* layer15_out_V_data_3_V_U;
    fifo_w20_d121_A* layer15_out_V_data_4_V_U;
    fifo_w20_d121_A* layer15_out_V_data_5_V_U;
    fifo_w20_d121_A* layer15_out_V_data_6_V_U;
    fifo_w20_d121_A* layer15_out_V_data_7_V_U;
    fifo_w20_d9_A* layer16_out_V_data_0_V_U;
    fifo_w20_d9_A* layer16_out_V_data_1_V_U;
    fifo_w20_d9_A* layer16_out_V_data_2_V_U;
    fifo_w20_d9_A* layer16_out_V_data_3_V_U;
    fifo_w20_d9_A* layer16_out_V_data_4_V_U;
    fifo_w20_d9_A* layer16_out_V_data_5_V_U;
    fifo_w20_d9_A* layer16_out_V_data_6_V_U;
    fifo_w20_d9_A* layer16_out_V_data_7_V_U;
    fifo_w20_d1_A* layer18_out_V_data_0_V_U;
    fifo_w20_d1_A* layer18_out_V_data_1_V_U;
    fifo_w20_d1_A* layer18_out_V_data_2_V_U;
    fifo_w20_d1_A* layer18_out_V_data_3_V_U;
    fifo_w20_d1_A* layer18_out_V_data_4_V_U;
    fifo_w20_d1_A* layer18_out_V_data_5_V_U;
    fifo_w20_d1_A* layer18_out_V_data_6_V_U;
    fifo_w20_d1_A* layer18_out_V_data_7_V_U;
    fifo_w20_d1_A* layer21_out_V_data_0_V_U;
    fifo_w20_d1_A* layer21_out_V_data_1_V_U;
    fifo_w20_d1_A* layer21_out_V_data_2_V_U;
    fifo_w20_d1_A* layer21_out_V_data_3_V_U;
    fifo_w20_d1_A* layer21_out_V_data_4_V_U;
    fifo_w20_d1_A* layer21_out_V_data_5_V_U;
    fifo_w20_d1_A* layer21_out_V_data_6_V_U;
    fifo_w20_d1_A* layer21_out_V_data_7_V_U;
    fifo_w20_d1_A* layer22_out_V_data_0_V_U;
    fifo_w20_d1_A* layer22_out_V_data_1_V_U;
    fifo_w20_d1_A* layer22_out_V_data_2_V_U;
    fifo_w20_d1_A* layer22_out_V_data_3_V_U;
    fifo_w20_d1_A* layer22_out_V_data_4_V_U;
    fifo_w20_d1_A* layer22_out_V_data_5_V_U;
    fifo_w20_d1_A* layer22_out_V_data_6_V_U;
    fifo_w20_d1_A* layer22_out_V_data_7_V_U;
    fifo_w20_d1_A* layer22_out_V_data_8_V_U;
    fifo_w20_d1_A* layer22_out_V_data_9_V_U;
    fifo_w20_d1_A* layer22_out_V_data_10_V_U;
    fifo_w20_d1_A* layer22_out_V_data_11_V_U;
    fifo_w20_d1_A* layer22_out_V_data_12_V_U;
    fifo_w20_d1_A* layer22_out_V_data_13_V_U;
    fifo_w20_d1_A* layer22_out_V_data_14_V_U;
    fifo_w20_d1_A* layer22_out_V_data_15_V_U;
    fifo_w20_d1_A* layer25_out_V_data_0_V_U;
    fifo_w20_d1_A* layer25_out_V_data_1_V_U;
    fifo_w20_d1_A* layer25_out_V_data_2_V_U;
    fifo_w20_d1_A* layer25_out_V_data_3_V_U;
    fifo_w20_d1_A* layer25_out_V_data_4_V_U;
    fifo_w20_d1_A* layer25_out_V_data_5_V_U;
    fifo_w20_d1_A* layer25_out_V_data_6_V_U;
    fifo_w20_d1_A* layer25_out_V_data_7_V_U;
    fifo_w20_d1_A* layer25_out_V_data_8_V_U;
    fifo_w20_d1_A* layer25_out_V_data_9_V_U;
    fifo_w20_d1_A* layer25_out_V_data_10_V_U;
    fifo_w20_d1_A* layer25_out_V_data_11_V_U;
    fifo_w20_d1_A* layer25_out_V_data_12_V_U;
    fifo_w20_d1_A* layer25_out_V_data_13_V_U;
    fifo_w20_d1_A* layer25_out_V_data_14_V_U;
    fifo_w20_d1_A* layer25_out_V_data_15_V_U;
    fifo_w20_d1_A* layer26_out_V_data_0_V_U;
    fifo_w20_d1_A* layer26_out_V_data_1_V_U;
    fifo_w20_d1_A* layer26_out_V_data_2_V_U;
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0* start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_U;
    start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk* start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk_U;
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0* start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_U;
    start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0* start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_U;
    start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl* start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl_U;
    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0* start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_U;
    start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0* start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_U;
    start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil* start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil_U;
    start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0* start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_U;
    start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0* start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_U;
    start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0* start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_U;
    start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl* start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl_U;
    start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0* start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_U;
    start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0* start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_data_V_data_V_read;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_ap_start;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_ap_done;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_ap_continue;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_ap_idle;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_ap_ready;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_start_out;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_start_write;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_ap_start;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_ap_done;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_ap_continue;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_ap_idle;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_ap_ready;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_start_out;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_start_write;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<20> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_ap_start;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_ap_done;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_ap_continue;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_ap_idle;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_ap_ready;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_start_out;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_start_write;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<20> > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_ap_start;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_ap_done;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_ap_continue;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_ap_idle;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_ap_ready;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_start_out;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_start_write;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_data_stream_V_data_0_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_data_stream_V_data_1_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_data_stream_V_data_2_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_data_stream_V_data_3_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_data_stream_V_data_4_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_data_stream_V_data_5_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_data_stream_V_data_6_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_data_stream_V_data_7_V_read;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_0_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_0_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_1_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_1_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_2_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_2_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_3_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_3_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_4_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_4_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_5_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_5_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_6_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_6_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_7_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_res_stream_V_data_7_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_start_write;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_ap_start;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_ap_done;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_ap_continue;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_ap_idle;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_ap_ready;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_start_out;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_start_write;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_data_stream_V_data_0_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_data_stream_V_data_1_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_data_stream_V_data_2_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_data_stream_V_data_3_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_data_stream_V_data_4_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_data_stream_V_data_5_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_data_stream_V_data_6_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_data_stream_V_data_7_V_read;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_0_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_0_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_1_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_1_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_2_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_2_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_3_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_3_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_4_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_4_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_5_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_5_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_6_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_6_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_7_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_7_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_8_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_8_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_9_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_9_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_10_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_10_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_11_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_11_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_12_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_12_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_13_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_13_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_14_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_14_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_15_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_res_stream_V_data_15_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_7_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_8_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_9_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_10_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_11_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_12_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_13_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_14_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_data_V_data_15_V_read;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<20> > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_res_V_data_15_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_start_write;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_ap_start;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_ap_done;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_ap_continue;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_ap_idle;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_ap_ready;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_start_out;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_start_write;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_0_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_1_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_2_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_3_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_4_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_5_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_6_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_7_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_8_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_9_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_10_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_11_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_12_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_13_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_14_V_read;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_data_stream_V_data_15_V_read;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_res_stream_V_data_0_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_res_stream_V_data_0_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_res_stream_V_data_1_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_res_stream_V_data_1_V_write;
    sc_signal< sc_lv<20> > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_res_stream_V_data_2_V_din;
    sc_signal< sc_logic > dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_res_stream_V_data_2_V_write;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_ap_start;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_ap_done;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_ap_continue;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_ap_idle;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_ap_ready;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_data_V_data_2_V_read;
    sc_signal< sc_lv<20> > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<20> > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<20> > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_res_V_data_2_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > layer2_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer2_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer2_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer2_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer2_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer2_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer2_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer2_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer2_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer2_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer2_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer2_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer5_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer5_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer5_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer5_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer5_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer5_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer5_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer5_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer5_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer5_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer5_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer5_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer6_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer6_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer6_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer6_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer6_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer6_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer6_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer6_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer7_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer7_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer7_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer7_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer7_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer7_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer7_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer7_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer7_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer7_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer10_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer10_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer10_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer10_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer10_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer10_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer10_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer10_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer11_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer11_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer12_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer12_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer12_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer12_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer12_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer12_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer12_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer12_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer12_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer12_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer15_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer15_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer15_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer15_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer15_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer15_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer15_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer15_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer15_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer15_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer16_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer16_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer16_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer16_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer16_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer16_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer16_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer16_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer16_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer16_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer18_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer18_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer18_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer18_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer18_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer18_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer18_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer18_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer21_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer21_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer21_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer21_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer21_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer21_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer21_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer21_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_8_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_9_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_10_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_11_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_12_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_13_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_14_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_15_V_full_n;
    sc_signal< sc_lv<20> > layer22_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_3_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_4_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_5_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_6_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_7_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_8_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_8_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_8_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_9_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_9_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_9_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_10_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_10_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_10_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_11_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_11_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_11_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_12_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_12_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_12_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_13_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_13_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_13_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_14_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_14_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_14_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_15_V_full_n;
    sc_signal< sc_lv<20> > layer25_out_V_data_15_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_15_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_0_V_full_n;
    sc_signal< sc_lv<20> > layer26_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_1_V_full_n;
    sc_signal< sc_lv<20> > layer26_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_2_V_full_n;
    sc_signal< sc_lv<20> > layer26_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_din;
    sc_signal< sc_logic > start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_dout;
    sc_signal< sc_logic > start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_din;
    sc_signal< sc_logic > start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_dout;
    sc_signal< sc_logic > start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_din;
    sc_signal< sc_logic > start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_dout;
    sc_signal< sc_logic > start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_din;
    sc_signal< sc_logic > start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_full_n;
    sc_signal< sc_lv<1> > start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_dout;
    sc_signal< sc_logic > start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_din;
    sc_signal< sc_logic > start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_full_n;
    sc_signal< sc_lv<1> > start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_dout;
    sc_signal< sc_logic > start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_din;
    sc_signal< sc_logic > start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_full_n;
    sc_signal< sc_lv<1> > start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_dout;
    sc_signal< sc_logic > start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_din;
    sc_signal< sc_logic > start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_full_n;
    sc_signal< sc_lv<1> > start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_dout;
    sc_signal< sc_logic > start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_empty_n;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_start_full_n;
    sc_signal< sc_logic > softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<20> ap_const_lv20_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_ap_start();
    void thread_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_ap_start();
    void thread_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0_ap_start();
    void thread_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_ap_continue();
    void thread_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_ap_start();
    void thread_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_ap_continue();
    void thread_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_ap_start();
    void thread_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_ap_continue();
    void thread_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_ap_start();
    void thread_input_33_V_data_V_read();
    void thread_internal_ap_ready();
    void thread_layer28_out_V_data_0_V_din();
    void thread_layer28_out_V_data_0_V_write();
    void thread_layer28_out_V_data_1_V_din();
    void thread_layer28_out_V_data_1_V_write();
    void thread_layer28_out_V_data_2_V_din();
    void thread_layer28_out_V_data_2_V_write();
    void thread_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_ap_continue();
    void thread_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_ap_start();
    void thread_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_ap_continue();
    void thread_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_ap_start();
    void thread_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_ap_continue();
    void thread_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_ap_start();
    void thread_real_start();
    void thread_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_ap_continue();
    void thread_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_ap_start();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_ap_continue();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_ap_start();
    void thread_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_ap_continue();
    void thread_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_ap_start();
    void thread_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_ap_continue();
    void thread_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_ap_start();
    void thread_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_ap_continue();
    void thread_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_ap_start();
    void thread_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_ap_continue();
    void thread_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_ap_start();
    void thread_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_start_full_n();
    void thread_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_start_write();
    void thread_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_din();
    void thread_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_din();
    void thread_start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_din();
    void thread_start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_din();
    void thread_start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_din();
    void thread_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0_din();
    void thread_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0_din();
    void thread_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0_din();
    void thread_start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0_din();
    void thread_start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_din();
    void thread_start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_din();
    void thread_start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_din();
    void thread_start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_din();
    void thread_start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_din();
    void thread_start_out();
    void thread_start_write();
};

}

using namespace ap_rtl;

#endif
