strict digraph "" {
	node [label="\N"];
	"578:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bbcfd0>",
		fillcolor=cadetblue,
		label="578:BS
ctrl_fsm_ns = BOOT_SET;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bbcfd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_550:AL"	 [def_var="['pc_set_o', 'csr_save_id_o', 'csr_mtval_o', 'halt_if', 'debug_cause_o', 'csr_restore_mret_id_o', 'perf_jump_o', 'exc_cause_o', '\
perf_tbranch_o', 'csr_save_if_o', 'instr_req_o', 'nmi_mode_d', 'ctrl_fsm_ns', 'debug_mode_d', 'csr_restore_dret_id_o', 'debug_csr_\
save_o', 'flush_id', 'ctrl_busy_o', 'pc_mux_o', 'csr_save_cause_o', 'exc_pc_mux_o']",
		label="Leaf_550:AL"];
	"578:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"751:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736bbce90>",
		fillcolor=springgreen,
		label="751:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"752:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bcc050>",
		fillcolor=cadetblue,
		label="752:BS
ctrl_fsm_ns = DBG_TAKEN_IF;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bcc050>]",
		style=filled,
		typ=BlockingSubstitution];
	"751:IF" -> "752:BS"	 [cond="['enter_debug_mode']",
		label=enter_debug_mode,
		lineno=751];
	"741:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736bccd10>",
		fillcolor=turquoise,
		label="741:BL
pc_mux_o = PC_DRET;
pc_set_o = 1'b1;
debug_mode_d = 1'b0;
csr_restore_dret_id_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bcc0d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bcc110>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bcc690>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bcc250>]",
		style=filled,
		typ=Block];
	"741:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"610:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736bce050>",
		fillcolor=turquoise,
		label="610:BL
ctrl_fsm_ns = DBG_TAKEN_IF;
halt_if = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bccd50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bcced0>]",
		style=filled,
		typ=Block];
	"610:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"754:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736bce310>",
		fillcolor=turquoise,
		label="754:BL
instr_req_o = 1'b0;
ctrl_fsm_ns = 1'bX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bce090>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bce1d0>]",
		style=filled,
		typ=Block];
	"754:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"712:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736bce350>",
		fillcolor=springgreen,
		label="712:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"714:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736bce390>",
		fillcolor=springgreen,
		label="714:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"712:IF" -> "714:IF"	 [cond="['ecall_insn']",
		label="!(ecall_insn)",
		lineno=712];
	"713:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd5590>",
		fillcolor=cadetblue,
		label="713:BS
exc_cause_o = (priv_mode_i == PRIV_LVL_M)? EXC_CAUSE_ECALL_MMODE : EXC_CAUSE_ECALL_UMODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd5590>]",
		style=filled,
		typ=BlockingSubstitution];
	"712:IF" -> "713:BS"	 [cond="['ecall_insn']",
		label=ecall_insn,
		lineno=712];
	"748:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd58d0>",
		fillcolor=cadetblue,
		label="748:BS
ctrl_fsm_ns = WAIT_SLEEP;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd58d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"748:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"604:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd5a10>",
		fillcolor=cadetblue,
		label="604:BS
ctrl_fsm_ns = DECODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd5a10>]",
		style=filled,
		typ=BlockingSubstitution];
	"604:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"685:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736bd5b50>",
		fillcolor=springgreen,
		label="685:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"685:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736bd5b90>",
		fillcolor=turquoise,
		label="685:BL
csr_save_cause_o = 1'b1;
csr_save_id_o = 1'b1;
debug_csr_save_o = 1'b1;
debug_cause_o = DBG_CAUSE_EBREAK;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd5bd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd5d50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd5ed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a64090>]",
		style=filled,
		typ=Block];
	"685:IF" -> "685:BL"	 [cond="['ebreak_into_debug', 'debug_mode_q']",
		label="(ebreak_into_debug && !debug_mode_q)",
		lineno=685];
	"739:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a643d0>",
		fillcolor=cadetblue,
		label="739:BS
nmi_mode_d = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a643d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"739:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"694:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a648d0>",
		fillcolor=turquoise,
		label="694:BL
halt_if = 1'b1;
flush_id = 1'b1;
ctrl_fsm_ns = DECODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a64510>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a64650>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a64790>]",
		style=filled,
		typ=Block];
	"694:BL" -> "751:IF"	 [cond="[]",
		lineno=None];
	"698:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a64910>",
		fillcolor=springgreen,
		label="698:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"694:BL" -> "698:IF"	 [cond="[]",
		lineno=None];
	"714:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736bcea90>",
		fillcolor=turquoise,
		label="714:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"714:IF" -> "714:BL"	 [cond="['ebrk_insn']",
		label=ebrk_insn,
		lineno=714];
	"725:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736bce3d0>",
		fillcolor=springgreen,
		label="725:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"714:IF" -> "725:IF"	 [cond="['ebrk_insn']",
		label="!(ebrk_insn)",
		lineno=714];
	"673:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a724d0>",
		fillcolor=cadetblue,
		label="673:BS
debug_cause_o = DBG_CAUSE_STEP;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a724d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"673:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"642:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a72690>",
		fillcolor=springgreen,
		label="642:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"642:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a726d0>",
		fillcolor=turquoise,
		label="642:BL
pc_mux_o = PC_EXC;
pc_set_o = 1'b1;
exc_pc_mux_o = EXC_PC_IRQ;
csr_save_if_o = 1'b1;
csr_save_cause_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a72710>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a72850>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a72990>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a72b10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a72c90>]",
		style=filled,
		typ=Block];
	"642:IF" -> "642:BL"	 [cond="['handle_irq']",
		label=handle_irq,
		lineno=642];
	"631:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a7bed0>",
		fillcolor=turquoise,
		label="631:BL
ctrl_fsm_ns = DBG_TAKEN_IF;
halt_if = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a7bc10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a7bd90>]",
		style=filled,
		typ=Block];
	"631:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"659:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a72f10>",
		fillcolor=cadetblue,
		label="659:BS
exc_cause_o = EXC_CAUSE_IRQ_TIMER_M;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a72f10>]",
		style=filled,
		typ=BlockingSubstitution];
	"659:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"694:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736a7bf10>",
		fillcolor=lightcyan,
		label="694:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"694:CA" -> "694:BL"	 [cond="[]",
		lineno=None];
	"752:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"641:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736a7bf90>",
		fillcolor=lightcyan,
		label="641:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"641:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a85050>",
		fillcolor=turquoise,
		label="641:BL
ctrl_fsm_ns = DECODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a85090>]",
		style=filled,
		typ=Block];
	"641:CA" -> "641:BL"	 [cond="[]",
		lineno=None];
	"715:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736bcead0>",
		fillcolor=springgreen,
		label="715:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"723:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bceb10>",
		fillcolor=cadetblue,
		label="723:BS
exc_cause_o = EXC_CAUSE_BREAKPOINT;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bceb10>]",
		style=filled,
		typ=BlockingSubstitution];
	"715:IF" -> "723:BS"	 [cond="['debug_mode_q', 'ebreak_into_debug']",
		label="!((debug_mode_q | ebreak_into_debug))",
		lineno=715];
	"715:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736bcec90>",
		fillcolor=turquoise,
		label="715:BL
pc_set_o = 1'b0;
csr_save_id_o = 1'b0;
csr_save_cause_o = 1'b0;
ctrl_fsm_ns = DBG_TAKEN_ID;
flush_id = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bcecd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bcee10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bcef90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd5150>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bd52d0>]",
		style=filled,
		typ=Block];
	"715:IF" -> "715:BL"	 [cond="['debug_mode_q', 'ebreak_into_debug']",
		label="(debug_mode_q | ebreak_into_debug)",
		lineno=715];
	"657:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a7b0d0>",
		fillcolor=cadetblue,
		label="657:BS
exc_cause_o = EXC_CAUSE_IRQ_SOFTWARE_M;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a7b0d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"657:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"704:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a63a50>",
		fillcolor=springgreen,
		label="704:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"704:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a72050>",
		fillcolor=turquoise,
		label="704:BL
exc_cause_o = EXC_CAUSE_INSTR_ACCESS_FAULT;
csr_mtval_o = pc_id_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a72090>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a721d0>]",
		style=filled,
		typ=Block];
	"704:IF" -> "704:BL"	 [cond="['instr_fetch_err']",
		label=instr_fetch_err,
		lineno=704];
	"708:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a63a90>",
		fillcolor=springgreen,
		label="708:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"704:IF" -> "708:IF"	 [cond="['instr_fetch_err']",
		label="!(instr_fetch_err)",
		lineno=704];
	"698:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736bbc290>",
		fillcolor=turquoise,
		label="698:BL
pc_set_o = 1'b1;
pc_mux_o = PC_EXC;
exc_pc_mux_o = (debug_mode_q)? EXC_PC_DBG_EXC : EXC_PC_EXC;
csr_save_id_o = 1'b1;
csr_\
save_cause_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bbc4d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a63350>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a63490>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a63750>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a638d0>]",
		style=filled,
		typ=Block];
	"698:BL" -> "704:IF"	 [cond="[]",
		lineno=None];
	"741:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a64990>",
		fillcolor=springgreen,
		label="741:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"741:IF" -> "741:BL"	 [cond="['dret_insn']",
		label=dret_insn,
		lineno=741];
	"747:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a649d0>",
		fillcolor=springgreen,
		label="747:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"741:IF" -> "747:IF"	 [cond="['dret_insn']",
		label="!(dret_insn)",
		lineno=741];
	"615:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736a851d0>",
		fillcolor=lightcyan,
		label="615:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"615:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a85250>",
		fillcolor=turquoise,
		label="615:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"615:CA" -> "615:BL"	 [cond="[]",
		lineno=None];
	"597:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a8e7d0>",
		fillcolor=springgreen,
		label="597:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"598:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a8e950>",
		fillcolor=cadetblue,
		label="598:BS
ctrl_fsm_ns = FIRST_FETCH;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a8e950>]",
		style=filled,
		typ=BlockingSubstitution];
	"597:IF" -> "598:BS"	 [cond="['irq_nm_i', 'irq_pending_i', 'debug_req_i', 'debug_mode_q', 'debug_single_step_i']",
		label="(irq_nm_i || irq_pending_i || debug_req_i || debug_mode_q || debug_single_step_i)",
		lineno=597];
	"600:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a8e810>",
		fillcolor=cadetblue,
		label="600:BS
ctrl_busy_o = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a8e810>]",
		style=filled,
		typ=BlockingSubstitution];
	"597:IF" -> "600:BS"	 [cond="['irq_nm_i', 'irq_pending_i', 'debug_req_i', 'debug_mode_q', 'debug_single_step_i']",
		label="!((irq_nm_i || irq_pending_i || debug_req_i || debug_mode_q || debug_single_step_i))",
		lineno=597];
	"572:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f7736a8ed90>",
		fillcolor=linen,
		label="572:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"572:CS" -> "694:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"572:CS" -> "641:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"572:CS" -> "615:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"602:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736ae1550>",
		fillcolor=lightcyan,
		label="602:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"572:CS" -> "602:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"663:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736ae1c10>",
		fillcolor=lightcyan,
		label="663:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"572:CS" -> "663:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"754:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736af4710>",
		fillcolor=lightcyan,
		label="754:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"572:CS" -> "754:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"573:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736a8ee50>",
		fillcolor=lightcyan,
		label="573:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"572:CS" -> "573:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"680:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736aebdd0>",
		fillcolor=lightcyan,
		label="680:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"572:CS" -> "680:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"580:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736a973d0>",
		fillcolor=lightcyan,
		label="580:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"572:CS" -> "580:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"586:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736a97990>",
		fillcolor=lightcyan,
		label="586:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"572:CS" -> "586:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"593:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f7736ae10d0>",
		fillcolor=lightcyan,
		label="593:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"572:CS" -> "593:CA"	 [cond="['ctrl_fsm_cs']",
		label=ctrl_fsm_cs,
		lineno=572];
	"605:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736ae1710>",
		fillcolor=turquoise,
		label="605:BL
ctrl_fsm_ns = IRQ_TAKEN;
halt_if = 1'b1;
flush_id = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736ae1750>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736ae1890>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736ae19d0>]",
		style=filled,
		typ=Block];
	"605:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"663:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736ae1cd0>",
		fillcolor=turquoise,
		label="663:BL
ctrl_fsm_ns = DECODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736aebc90>]",
		style=filled,
		typ=Block];
	"664:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736ae1d10>",
		fillcolor=springgreen,
		label="664:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"663:BL" -> "664:IF"	 [cond="[]",
		lineno=None];
	"656:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a72ed0>",
		fillcolor=springgreen,
		label="656:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"656:IF" -> "659:BS"	 [cond="['csr_msip_i']",
		label="!(csr_msip_i)",
		lineno=656];
	"656:IF" -> "657:BS"	 [cond="['csr_msip_i']",
		label=csr_msip_i,
		lineno=656];
	"602:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736ae15d0>",
		fillcolor=turquoise,
		label="602:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"602:CA" -> "602:BL"	 [cond="[]",
		lineno=None];
	"664:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736ae1d50>",
		fillcolor=turquoise,
		label="664:BL
flush_id = 1'b1;
pc_mux_o = PC_EXC;
pc_set_o = 1'b1;
exc_pc_mux_o = EXC_PC_DBD;
csr_save_if_o = 1'b1;
debug_csr_save_o = \
1'b1;
csr_save_cause_o = 1'b1;
debug_mode_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736ae1d90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736ae1ed0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736aeb050>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736aeb190>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736aeb310>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736aeb490>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736aeb610>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736aeba10>]",
		style=filled,
		typ=Block];
	"672:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736aeb790>",
		fillcolor=springgreen,
		label="672:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"664:BL" -> "672:IF"	 [cond="[]",
		lineno=None];
	"617:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a85310>",
		fillcolor=springgreen,
		label="617:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"617:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a85a50>",
		fillcolor=turquoise,
		label="617:BL
ctrl_fsm_ns = FLUSH;
halt_if = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a85a90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a85bd0>]",
		style=filled,
		typ=Block];
	"617:IF" -> "617:BL"	 [cond="['special_req']",
		label=special_req,
		lineno=617];
	"621:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a85350>",
		fillcolor=springgreen,
		label="621:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"617:IF" -> "621:IF"	 [cond="['special_req']",
		label="!(special_req)",
		lineno=617];
	"621:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a85390>",
		fillcolor=turquoise,
		label="621:BL
pc_mux_o = PC_JUMP;
pc_set_o = 1'b1;
perf_tbranch_o = branch_set_i;
perf_jump_o = jump_set_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a853d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a85510>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a85650>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a85810>]",
		style=filled,
		typ=Block];
	"621:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"573:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a8eed0>",
		fillcolor=turquoise,
		label="573:BL
instr_req_o = 1'b0;
pc_mux_o = PC_BOOT;
pc_set_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a8ef10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a97090>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a971d0>]",
		style=filled,
		typ=Block];
	"577:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a97310>",
		fillcolor=springgreen,
		label="577:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"573:BL" -> "577:IF"	 [cond="[]",
		lineno=None];
	"725:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736bce750>",
		fillcolor=turquoise,
		label="725:BL
exc_cause_o = EXC_CAUSE_STORE_ACCESS_FAULT;
csr_mtval_o = lsu_addr_last_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bce790>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bce8d0>]",
		style=filled,
		typ=Block];
	"725:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"616:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a85290>",
		fillcolor=springgreen,
		label="616:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"615:BL" -> "616:IF"	 [cond="[]",
		lineno=None];
	"630:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a8e110>",
		fillcolor=springgreen,
		label="630:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"615:BL" -> "630:IF"	 [cond="[]",
		lineno=None];
	"641:BL" -> "642:IF"	 [cond="[]",
		lineno=None];
	"663:CA" -> "663:BL"	 [cond="[]",
		lineno=None];
	"704:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"655:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a7b290>",
		fillcolor=cadetblue,
		label="655:BS
exc_cause_o = EXC_CAUSE_IRQ_EXTERNAL_M;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a7b290>]",
		style=filled,
		typ=BlockingSubstitution];
	"655:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"754:CA" -> "754:BL"	 [cond="[]",
		lineno=None];
	"708:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a63ad0>",
		fillcolor=turquoise,
		label="708:BL
exc_cause_o = EXC_CAUSE_ILLEGAL_INSN;
csr_mtval_o = (instr_is_compressed_i)? { 16'b0, instr_compressed_i } : instr_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a63b10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a63c90>]",
		style=filled,
		typ=Block];
	"708:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"610:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736ae1b50>",
		fillcolor=springgreen,
		label="610:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"602:BL" -> "610:IF"	 [cond="[]",
		lineno=None];
	"605:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736ae16d0>",
		fillcolor=springgreen,
		label="605:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"602:BL" -> "605:IF"	 [cond="[]",
		lineno=None];
	"603:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736ae1610>",
		fillcolor=springgreen,
		label="603:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"602:BL" -> "603:IF"	 [cond="[]",
		lineno=None];
	"573:CA" -> "573:BL"	 [cond="[]",
		lineno=None];
	"610:IF" -> "610:BL"	 [cond="['enter_debug_mode']",
		label=enter_debug_mode,
		lineno=610];
	"734:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a64950>",
		fillcolor=springgreen,
		label="734:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"734:IF" -> "741:IF"	 [cond="['mret_insn']",
		label="!(mret_insn)",
		lineno=734];
	"734:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a64d10>",
		fillcolor=turquoise,
		label="734:BL
pc_mux_o = PC_ERET;
pc_set_o = 1'b1;
csr_restore_mret_id_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a64d50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a64e90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a64fd0>]",
		style=filled,
		typ=Block];
	"734:IF" -> "734:BL"	 [cond="['mret_insn']",
		label=mret_insn,
		lineno=734];
	"627:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a85d50>",
		fillcolor=springgreen,
		label="627:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"628:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a85d90>",
		fillcolor=cadetblue,
		label="628:BS
halt_if = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a85d90>]",
		style=filled,
		typ=BlockingSubstitution];
	"627:IF" -> "628:BS"	 [cond="['enter_debug_mode', 'handle_irq', 'stall']",
		label="((enter_debug_mode || handle_irq) && stall)",
		lineno=627];
	"680:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736aebe90>",
		fillcolor=turquoise,
		label="680:BL
flush_id = 1'b1;
pc_mux_o = PC_EXC;
pc_set_o = 1'b1;
exc_pc_mux_o = EXC_PC_DBD;
debug_mode_d = 1'b1;
ctrl_fsm_ns = DECODE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736aebed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736af4050>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736af4190>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736af42d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736af4450>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736af45d0>]",
		style=filled,
		typ=Block];
	"680:CA" -> "680:BL"	 [cond="[]",
		lineno=None];
	"580:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a97450>",
		fillcolor=turquoise,
		label="580:BL
instr_req_o = 1'b1;
pc_mux_o = PC_BOOT;
pc_set_o = 1'b1;
ctrl_fsm_ns = FIRST_FETCH;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a97490>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a975d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a97710>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a97850>]",
		style=filled,
		typ=Block];
	"580:CA" -> "580:BL"	 [cond="[]",
		lineno=None];
	"648:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a72e10>",
		fillcolor=springgreen,
		label="648:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"648:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a7b7d0>",
		fillcolor=turquoise,
		label="648:BL
exc_cause_o = EXC_CAUSE_IRQ_NM;
nmi_mode_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a7b810>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a7b990>]",
		style=filled,
		typ=Block];
	"648:IF" -> "648:BL"	 [cond="['irq_nm_i', 'nmi_mode_q']",
		label="(irq_nm_i && !nmi_mode_q)",
		lineno=648];
	"652:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a72e50>",
		fillcolor=springgreen,
		label="652:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"648:IF" -> "652:IF"	 [cond="['irq_nm_i', 'nmi_mode_q']",
		label="!((irq_nm_i && !nmi_mode_q))",
		lineno=648];
	"593:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736ae1150>",
		fillcolor=turquoise,
		label="593:BL
instr_req_o = 1'b0;
halt_if = 1'b1;
flush_id = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736ae1190>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736ae12d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736ae1410>]",
		style=filled,
		typ=Block];
	"593:BL" -> "597:IF"	 [cond="[]",
		lineno=None];
	"729:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736bce410>",
		fillcolor=turquoise,
		label="729:BL
exc_cause_o = EXC_CAUSE_LOAD_ACCESS_FAULT;
csr_mtval_o = lsu_addr_last_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bce450>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736bce5d0>]",
		style=filled,
		typ=Block];
	"729:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"586:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a97a10>",
		fillcolor=turquoise,
		label="586:BL
ctrl_busy_o = 1'b0;
instr_req_o = 1'b0;
halt_if = 1'b1;
flush_id = 1'b1;
ctrl_fsm_ns = SLEEP;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a97a50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a97b90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a97cd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a97e10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a97f50>]",
		style=filled,
		typ=Block];
	"586:CA" -> "586:BL"	 [cond="[]",
		lineno=None];
	"616:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a852d0>",
		fillcolor=turquoise,
		label="616:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"616:BL" -> "617:IF"	 [cond="[]",
		lineno=None];
	"616:BL" -> "627:IF"	 [cond="[]",
		lineno=None];
	"642:BL" -> "648:IF"	 [cond="[]",
		lineno=None];
	"713:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"680:BL" -> "685:IF"	 [cond="[]",
		lineno=None];
	"616:IF" -> "616:BL"	 [cond="['instr_valid_i']",
		label=instr_valid_i,
		lineno=616];
	"672:IF" -> "673:BS"	 [cond="['debug_single_step_i']",
		label=debug_single_step_i,
		lineno=672];
	"675:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736aeb7d0>",
		fillcolor=cadetblue,
		label="675:BS
debug_cause_o = DBG_CAUSE_HALTREQ;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736aeb7d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"672:IF" -> "675:BS"	 [cond="['debug_single_step_i']",
		label="!(debug_single_step_i)",
		lineno=672];
	"586:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"617:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"698:IF" -> "698:BL"	 [cond="['exc_req_q', 'store_err_q', 'load_err_q']",
		label="(exc_req_q || store_err_q || load_err_q)",
		lineno=698];
	"698:IF" -> "734:IF"	 [cond="['exc_req_q', 'store_err_q', 'load_err_q']",
		label="!((exc_req_q || store_err_q || load_err_q))",
		lineno=698];
	"598:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"685:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"577:IF" -> "578:BS"	 [cond="['fetch_enable_i']",
		label=fetch_enable_i,
		lineno=577];
	"621:IF" -> "621:BL"	 [cond="['branch_set_i', 'jump_set_i']",
		label="(branch_set_i || jump_set_i)",
		lineno=621];
	"600:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"593:CA" -> "593:BL"	 [cond="[]",
		lineno=None];
	"723:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"708:IF" -> "712:IF"	 [cond="['illegal_insn_q']",
		label="!(illegal_insn_q)",
		lineno=708];
	"708:IF" -> "708:BL"	 [cond="['illegal_insn_q']",
		label=illegal_insn_q,
		lineno=708];
	"664:IF" -> "664:BL"	 [cond="['debug_single_step_i', 'debug_req_i']",
		label="(debug_single_step_i || debug_req_i)",
		lineno=664];
	"550:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736af48d0>",
		fillcolor=turquoise,
		label="550:BL
instr_req_o = 1'b1;
csr_save_if_o = 1'b0;
csr_save_id_o = 1'b0;
csr_restore_mret_id_o = 1'b0;
csr_restore_dret_id_o = 1'b0;
\
csr_save_cause_o = 1'b0;
csr_mtval_o = 1'sb0;
pc_mux_o = PC_BOOT;
pc_set_o = 1'b0;
exc_pc_mux_o = EXC_PC_IRQ;
exc_cause_o = EXC_\
CAUSE_INSN_ADDR_MISA;
ctrl_fsm_ns = ctrl_fsm_cs;
ctrl_busy_o = 1'b1;
halt_if = 1'b0;
flush_id = 1'b0;
debug_csr_save_o = 1'b0;
debug_\
cause_o = DBG_CAUSE_EBREAK;
debug_mode_d = debug_mode_q;
nmi_mode_d = nmi_mode_q;
perf_tbranch_o = 1'b0;
perf_jump_o = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736af4910>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736af4a50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736af4bd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736af4d50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736af4ed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afd090>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afd210>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afd350>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afd490>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afd5d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afd750>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afd890>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afd9d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afdb10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afdc50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afdd90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736afdf10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736b060d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736b06290>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736b063d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736b06550>]",
		style=filled,
		typ=Block];
	"550:BL" -> "572:CS"	 [cond="[]",
		lineno=None];
	"675:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"631:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a8e150>",
		fillcolor=springgreen,
		label="631:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"630:IF" -> "631:IF"	 [cond="['stall', 'special_req']",
		label="(!stall && !special_req)",
		lineno=630];
	"635:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7736a8e1d0>",
		fillcolor=turquoise,
		label="635:BL
ctrl_fsm_ns = IRQ_TAKEN;
halt_if = 1'b1;
flush_id = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a8e210>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a8e350>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a8e490>]",
		style=filled,
		typ=Block];
	"635:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"715:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"605:IF" -> "605:BL"	 [cond="['handle_irq']",
		label=handle_irq,
		lineno=605];
	"631:IF" -> "631:BL"	 [cond="['enter_debug_mode']",
		label=enter_debug_mode,
		lineno=631];
	"635:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a8e190>",
		fillcolor=springgreen,
		label="635:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"631:IF" -> "635:IF"	 [cond="['enter_debug_mode']",
		label="!(enter_debug_mode)",
		lineno=631];
	"628:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"747:IF" -> "748:BS"	 [cond="['wfi_insn']",
		label=wfi_insn,
		lineno=747];
	"749:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a64a10>",
		fillcolor=springgreen,
		label="749:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"747:IF" -> "749:IF"	 [cond="['wfi_insn']",
		label="!(wfi_insn)",
		lineno=747];
	"603:IF" -> "604:BS"	 [cond="['id_in_ready_o']",
		label=id_in_ready_o,
		lineno=603];
	"714:BL" -> "715:IF"	 [cond="[]",
		lineno=None];
	"653:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a7b450>",
		fillcolor=cadetblue,
		label="653:BS
exc_cause_o = sv2v_cast_89EA8({ 2'b11, mfip_id });",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a7b450>]",
		style=filled,
		typ=BlockingSubstitution];
	"653:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"750:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a64a50>",
		fillcolor=cadetblue,
		label="750:BS
ctrl_fsm_ns = IRQ_TAKEN;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7736a64a50>]",
		style=filled,
		typ=BlockingSubstitution];
	"750:BS" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"635:IF" -> "635:BL"	 [cond="['handle_irq']",
		label=handle_irq,
		lineno=635];
	"738:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a63190>",
		fillcolor=springgreen,
		label="738:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"734:BL" -> "738:IF"	 [cond="[]",
		lineno=None];
	"654:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7736a72e90>",
		fillcolor=springgreen,
		label="654:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"654:IF" -> "656:IF"	 [cond="['csr_meip_i']",
		label="!(csr_meip_i)",
		lineno=654];
	"654:IF" -> "655:BS"	 [cond="['csr_meip_i']",
		label=csr_meip_i,
		lineno=654];
	"550:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7736af4810>",
		clk_sens=False,
		fillcolor=gold,
		label="550:AL",
		sens="['sv2v_cast_89EA8', 'DBG_CAUSE_STEP', 'EXC_PC_DBG_EXC', 'EXC_CAUSE_BREAKPOINT', 'EXC_CAUSE_IRQ_TIMER_M', 'EXC_CAUSE_STORE_ACCESS_\
FAULT', 'EXC_PC_EXC', 'EXC_CAUSE_IRQ_NM', 'instr_compressed_i', 'PC_JUMP', 'mfip_id', 'DBG_TAKEN_ID', 'instr_i', 'EXC_CAUSE_ECALL_\
MMODE', 'branch_set_i', 'EXC_CAUSE_LOAD_ACCESS_FAULT', 'EXC_CAUSE_IRQ_EXTERNAL_M', 'DBG_CAUSE_HALTREQ', 'DECODE', 'EXC_PC_IRQ', '\
EXC_CAUSE_INSTR_ACCESS_FAULT', 'BOOT_SET', 'PRIV_LVL_M', 'EXC_CAUSE_ECALL_UMODE', 'debug_mode_q', 'DBG_CAUSE_EBREAK', 'PC_BOOT', '\
lsu_addr_last_i', 'DBG_TAKEN_IF', 'PC_DRET', 'IRQ_TAKEN', 'pc_id_i', 'ctrl_fsm_cs', 'nmi_mode_q', 'instr_is_compressed_i', 'EXC_\
CAUSE_IRQ_SOFTWARE_M', 'jump_set_i', 'FIRST_FETCH', 'WAIT_SLEEP', 'priv_mode_i', 'PC_EXC', 'EXC_PC_DBD', 'PC_ERET', 'SLEEP', 'FLUSH', '\
EXC_CAUSE_INSN_ADDR_MISA', 'EXC_CAUSE_ILLEGAL_INSN']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['irq_pending_i', 'sv2v_cast_89EA8', 'csr_pipe_flush', 'handle_irq', 'DBG_CAUSE_STEP', 'EXC_CAUSE_IRQ_NM', 'EXC_CAUSE_BREAKPOINT', '\
EXC_CAUSE_IRQ_TIMER_M', 'enter_debug_mode', 'nmi_mode_q', 'EXC_PC_EXC', 'debug_single_step_i', 'EXC_PC_DBG_EXC', 'instr_compressed_\
i', 'PC_JUMP', 'mret_insn', 'PC_BOOT', 'id_in_ready_o', 'mfip_id', 'irq_nm_i', 'DBG_TAKEN_ID', 'instr_fetch_err', 'instr_i', 'EXC_\
CAUSE_ECALL_MMODE', 'branch_set_i', 'EXC_CAUSE_LOAD_ACCESS_FAULT', 'EXC_CAUSE_IRQ_EXTERNAL_M', 'DBG_CAUSE_HALTREQ', 'DECODE', 'EXC_\
PC_IRQ', 'EXC_CAUSE_INSTR_ACCESS_FAULT', 'BOOT_SET', 'PRIV_LVL_M', 'csr_mfip_i', 'exc_req_q', 'debug_req_i', 'debug_mode_q', 'DBG_\
CAUSE_EBREAK', 'illegal_insn_q', 'lsu_addr_last_i', 'DBG_TAKEN_IF', 'PC_DRET', 'csr_msip_i', 'dret_insn', 'instr_valid_i', 'pc_id_\
i', 'PC_ERET', 'ctrl_fsm_cs', 'FLUSH', 'fetch_enable_i', 'special_req', 'EXC_CAUSE_STORE_ACCESS_FAULT', 'ebrk_insn', 'instr_is_compressed_\
i', 'EXC_CAUSE_IRQ_SOFTWARE_M', 'csr_meip_i', 'store_err_q', 'ebreak_into_debug', 'jump_set_i', 'FIRST_FETCH', 'WAIT_SLEEP', 'load_\
err_q', 'priv_mode_i', 'wfi_insn', 'PC_EXC', 'EXC_PC_DBD', 'ecall_insn', 'stall', 'SLEEP', 'EXC_CAUSE_ECALL_UMODE', 'IRQ_TAKEN', '\
EXC_CAUSE_INSN_ADDR_MISA', 'EXC_CAUSE_ILLEGAL_INSN']"];
	"550:AL" -> "550:BL"	 [cond="[]",
		lineno=None];
	"580:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"738:IF" -> "739:BS"	 [cond="['nmi_mode_q']",
		label=nmi_mode_q,
		lineno=738];
	"725:IF" -> "725:BL"	 [cond="['store_err_q']",
		label=store_err_q,
		lineno=725];
	"725:IF" -> "729:BL"	 [cond="['store_err_q']",
		label="!(store_err_q)",
		lineno=725];
	"749:IF" -> "750:BS"	 [cond="['csr_pipe_flush', 'handle_irq']",
		label="(csr_pipe_flush && handle_irq)",
		lineno=749];
	"648:BL" -> "Leaf_550:AL"	 [cond="[]",
		lineno=None];
	"652:IF" -> "653:BS"	 [cond="['csr_mfip_i']",
		label="(csr_mfip_i != 15'b0)",
		lineno=652];
	"652:IF" -> "654:IF"	 [cond="['csr_mfip_i']",
		label="!((csr_mfip_i != 15'b0))",
		lineno=652];
}
