# vBlake RTL Implementation
This RTL implementation of vBlake in SystemVerilog provides an optimized hashing core. It does not (currently) contain any board-specific UCF/XDC constraints, FPGA<->Host communication, etc.

