{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571085678065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571085678070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 22:41:17 2019 " "Processing started: Mon Oct 14 22:41:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571085678070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085678070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mc2 -c mc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mc2 -c mc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085678070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571085678402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571085678402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/core_info.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/core_info.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_info-rtl " "Found design unit 1: core_info-rtl" {  } { { "../../src/core_info.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/core_info.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687060 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_info " "Found entity 1: core_info" {  } { { "../../src/core_info.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/core_info.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687060 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "osd.sv(128) " "Verilog HDL information at osd.sv(128): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/osd.sv" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/osd.sv" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571085687063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/osd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/osd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "../../src/osd.sv" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/osd.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-rtl " "Found design unit 1: encoder-rtl" {  } { { "../../src/hdmi/encoder.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/encoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687068 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../../src/hdmi/encoder.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/encoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/altddio_out1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/altddio_out1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altddio_out1-SYN " "Found design unit 1: altddio_out1-SYN" {  } { { "../../src/hdmi/altddio_out1.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/altddio_out1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687072 ""} { "Info" "ISGN_ENTITY_NAME" "1 altddio_out1 " "Found entity 1: altddio_out1" {  } { { "../../src/hdmi/altddio_out1.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/altddio_out1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmidelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmidelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_delay_line-rtl " "Found design unit 1: hdmi_delay_line-rtl" {  } { { "../../src/hdmi/hdmidelay.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmidelay.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687075 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_delay_line " "Found entity 1: hdmi_delay_line" {  } { { "../../src/hdmi/hdmidelay.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmidelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmidataencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmidataencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmidataencoder " "Found entity 1: hdmidataencoder" {  } { { "../../src/hdmi/hdmidataencoder.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmidataencoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmi_out_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmi_out_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_out_altera-Behavioral " "Found design unit 1: hdmi_out_altera-Behavioral" {  } { { "../../src/hdmi/hdmi_out_altera.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmi_out_altera.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687083 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_out_altera " "Found entity 1: hdmi_out_altera" {  } { { "../../src/hdmi/hdmi_out_altera.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmi_out_altera.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi-rtl " "Found design unit 1: hdmi-rtl" {  } { { "../../src/hdmi/hdmi.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmi.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687086 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "../../src/hdmi/hdmi.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmi.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../../src/debounce.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687089 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../src/debounce.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "../../src/ps2_keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687093 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "../../src/ps2_keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687096 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2keyb-rtl " "Found design unit 1: ps2keyb-rtl" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2keyb " "Found entity 1: ps2keyb" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hs HS vga.v(11) " "Verilog HDL Declaration information at vga.v(11): object \"hs\" differs only in case from object \"HS\" in the same scope" {  } { { "../../src/vga.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/vga.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571085687102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vs VS vga.v(12) " "Verilog HDL Declaration information at vga.v(12): object \"vs\" differs only in case from object \"VS\" in the same scope" {  } { { "../../src/vga.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/vga.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571085687103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../../src/vga.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/vga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavior " "Found design unit 1: top-Behavior" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687107 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687111 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571085687181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_dvi top.vhd(191) " "Verilog HDL or VHDL warning at top.vhd(191): object \"clk_dvi\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571085687183 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "btn_reset_s top.vhd(198) " "VHDL Signal Declaration warning at top.vhd(198): used implicit default value for signal \"btn_reset_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 198 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571085687183 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_blank_s top.vhd(217) " "Verilog HDL or VHDL warning at top.vhd(217): object \"vga_blank_s\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571085687183 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FKeys_s top.vhd(228) " "Verilog HDL or VHDL warning at top.vhd(228): object \"FKeys_s\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571085687183 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joy2_s top.vhd(232) " "Verilog HDL or VHDL warning at top.vhd(232): object \"joy2_s\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571085687183 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "red_out 1 5 top.vhd(301) " "VHDL Incomplete Partial Association warning at top.vhd(301): port or argument \"red_out\" has 1/5 unassociated elements" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 301 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1571085687185 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "green_out 1 5 top.vhd(301) " "VHDL Incomplete Partial Association warning at top.vhd(301): port or argument \"green_out\" has 1/5 unassociated elements" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 301 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1571085687185 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "blue_out 1 5 top.vhd(301) " "VHDL Incomplete Partial Association warning at top.vhd(301): port or argument \"blue_out\" has 1/5 unassociated elements" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 301 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1571085687185 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:U00 " "Elaborating entity \"pll\" for hierarchy \"pll:U00\"" {  } { { "top.vhd" "U00" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085687228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:U00\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:U00\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085687263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:U00\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:U00\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085687265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:U00\|altpll:altpll_component " "Instantiated megafunction \"pll:U00\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 63 " "Parameter \"clk1_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085687265 ""}  } { { "pll.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571085687265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085687318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085687319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga1 " "Elaborating entity \"vga\" for hierarchy \"vga:vga1\"" {  } { { "top.vhd" "vga1" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085687325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd osd:osd1 " "Elaborating entity \"osd\" for hierarchy \"osd:osd1\"" {  } { { "top.vhd" "osd1" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085687327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_info core_info:info1 " "Elaborating entity \"core_info\" for hierarchy \"core_info:info1\"" {  } { { "top.vhd" "info1" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085687333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2keyb ps2keyb:kb " "Elaborating entity \"ps2keyb\" for hierarchy \"ps2keyb:kb\"" {  } { { "top.vhd" "kb" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085687337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_s keyboard.vhd(73) " "Verilog HDL or VHDL warning at keyboard.vhd(73): object \"ctrl_s\" assigned a value but never read" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571085687337 "|top|ps2keyb:kb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alt_s keyboard.vhd(74) " "Verilog HDL or VHDL warning at keyboard.vhd(74): object \"alt_s\" assigned a value but never read" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571085687338 "|top|ps2keyb:kb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_sigsend_s keyboard.vhd(88) " "Verilog HDL or VHDL warning at keyboard.vhd(88): object \"ps2_sigsend_s\" assigned a value but never read" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571085687338 "|top|ps2keyb:kb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keys_s keyboard.vhd(132) " "VHDL Process Statement warning at keyboard.vhd(132): inferring latch(es) for signal or variable \"keys_s\", which holds its previous value in one or more paths through the process" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571085687340 "|top|ps2keyb:kb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fnkeys_s keyboard.vhd(132) " "VHDL Process Statement warning at keyboard.vhd(132): inferring latch(es) for signal or variable \"fnkeys_s\", which holds its previous value in one or more paths through the process" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571085687340 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[12\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[12\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687341 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[11\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[11\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687341 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[10\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[10\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687341 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[9\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[9\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687341 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[8\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[8\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687342 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[7\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[7\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687342 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[6\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[6\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687342 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[5\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[5\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687342 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[4\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[4\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687342 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[3\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[3\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687342 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[2\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[2\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687342 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnkeys_s\[1\] keyboard.vhd(132) " "Inferred latch for \"fnkeys_s\[1\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687342 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys_s\[5\] keyboard.vhd(132) " "Inferred latch for \"keys_s\[5\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687342 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys_s\[6\] keyboard.vhd(132) " "Inferred latch for \"keys_s\[6\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687342 "|top|ps2keyb:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys_s\[7\] keyboard.vhd(132) " "Inferred latch for \"keys_s\[7\]\" at keyboard.vhd(132)" {  } { { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085687343 "|top|ps2keyb:kb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase ps2keyb:kb\|ps2_iobase:ps2_alt0 " "Elaborating entity \"ps2_iobase\" for hierarchy \"ps2keyb:kb\|ps2_iobase:ps2_alt0\"" {  } { { "../../src/keyboard.vhd" "ps2_alt0" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085687366 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "osd:osd1\|osd_buffer_rtl_0 " "Inferred dual-clock RAM node \"osd:osd1\|osd_buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1571085687746 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:osd1\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:osd1\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571085688044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571085688044 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571085688044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:osd1\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:osd1\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085688099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:osd1\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:osd1\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571085688099 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571085688099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dvd1 " "Found entity 1: altsyncram_dvd1" {  } { { "db/altsyncram_dvd1.tdf" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/altsyncram_dvd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571085688152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085688152 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571085688377 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "stm_b12_io " "bidirectional pin \"stm_b12_io\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571085688452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "stm_b13_io " "bidirectional pin \"stm_b13_io\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571085688452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "stm_b15_io " "bidirectional pin \"stm_b15_io\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571085688452 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1571085688452 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 49 -1 0 } } { "../../src/osd.sv" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/osd.sv" 146 -1 0 } } { "../../src/keyboard.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd" 141 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571085688458 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571085688458 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|ps2_data_io~en ps2keyb:kb\|ps2_iobase:ps2_alt0\|ps2_data_io~en_emulated ps2keyb:kb\|ps2_iobase:ps2_alt0\|ps2_data_io~1 " "Register \"ps2keyb:kb\|ps2_iobase:ps2_alt0\|ps2_data_io~en\" is converted into an equivalent circuit using register \"ps2keyb:kb\|ps2_iobase:ps2_alt0\|ps2_data_io~en_emulated\" and latch \"ps2keyb:kb\|ps2_iobase:ps2_alt0\|ps2_data_io~1\"" {  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571085688458 "|top|ps2keyb:kb|ps2_iobase:ps2_alt0|ps2_data_io~en"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1571085688458 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_o\[0\] GND " "Pin \"vga_r_o\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571085688801 "|top|vga_r_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_o\[1\] GND " "Pin \"vga_r_o\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571085688801 "|top|vga_r_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_o\[2\] GND " "Pin \"vga_r_o\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571085688801 "|top|vga_r_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_o\[0\] GND " "Pin \"vga_g_o\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571085688801 "|top|vga_g_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_o\[1\] GND " "Pin \"vga_g_o\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571085688801 "|top|vga_g_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_o\[2\] GND " "Pin \"vga_g_o\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571085688801 "|top|vga_g_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b_o\[0\] GND " "Pin \"vga_b_o\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571085688801 "|top|vga_b_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b_o\[1\] GND " "Pin \"vga_b_o\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571085688801 "|top|vga_b_o[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571085688801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571085688888 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|rcount\[2\] Low " "Register ps2keyb:kb\|ps2_iobase:ps2_alt0\|rcount\[2\] will power up to Low" {  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571085689012 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|rcount\[0\] Low " "Register ps2keyb:kb\|ps2_iobase:ps2_alt0\|rcount\[0\] will power up to Low" {  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571085689012 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|fcount\[2\] Low " "Register ps2keyb:kb\|ps2_iobase:ps2_alt0\|fcount\[2\] will power up to Low" {  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571085689012 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2keyb:kb\|ps2_iobase:ps2_alt0\|fcount\[0\] Low " "Register ps2keyb:kb\|ps2_iobase:ps2_alt0\|fcount\[0\] will power up to Low" {  } { { "../../src/ps2_iobase.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571085689012 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1571085689012 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571085690604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/output_files/mc2.map.smsg " "Generated suppressed messages file C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/output_files/mc2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085690676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571085690847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571085690847 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd" 148 0 0 } } { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 275 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1571085690915 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_n_i\[1\] " "No output dependent on input pin \"btn_n_i\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571085690986 "|top|btn_n_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_n_i\[2\] " "No output dependent on input pin \"btn_n_i\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571085690986 "|top|btn_n_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_n_i\[3\] " "No output dependent on input pin \"btn_n_i\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571085690986 "|top|btn_n_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_n_i\[4\] " "No output dependent on input pin \"btn_n_i\[4\]\"" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571085690986 "|top|btn_n_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2_up_i " "No output dependent on input pin \"joy2_up_i\"" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571085690986 "|top|joy2_up_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2_down_i " "No output dependent on input pin \"joy2_down_i\"" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571085690986 "|top|joy2_down_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2_left_i " "No output dependent on input pin \"joy2_left_i\"" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571085690986 "|top|joy2_left_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2_right_i " "No output dependent on input pin \"joy2_right_i\"" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571085690986 "|top|joy2_right_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2_p6_i " "No output dependent on input pin \"joy2_p6_i\"" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571085690986 "|top|joy2_p6_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "joy2_p9_i " "No output dependent on input pin \"joy2_p9_i\"" {  } { { "top.vhd" "" { Text "C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571085690986 "|top|joy2_p9_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571085690986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1039 " "Implemented 1039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571085690987 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571085690987 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1571085690987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "988 " "Implemented 988 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571085690987 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571085690987 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1571085690987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571085690987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571085691034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 22:41:31 2019 " "Processing ended: Mon Oct 14 22:41:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571085691034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571085691034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571085691034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571085691034 ""}
