/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[14] | in_data[26]);
  assign celloutsig_0_29z = ~(celloutsig_0_2z | celloutsig_0_25z);
  assign celloutsig_0_31z = ~(celloutsig_0_1z | celloutsig_0_21z);
  assign celloutsig_0_34z = ~(celloutsig_0_31z | celloutsig_0_29z);
  assign celloutsig_0_51z = ~(celloutsig_0_21z | celloutsig_0_17z);
  assign celloutsig_0_52z = ~(celloutsig_0_39z | celloutsig_0_34z);
  assign celloutsig_1_0z = ~(in_data[128] | in_data[159]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z | celloutsig_1_2z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z | celloutsig_1_4z);
  assign celloutsig_1_8z = ~(in_data[128] | celloutsig_1_4z);
  assign celloutsig_1_9z = ~(celloutsig_1_7z | celloutsig_1_5z);
  assign celloutsig_1_10z = ~(celloutsig_1_6z | celloutsig_1_9z);
  assign celloutsig_1_11z = ~(celloutsig_1_10z | celloutsig_1_7z);
  assign celloutsig_1_12z = ~(celloutsig_1_11z | celloutsig_1_3z);
  assign celloutsig_1_14z = ~(celloutsig_1_8z | celloutsig_1_10z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z | celloutsig_0_4z);
  assign celloutsig_1_16z = ~(celloutsig_1_15z | celloutsig_1_0z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_7z | celloutsig_0_5z);
  assign celloutsig_0_12z = ~(celloutsig_0_8z | celloutsig_0_2z);
  assign celloutsig_0_13z = ~(in_data[17] | celloutsig_0_7z);
  assign celloutsig_0_14z = ~(celloutsig_0_5z | celloutsig_0_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_12z | celloutsig_0_11z);
  assign celloutsig_0_21z = ~(celloutsig_0_5z | celloutsig_0_16z);
  assign celloutsig_0_22z = ~(celloutsig_0_2z | celloutsig_0_18z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= { in_data[48], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_25z = ~((celloutsig_0_18z & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_11z));
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z) | (in_data[95] & celloutsig_0_2z));
  assign celloutsig_0_30z = ~((celloutsig_0_13z & _00_[4]) | (celloutsig_0_2z & celloutsig_0_16z));
  assign celloutsig_0_39z = ~((celloutsig_0_22z & celloutsig_0_30z) | (celloutsig_0_18z & celloutsig_0_1z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_2z & celloutsig_0_3z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[162]) | (in_data[122] & in_data[186]));
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_3z) | (celloutsig_0_2z & celloutsig_0_3z));
  assign celloutsig_1_2z = ~((in_data[188] & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_2z) | (celloutsig_1_2z & celloutsig_1_2z));
  assign celloutsig_1_4z = ~((in_data[110] & in_data[135]) | (celloutsig_1_3z & celloutsig_1_2z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_2z) | (in_data[107] & celloutsig_1_4z));
  assign celloutsig_1_13z = ~((celloutsig_1_2z & celloutsig_1_0z) | (celloutsig_1_6z & celloutsig_1_7z));
  assign celloutsig_1_15z = ~((celloutsig_1_14z & celloutsig_1_11z) | (celloutsig_1_5z & celloutsig_1_0z));
  assign celloutsig_1_17z = ~((celloutsig_1_12z & celloutsig_1_8z) | (celloutsig_1_13z & celloutsig_1_12z));
  assign celloutsig_1_18z = ~((celloutsig_1_17z & celloutsig_1_12z) | (celloutsig_1_17z & celloutsig_1_7z));
  assign celloutsig_1_19z = ~((celloutsig_1_17z & celloutsig_1_5z) | (celloutsig_1_2z & celloutsig_1_16z));
  assign celloutsig_0_7z = ~((in_data[5] & celloutsig_0_1z) | (celloutsig_0_3z & celloutsig_0_5z));
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_6z) | (celloutsig_0_2z & celloutsig_0_7z));
  assign celloutsig_0_16z = ~((celloutsig_0_14z & celloutsig_0_12z) | (celloutsig_0_8z & celloutsig_0_6z));
  assign celloutsig_0_2z = ~((in_data[44] & celloutsig_0_1z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_18z = ~((celloutsig_0_16z & celloutsig_0_16z) | (celloutsig_0_14z & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
