
---------- Begin Simulation Statistics ----------
final_tick                               16607502298242                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99920                       # Simulator instruction rate (inst/s)
host_mem_usage                               17510888                       # Number of bytes of host memory used
host_op_rate                                   161525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10005.80                       # Real time elapsed on the host
host_tick_rate                                6108424                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999780385                       # Number of instructions simulated
sim_ops                                    1616191294                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061120                       # Number of seconds simulated
sim_ticks                                 61119664821                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         18                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         1003                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       543893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         4734                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1088076                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         4734                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         18                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests         1003                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       543790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2891                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1087990                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2891                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         18                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests         1002                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       543581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         4740                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1087455                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         4740                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         18                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests         1010                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       543444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2891                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      1087298                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2891                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       338144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         689359                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       230462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        539191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        223619886                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       199557114                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            404136868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.734170                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.734170                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           230364                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          230473                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 127986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3350902                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        44011839                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.790531                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           118434830                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          36237550                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26313023                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     94549936                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        85076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     43404588                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    603723062                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     82197280                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6769280                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    512181057                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         46611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        50834                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3013449                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       111465                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents       109195                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1669336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1681566                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        664603415                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            509876371                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.583359                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        387702618                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.777974                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             511493605                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       795819290                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      434635767                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.362082                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.362082                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1319298      0.25%      0.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    392304178     75.60%     75.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      3433556      0.66%     76.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       893812      0.17%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     83706263     16.13%     92.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36832357      7.10%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       230490      0.04%     99.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       230387      0.04%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     518950341                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         460877                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads       921754                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       460751                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       820816                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           10914567                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021032                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        7542887     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2427983     22.25%     91.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       943697      8.65%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     528084733                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1232711316                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    509415620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    802593078                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         603723062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        518950341                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    199586105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1403305                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    306519969                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    183414520                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.829385                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.556755                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     55562482     30.29%     30.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16012069      8.73%     39.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     19956032     10.88%     49.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20320774     11.08%     60.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     19493434     10.63%     71.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     16536152      9.02%     80.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     16003933      8.73%     89.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10851360      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8678284      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    183414520                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.827412                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     14943360                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      6587572                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     94549936                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     43404588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      222529868                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               183542506                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   3441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        223626514                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       199565093                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249999938                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            404136764                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.734170                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.734170                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads           230372                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          230479                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 125515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3351242                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        44017370                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.790777                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           118452301                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          36239292                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       26326892                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     94558852                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        84752                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     43408894                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    603784289                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     82213009                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6772727                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    512226260                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         46650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents        50975                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3014700                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       111633                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents       110375                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1669627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1681615                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        664640550                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            509919588                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.583374                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        387734204                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.778210                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             511538911                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       795888182                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      434673672                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.362082                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.362082                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1319410      0.25%      0.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    392333674     75.59%     75.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3433714      0.66%     76.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       893720      0.17%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     83723321     16.13%     92.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36834265      7.10%     99.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead       230494      0.04%     99.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       230393      0.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     518998991                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses         460887                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads       921774                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       460765                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes       821112                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           10921166                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.021043                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        7547859     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2429129     22.24%     91.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       944178      8.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     528139860                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1232818666                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    509458823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    802716366                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         603784289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        518998991                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    199647382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1404305                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    306576632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    183416991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.829612                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.556961                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     55565848     30.29%     30.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16009509      8.73%     39.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     19951682     10.88%     49.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20317146     11.08%     60.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19491680     10.63%     71.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     16540208      9.02%     80.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     16000311      8.72%     89.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10859802      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8680805      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    183416991                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.827677                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     14876993                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      6533967                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     94558852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     43408894                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      222556596                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               183542506                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   3366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        223519286                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       199469736                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249890210                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            403958814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.734493                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.734493                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads           230261                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          230371                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 126945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3349292                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        43992982                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.789308                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           118384646                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          36222447                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       26302242                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     94510498                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        84941                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     43385895                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    603461148                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     82162199                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6767407                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    511956605                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         46498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        48817                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3012319                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       109364                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents       109488                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1668486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1680806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        664299183                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            509653237                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.583368                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        387530826                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.776759                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             511269598                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       795470320                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      434444292                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.361484                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.361484                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1318844      0.25%      0.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    392131275     75.60%     75.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      3431895      0.66%     76.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       893540      0.17%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     83670854     16.13%     92.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     36816936      7.10%     99.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead       230386      0.04%     99.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite       230285      0.04%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     518724015                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses         460671                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads       921342                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       460546                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes       820296                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           10911748                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.021036                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        7539920     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2429331     22.26%     91.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       942497      8.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     527856248                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1232255868                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    509192691                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    802248052                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         603461148                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        518724015                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    199502228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1401874                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    306393963                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    183415561                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.828135                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.556911                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     55620384     30.32%     30.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16006949      8.73%     39.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     19943509     10.87%     49.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20313614     11.08%     61.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19481483     10.62%     71.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     16530491      9.01%     80.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15997065      8.72%     89.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10848099      5.91%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8673967      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    183415561                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.826179                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     14930949                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      6588101                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     94510498                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     43385895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      222434170                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               183542506                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   3432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        223524268                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       199474475                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249890165                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            403958748                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.734493                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.734493                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           230269                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          230377                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 127098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3349763                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        43997823                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.789540                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           118400166                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          36222592                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26315660                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     94517976                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        85138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     43390255                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    603511245                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     82177574                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6767869                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    511999127                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         46723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        46638                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3013424                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       107369                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents       110231                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1668834                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1680929                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        664337910                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            509693885                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.583381                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        387562283                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.776980                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             511312134                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       795534848                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      434481644                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.361484                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.361484                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1318962      0.25%      0.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    392157381     75.59%     75.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3432070      0.66%     76.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       893475      0.17%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     83687180     16.13%     92.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     36817249      7.10%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       230390      0.04%     99.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       230291      0.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     518766998                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         460681                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       921362                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       460560                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       820728                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           10917510                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.021045                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        7543390     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2428203     22.24%     91.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       945917      8.66%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     527904865                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1232349261                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    509233325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    802348777                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         603511245                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        518766998                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    199552409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1403711                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    306431187                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    183415408                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.828372                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.557125                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     55622599     30.33%     30.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16001531      8.72%     39.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     19944743     10.87%     49.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20303440     11.07%     60.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19487086     10.62%     71.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     16530384      9.01%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15994171      8.72%     89.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10851261      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8680193      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    183415408                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.826413                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     14885098                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6563222                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     94517976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     43390255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      222458383                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               183542506                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   3353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     98224584                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        98224584                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     98226429                       # number of overall hits
system.cpu0.dcache.overall_hits::total       98226429                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       526815                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        526819                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       526940                       # number of overall misses
system.cpu0.dcache.overall_misses::total       526944                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  22697386893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22697386893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  22697386893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22697386893                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     98751399                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     98751403                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     98753369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     98753373                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005335                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005335                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005336                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005336                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43084.169762                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43083.842635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 43073.949393                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43073.622421                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       347255                       # number of writebacks
system.cpu0.dcache.writebacks::total           347255                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       178423                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178423                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       178423                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178423                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       348392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       348392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       348497                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       348497                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9261505224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9261505224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   9262377351                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9262377351                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003528                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003528                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003529                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003529                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26583.576041                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26583.576041                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26578.069111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26578.069111                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347255                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     68455881                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       68455881                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       414845                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       414849                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  22011670629                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22011670629                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     68870726                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     68870730                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.006024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 53059.987776                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53059.476168                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       178060                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       178060                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       236785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       236785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   8614403307                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8614403307                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 36380.696864                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36380.696864                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     29768703                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      29768703                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       111970                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       111970                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    685716264                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    685716264                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     29880673                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     29880673                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.003747                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003747                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6124.107029                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6124.107029                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          363                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          363                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       111607                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       111607                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    647101917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    647101917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  5798.040598                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  5798.040598                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1845                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1845                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          125                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.063452                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.063452                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          105                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       872127                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       872127                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  8305.971429                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  8305.971429                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.568303                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           98575054                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347767                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           283.451432                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.003634                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.564669                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003913                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995243                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999157                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        790374751                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       790374751                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           20                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     66040633                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66040653                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           20                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     66040633                       # number of overall hits
system.cpu0.icache.overall_hits::total       66040653                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       203469                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        203472                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       203469                       # number of overall misses
system.cpu0.icache.overall_misses::total       203472                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   1039003623                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1039003623                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   1039003623                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1039003623                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           23                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     66244102                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66244125                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           23                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     66244102                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66244125                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.130435                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003072                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003072                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.130435                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003072                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003072                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5106.446795                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5106.371506                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5106.446795                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5106.371506                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       195887                       # number of writebacks
system.cpu0.icache.writebacks::total           195887                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         7064                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7064                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         7064                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7064                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       196405                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       196405                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       196405                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       196405                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    940961097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    940961097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    940961097                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    940961097                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002965                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002965                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002965                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002965                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4790.922314                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4790.922314                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4790.922314                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4790.922314                       # average overall mshr miss latency
system.cpu0.icache.replacements                195887                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           20                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     66040633                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66040653                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       203469                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       203472                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   1039003623                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1039003623                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     66244102                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66244125                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003072                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003072                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5106.446795                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5106.371506                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         7064                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7064                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       196405                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       196405                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    940961097                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    940961097                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4790.922314                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4790.922314                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.496069                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66237061                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           196408                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           337.242174                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.526714                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   510.969355                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001029                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.997987                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999016                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        530149408                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       530149408                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         433283                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       257192                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       375860                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          759                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          759                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        110892                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       110892                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       433283                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       588692                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1044307                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            1632999                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25106176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     44481408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            69587584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        89921                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                5754944                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        634844                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.009037                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.094632                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              629107     99.10%     99.10% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                5737      0.90%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          634844                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       724059549                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      196228183                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      347674624                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       194194                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       261520                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         455714                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       194194                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       261520                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        455714                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2200                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        86243                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        88450                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2200                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        86243                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        88450                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     88119459                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   8037906048                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   8126025507                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     88119459                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   8037906048                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   8126025507                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       196394                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       347763                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       544164                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       196394                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       347763                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       544164                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.011202                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.247994                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.162543                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.011202                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.247994                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.162543                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 40054.299545                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 93200.677713                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 91871.402001                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 40054.299545                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 93200.677713                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 91871.402001                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        89910                       # number of writebacks
system.cpu0.l2cache.writebacks::total           89910                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2200                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        86243                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        88443                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2200                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        86243                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        88443                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     87386859                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   8009187129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   8096573988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     87386859                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   8009187129                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   8096573988                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.011202                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.247994                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.162530                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.011202                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.247994                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.162530                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 39721.299545                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 92867.677713                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 91545.673349                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 39721.299545                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 92867.677713                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 91545.673349                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                89910                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       199054                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       199054                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       199054                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       199054                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       343854                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       343854                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       343854                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       343854                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          759                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          759                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          759                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          759                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       104622                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       104622                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         6270                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         6270                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    179664156                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    179664156                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       110892                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       110892                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.056541                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.056541                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 28654.570335                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 28654.570335                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         6270                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         6270                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    177576246                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    177576246                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.056541                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.056541                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28321.570335                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28321.570335                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       194194                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       156898                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       351092                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2200                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        79973                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        82180                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     88119459                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7858241892                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   7946361351                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       196394                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       236871                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       433272                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.011202                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.337623                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.189673                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 40054.299545                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98261.186801                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 96694.589328                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2200                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        79973                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        82173                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     87386859                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7831610883                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   7918997742                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.011202                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.337623                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189657                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 39721.299545                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 97928.186801                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96369.826366                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2761.745745                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1087831                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           92876                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           11.712724                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   209.760000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     1.015555                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.297630                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   403.563987                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2147.108572                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.051211                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000248                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000073                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.098526                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.524196                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.674254                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2966                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1232                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1169                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.724121                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        17498172                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       17498172                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  61119654821                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32070.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32070.numOps                      0                       # Number of Ops committed
system.cpu0.thread32070.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     98233194                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        98233194                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     98235039                       # number of overall hits
system.cpu1.dcache.overall_hits::total       98235039                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       526536                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        526540                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       526661                       # number of overall misses
system.cpu1.dcache.overall_misses::total       526665                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  22661754561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22661754561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  22661754561                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22661754561                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     98759730                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98759734                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     98761700                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98761704                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005331                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005332                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.005333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005333                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43039.326012                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43038.999052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 43029.110872                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43028.784068                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       347293                       # number of writebacks
system.cpu1.dcache.writebacks::total           347293                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       178219                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       178219                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       178219                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       178219                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       348317                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348317                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       348422                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348422                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   9242196552                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9242196552                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   9243083331                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9243083331                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003527                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003527                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003528                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003528                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26533.865852                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26533.865852                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26528.414770                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26528.414770                       # average overall mshr miss latency
system.cpu1.dcache.replacements                347293                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     68464375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       68464375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       414690                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       414694                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  21985263396                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21985263396                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     68879065                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     68879069                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 53016.140722                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53015.629346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       177862                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       177862                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       236828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       236828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   8604428292                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8604428292                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 36331.972115                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36331.972115                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     29768819                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      29768819                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       111846                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       111846                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    676491165                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    676491165                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     29880665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     29880665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.003743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  6048.416260                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  6048.416260                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          357                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          357                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       111489                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111489                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    637768260                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    637768260                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  5720.459059                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  5720.459059                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         1845                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1845                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.063452                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.063452                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          105                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       886779                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       886779                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  8445.514286                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  8445.514286                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.568345                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           98583575                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           347805                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           283.444962                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.003633                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   509.564711                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.003913                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.995244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999157                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        790441437                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       790441437                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     66051353                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        66051373                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     66051353                       # number of overall hits
system.cpu1.icache.overall_hits::total       66051373                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       203406                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        203409                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       203406                       # number of overall misses
system.cpu1.icache.overall_misses::total       203409                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   1036175787                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1036175787                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   1036175787                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1036175787                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     66254759                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     66254782                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     66254759                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     66254782                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.130435                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.003070                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003070                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.130435                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.003070                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003070                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst  5094.125970                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5094.050838                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst  5094.125970                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5094.050838                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       195864                       # number of writebacks
system.cpu1.icache.writebacks::total           195864                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         7023                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7023                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         7023                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7023                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       196383                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       196383                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       196383                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       196383                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    938516211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    938516211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    938516211                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    938516211                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.002964                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.002964                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  4779.009441                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  4779.009441                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  4779.009441                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  4779.009441                       # average overall mshr miss latency
system.cpu1.icache.replacements                195864                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     66051353                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       66051373                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       203406                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       203409                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   1036175787                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1036175787                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     66254759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     66254782                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.003070                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003070                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst  5094.125970                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5094.050838                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         7023                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7023                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       196383                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       196383                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    938516211                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    938516211                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  4779.009441                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  4779.009441                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.495535                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           66247759                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           196386                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           337.334428                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.526713                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   510.968822                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001029                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.997986                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999015                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        530234642                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       530234642                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         433304                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       256461                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       373417                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          642                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          642                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        110887                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       110887                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       433304                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       588624                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      1044187                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            1632811                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25103232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     44486272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            69589504                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        86733                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                5550912                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        631554                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.006166                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.078280                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              627660     99.38%     99.38% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3894      0.62%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          631554                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       724040901                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy      196206869                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      347672629                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst       194304                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       262663                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         456967                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst       194304                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       262663                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        456967                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         2067                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        85138                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        87212                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         2067                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        85138                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        87212                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     85301280                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   8014902741                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   8100204021                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     85301280                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   8014902741                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   8100204021                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst       196371                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       347801                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       544179                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst       196371                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       347801                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       544179                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.010526                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.244789                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.160263                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.010526                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.244789                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.160263                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 41268.156749                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 94140.134147                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 92879.466369                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 41268.156749                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 94140.134147                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 92879.466369                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        86721                       # number of writebacks
system.cpu1.l2cache.writebacks::total           86721                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         2067                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        85138                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        87205                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         2067                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        85138                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        87205                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     84612969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   7986551787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   8071164756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     84612969                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   7986551787                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   8071164756                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.010526                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.244789                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.160251                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.010526                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.244789                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.160251                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 40935.156749                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 93807.134147                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 92553.921862                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 40935.156749                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 93807.134147                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 92553.921862                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                86721                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       199192                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       199192                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       199192                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       199192                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       343734                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       343734                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       343734                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       343734                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          642                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          642                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          642                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          642                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       105204                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       105204                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         5683                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         5683                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    168763068                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    168763068                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       110887                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       110887                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.051250                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.051250                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 29696.123174                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 29696.123174                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         5683                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         5683                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    166870629                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    166870629                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.051250                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.051250                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 29363.123174                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 29363.123174                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst       194304                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       157459                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       351763                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         2067                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        79455                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        81529                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     85301280                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7846139673                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   7931440953                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst       196371                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       236914                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       433292                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.010526                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.335375                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.188162                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 41268.156749                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 98749.476723                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 97283.677624                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         2067                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        79455                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        81522                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     84612969                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7819681158                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   7904294127                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.010526                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.335375                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.188146                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 40935.156749                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 98416.476723                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96959.031022                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2948.256393                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1087747                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           89885                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           12.101541                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   148.150336                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.024686                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   451.459165                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2342.622206                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.036170                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000738                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.110220                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.571929                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.719789                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         3164                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1256                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1344                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        17493837                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       17493837                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  61119654821                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32070.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32070.numOps                      0                       # Number of Ops committed
system.cpu1.thread32070.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     98180164                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        98180164                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     98182005                       # number of overall hits
system.cpu2.dcache.overall_hits::total       98182005                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       526485                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        526489                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       526610                       # number of overall misses
system.cpu2.dcache.overall_misses::total       526614                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  22801716792                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22801716792                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  22801716792                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22801716792                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     98706649                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     98706653                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     98708615                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     98708619                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.005334                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005334                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.005335                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005335                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 43309.337953                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43309.008910                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 43299.057732                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43298.728845                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       347094                       # number of writebacks
system.cpu2.dcache.writebacks::total           347094                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       178256                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       178256                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       178256                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       178256                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       348229                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       348229                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       348334                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       348334                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9280197846                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9280197846                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   9280919457                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9280919457                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.003528                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003528                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.003529                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003529                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26649.698463                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26649.698463                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26643.736922                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26643.736922                       # average overall mshr miss latency
system.cpu2.dcache.replacements                347094                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     68423936                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       68423936                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       414533                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       414537                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  22115882979                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22115882979                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     68838469                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68838473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.006022                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006022                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 53351.320592                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53350.805788                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       177899                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       177899                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       236634                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       236634                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   8633028996                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8633028996                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 36482.622937                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36482.622937                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     29756228                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      29756228                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       111952                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       111952                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    685833813                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    685833813                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     29868180                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     29868180                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.003748                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003748                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  6126.141677                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  6126.141677                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          357                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          357                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       111595                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111595                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    647168850                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    647168850                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.003736                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003736                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5799.263856                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5799.263856                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data         1841                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1841                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.063581                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.063581                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data          105                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       721611                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       721611                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  6872.485714                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  6872.485714                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.567882                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           98530470                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           347606                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           283.454457                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.003635                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.564247                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003913                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995243                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999156                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        790016558                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       790016558                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     66012295                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        66012315                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     66012295                       # number of overall hits
system.cpu2.icache.overall_hits::total       66012315                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       203337                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        203340                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       203337                       # number of overall misses
system.cpu2.icache.overall_misses::total       203340                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   1039154472                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1039154472                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   1039154472                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1039154472                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     66215632                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     66215655                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     66215632                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     66215655                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.130435                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.003071                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003071                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.130435                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.003071                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003071                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst  5110.503607                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5110.428209                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst  5110.503607                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5110.428209                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       195739                       # number of writebacks
system.cpu2.icache.writebacks::total           195739                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         7080                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7080                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         7080                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7080                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       196257                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       196257                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       196257                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       196257                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    941049009                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    941049009                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    941049009                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    941049009                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002964                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002964                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst  4794.983155                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  4794.983155                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst  4794.983155                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  4794.983155                       # average overall mshr miss latency
system.cpu2.icache.replacements                195739                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     66012295                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       66012315                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       203337                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       203340                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   1039154472                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1039154472                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     66215632                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     66215655                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.003071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst  5110.503607                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5110.428209                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         7080                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7080                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       196257                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       196257                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    941049009                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    941049009                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst  4794.983155                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  4794.983155                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          511.495182                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           66208575                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           196260                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           337.351345                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.526955                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   510.968227                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001029                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.997985                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999014                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        529921500                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       529921500                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         432987                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       257122                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       375607                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          756                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          756                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        110879                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       110879                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       432987                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       588248                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1043818                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1632066                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     25087232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     44460800                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            69548032                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        89907                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                5754048                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        634518                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.009049                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.094697                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              628776     99.10%     99.10% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5742      0.90%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          634518                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       723646962                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy      196080995                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      347512454                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst       194047                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       261378                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         455425                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst       194047                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       261378                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        455425                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         2199                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        86224                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        88430                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         2199                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        86224                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        88430                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     88835076                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   8057114154                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   8145949230                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     88835076                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   8057114154                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   8145949230                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst       196246                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       347602                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       543855                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst       196246                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       347602                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       543855                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.011205                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.248054                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.162598                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.011205                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.248054                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.162598                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 40397.942701                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 93443.984900                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 92117.485356                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 40397.942701                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 93443.984900                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 92117.485356                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        89896                       # number of writebacks
system.cpu2.l2cache.writebacks::total           89896                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         2199                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        86224                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        88423                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         2199                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        86224                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        88423                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     88102809                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   8028401562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   8116504371                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     88102809                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   8028401562                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   8116504371                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.011205                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.248054                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.162586                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.011205                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.248054                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.162586                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 40064.942701                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 93110.984900                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 91791.777829                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 40064.942701                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 93110.984900                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 91791.777829                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                89896                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       199000                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       199000                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       199000                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       199000                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       343600                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       343600                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       343600                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       343600                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          756                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          756                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          756                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          756                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       104608                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       104608                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         6271                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         6271                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    179786700                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    179786700                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       110879                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       110879                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.056557                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.056557                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 28669.542338                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 28669.542338                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         6271                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         6271                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    177698457                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    177698457                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.056557                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.056557                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 28336.542338                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 28336.542338                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst       194047                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       156770                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       350817                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         2199                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        79953                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        82159                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     88835076                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7877327454                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   7966162530                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst       196246                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       236723                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       432976                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.011205                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.337749                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.189754                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 40397.942701                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98524.476305                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 96960.315121                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         2199                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        79953                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        82152                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     88102809                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7850703105                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   7938805914                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.011205                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.337749                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189738                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 40064.942701                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 98191.476305                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96635.576906                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2761.673275                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1087211                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           92862                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           11.707814                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   208.865065                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     1.015555                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.297749                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   404.538442                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2146.956464                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.050992                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000248                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000073                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.098764                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.524159                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.674237                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2966                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1208                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1169                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.724121                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        17488238                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       17488238                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  61119654821                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32070.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32070.numOps                      0                       # Number of Ops committed
system.cpu2.thread32070.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     98190710                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        98190710                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     98192551                       # number of overall hits
system.cpu3.dcache.overall_hits::total       98192551                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       526274                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        526278                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       526399                       # number of overall misses
system.cpu3.dcache.overall_misses::total       526403                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  22793600250                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22793600250                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  22793600250                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22793600250                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     98716984                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     98716988                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     98718950                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     98718954                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005331                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005331                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005332                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005332                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 43311.279391                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43310.950201                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 43300.994588                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43300.665555                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       347089                       # number of writebacks
system.cpu3.dcache.writebacks::total           347089                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       178158                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       178158                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       178158                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       178158                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       348116                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       348116                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       348221                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       348221                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9266784939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9266784939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   9267491898                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9267491898                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003526                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003526                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003527                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003527                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26619.819080                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26619.819080                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26613.822538                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26613.822538                       # average overall mshr miss latency
system.cpu3.dcache.replacements                347089                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     68434335                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       68434335                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       414474                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       414478                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  22116170691                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22116170691                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     68848809                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     68848813                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006020                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006020                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 53359.609266                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53359.094309                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       177801                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       177801                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       236673                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       236673                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8627920443                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8627920443                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 36455.026315                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 36455.026315                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     29756375                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      29756375                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       111800                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       111800                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    677429559                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    677429559                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     29868175                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     29868175                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003743                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003743                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  6059.298381                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  6059.298381                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          357                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          357                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       111443                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111443                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    638864496                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    638864496                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  5732.657017                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  5732.657017                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1841                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1841                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data          125                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.063581                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.063581                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data          105                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.565829                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           98540892                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           347601                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           283.488517                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.003642                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.562188                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003913                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.995239                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999152                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        790099233                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       790099233                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     66021232                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        66021252                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     66021232                       # number of overall hits
system.cpu3.icache.overall_hits::total       66021252                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       203277                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        203280                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       203277                       # number of overall misses
system.cpu3.icache.overall_misses::total       203280                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   1036297998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1036297998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   1036297998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1036297998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           23                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     66224509                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     66224532                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           23                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     66224509                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     66224532                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.130435                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003070                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.130435                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003070                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst  5097.959917                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5097.884681                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst  5097.959917                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5097.884681                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       195719                       # number of writebacks
system.cpu3.icache.writebacks::total           195719                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         7037                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7037                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         7037                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7037                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       196240                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       196240                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       196240                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       196240                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    938109951                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    938109951                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    938109951                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    938109951                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002963                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002963                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002963                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002963                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  4780.421683                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  4780.421683                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  4780.421683                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  4780.421683                       # average overall mshr miss latency
system.cpu3.icache.replacements                195719                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     66021232                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       66021252                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       203277                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       203280                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   1036297998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1036297998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     66224509                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     66224532                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003070                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst  5097.959917                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5097.884681                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         7037                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7037                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       196240                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       196240                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    938109951                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    938109951                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002963                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002963                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  4780.421683                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  4780.421683                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.492209                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           66217495                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           196243                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           337.426023                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.526949                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   510.965259                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001029                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.997979                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999008                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        529992499                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       529992499                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         433001                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       256350                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       373164                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          646                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          646                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        110843                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       110843                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       433001                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       588191                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1043583                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            1631774                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25084672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     44460160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            69544832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        86720                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                5550080                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        631196                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006182                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.078382                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              627294     99.38%     99.38% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3902      0.62%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          631196                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       723578031                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy      196063016                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      347470165                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst       194158                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       262474                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         456632                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst       194158                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       262474                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        456632                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         2068                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        85123                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        87198                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         2068                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        85123                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        87198                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     85528719                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   8040140478                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   8125669197                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     85528719                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   8040140478                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   8125669197                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst       196226                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       347597                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       543830                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst       196226                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       347597                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       543830                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.010539                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.244890                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.160341                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.010539                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.244890                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.160341                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 41358.181335                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 94453.208628                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 93186.417085                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 41358.181335                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 94453.208628                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 93186.417085                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        86706                       # number of writebacks
system.cpu3.l2cache.writebacks::total           86706                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         2068                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        85123                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        87191                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         2068                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        85123                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        87191                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     84840075                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   8011794519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   8096634594                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     84840075                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   8011794519                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   8096634594                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010539                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.244890                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.160328                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010539                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.244890                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.160328                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 41025.181335                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 94120.208628                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 92860.898418                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 41025.181335                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94120.208628                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 92860.898418                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                86706                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       199102                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       199102                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       199102                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       199102                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       343471                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       343471                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       343471                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       343471                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          646                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          646                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          646                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          646                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       105161                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       105161                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         5682                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         5682                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    170029134                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    170029134                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       110843                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       110843                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.051262                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.051262                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 29924.170011                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 29924.170011                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         5682                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         5682                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    168137028                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    168137028                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.051262                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.051262                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 29591.170011                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 29591.170011                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst       194158                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       157313                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       351471                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         2068                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        79441                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        81516                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     85528719                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7870111344                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   7955640063                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst       196226                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       236754                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       432987                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.010539                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.335542                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.188264                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 41358.181335                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 99068.633879                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 97596.055535                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         2068                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        79441                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        81509                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     84840075                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7843657491                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   7928497566                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.010539                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.335542                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.188248                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 41025.181335                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 98735.633879                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97271.437093                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2948.171626                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1087049                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           89870                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           12.095794                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   148.148012                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.024686                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   451.505369                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2342.493560                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.036169                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000738                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.110231                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.571898                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.719768                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1237                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1344                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        17482654                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       17482654                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  61119654821                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              327384                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        389478                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        107272                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             71678                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              23906                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             23906                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         327384                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       262096                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       258270                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       262036                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       258227                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1040629                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     11113344                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     10947712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     11110784                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     10945856                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 44117696                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            230379                       # Total snoops (count)
system.l3bus.snoopTraffic                    10156864                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             581677                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   581677    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               581677                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            342123516                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            58907354                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            58083178                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            58893702                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            58073854                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         1492                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         9733                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst         1359                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         8650                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst         1492                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         9731                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst         1360                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         8661                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               42478                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         1492                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         9733                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst         1359                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         8650                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst         1492                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         9731                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst         1360                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         8661                       # number of overall hits
system.l3cache.overall_hits::total              42478                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        76510                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        76488                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          707                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        76493                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        76462                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            308812                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        76510                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        76488                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          707                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        76493                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        76462                       # number of overall misses
system.l3cache.overall_misses::total           308812                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     57706569                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7528024107                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     57319290                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   7525012121                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     58427847                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   7547381730                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     57540069                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7550164944                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  30381576677                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     57706569                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7528024107                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     57319290                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   7525012121                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     58427847                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   7547381730                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     57540069                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7550164944                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  30381576677                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2200                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        86243                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         2067                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        85138                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         2199                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        86224                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         2068                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        85123                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          351290                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2200                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        86243                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         2067                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        85138                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         2199                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        86224                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         2068                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        85123                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         351290                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.321818                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.887144                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.342525                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.898400                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.321510                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.887143                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.342360                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.898253                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.879080                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.321818                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.887144                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.342525                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.898400                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.321510                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.887143                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.342360                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.898253                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.879080                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 81506.453390                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 98392.682094                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 80959.449153                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 98381.603925                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 82641.933522                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 98667.613115                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 81271.283898                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 98744.015903                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 98382.111696                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 81506.453390                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 98392.682094                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 80959.449153                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 98381.603925                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 82641.933522                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 98667.613115                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 81271.283898                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 98744.015903                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 98382.111696                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         158701                       # number of writebacks
system.l3cache.writebacks::total               158701                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        76510                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        76488                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          707                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        76493                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        76462                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       308784                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        76510                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        76488                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          707                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        76493                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        76462                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       308784                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     52991289                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7018467507                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     52604010                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   7015602041                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     53719227                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   7037938350                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     52824789                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   7040928024                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  28325075237                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     52991289                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7018467507                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     52604010                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   7015602041                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     53719227                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   7037938350                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     52824789                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   7040928024                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  28325075237                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.321818                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.887144                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.342525                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.898400                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.321510                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.887143                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.342360                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.898253                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.879000                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.321818                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.887144                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.342525                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.898400                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.321510                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.887143                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.342360                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.898253                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.879000                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74846.453390                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91732.682094                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 74299.449153                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 91721.603925                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 75981.933522                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 92007.613115                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 74611.283898                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 92084.015903                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 91731.032816                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74846.453390                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 91732.682094                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 74299.449153                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 91721.603925                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 75981.933522                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 92007.613115                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 74611.283898                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 92084.015903                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 91731.032816                       # average overall mshr miss latency
system.l3cache.replacements                    230379                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       230777                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       230777                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       230777                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       230777                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       107272                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       107272                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       107272                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       107272                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data         5357                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data         4771                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         5356                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         4767                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            20251                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data          913                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          912                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          915                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          915                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           3655                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     77530725                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     77384871                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     77666256                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     78714540                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    311296392                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         6270                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         5683                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         6271                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         5682                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        23906                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.145614                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.160479                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.145910                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.161035                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.152890                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 84918.647317                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 84851.832237                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 84881.154098                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 86026.819672                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 85170.011491                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          913                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          912                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          915                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          915                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         3655                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     71450145                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     71310951                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     71572356                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     72620640                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    286954092                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.145614                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.160479                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.145910                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.161035                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.152890                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 78258.647317                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 78191.832237                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 78221.154098                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79366.819672                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 78510.011491                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         1492                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         4376                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst         1359                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         3879                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst         1492                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         4375                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst         1360                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3894                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        22227                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        75597                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        75576                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          707                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        75578                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        75547                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       305157                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     57706569                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7450493382                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     57319290                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7447627250                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     58427847                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7469715474                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     57540069                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7471450404                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  30070280285                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2200                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        79973                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         2067                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        79455                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         2199                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        79953                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         2068                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        79441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       327384                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.321818                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945282                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.342525                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.951180                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.321510                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.945280                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.342360                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.950982                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.932107                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 81506.453390                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98555.410691                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 80959.449153                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 98544.872049                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 82641.933522                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98834.521607                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 81271.283898                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 98898.042331                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 98540.358848                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        75597                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        75576                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          707                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        75578                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        75547                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       305129                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     52991289                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   6947017362                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     52604010                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6944291090                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     53719227                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6966365994                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     52824789                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6968307384                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  28038121145                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.321818                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945282                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.342525                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.951180                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.321510                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.945280                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.342360                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.950982                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.932022                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 74846.453390                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 91895.410691                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 74299.449153                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 91884.872049                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 75981.933522                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 92174.521607                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 74611.283898                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 92238.042331                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 91889.401352                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            56070.430849                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 380527                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               338049                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.125656                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16546782809844                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 56070.430849                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.855567                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.855567                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65192                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5034                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        44181                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        15603                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.994751                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             11367473                       # Number of tag accesses
system.l3cache.tags.data_accesses            11367473                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    158701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     76507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     76487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     76491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     76459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002364523460                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8813                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8813                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              756142                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      308784                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     158701                       # Number of write requests accepted
system.mem_ctrls.readBursts                    308784                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   158701                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                308784                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               158701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  116014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   95906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   36975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  10638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   9187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.036310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    503.400094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8810     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-48127            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8813                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.002269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.881149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.575857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3033     34.42%     34.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              191      2.17%     36.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2563     29.08%     65.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1692     19.20%     84.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              667      7.57%     92.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              364      4.13%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              128      1.45%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.85%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               31      0.35%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.16%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.12%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.08%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.07%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.06%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                4      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                2      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72                1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::89                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8813                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                19762176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10156864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    323.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   61118788698                       # Total gap between requests
system.mem_ctrls.avgGap                     130739.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      4896448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      4895168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        45248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      4895424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      4893376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10153856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 741365.322154569905                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 80112481.217626661062                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 741365.322154569905                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 80091538.694401964545                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 740318.195993334637                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 80095727.199046909809                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 741365.322154569905                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 80062219.161887377501                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 166130753.984620243311                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        76510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        76488                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          707                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        76493                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        76462                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       158701                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     26456915                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   4145221996                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     26065361                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   4143339056                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     27217907                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   4165665558                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     26289485                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4169562636                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2963288885006                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     37368.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     54178.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     36815.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     54169.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     38497.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     54458.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     37132.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     54531.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18672150.05                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      4896640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      4895232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        45248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      4895552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      4893568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      19763968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        45248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       181952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10156864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10156864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        76510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        76488                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          707                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        76493                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        76462                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         308812                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       158701                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        158701                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       741365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     80115623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       741365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     80092586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       740318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     80097821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       741365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     80065361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        323365124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       741365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       741365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       740318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       741365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2976980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    166179969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       166179969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    166179969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       741365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     80115623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       741365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     80092586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       740318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     80097821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       741365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     80065361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       489545093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               308775                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              158654                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         9517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         9563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         9691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         9756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         9590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         9626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         9815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         9646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         9790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         9757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         9490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         9453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         9738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         9861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         9193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         9106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4999                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4905                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         4881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         4882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         4869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         4852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         4805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         4769                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11328726614                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1028838300                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16729818914                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36689.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54181.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              201170                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              24446                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           15.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       241812                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   123.712107                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.115056                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    79.254378                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       117685     48.67%     48.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        77586     32.09%     80.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        43998     18.20%     98.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2190      0.91%     99.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          102      0.04%     99.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           51      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           42      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           34      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          124      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       241812                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              19761600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10153856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              323.326380                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              166.130754                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    754154777.376015                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1002634961.529605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1298805469.919789                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  596300424.383973                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21789219320.600574                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 47391076455.812500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3485377643.059492                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  76317569052.681854                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1248.658174                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4897063638                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5504800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50717791183                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             305157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       158701                       # Transaction distribution
system.membus.trans_dist::CleanEvict            71678                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3655                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3655                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         305157                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       848003                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       848003                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 848003                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     29920832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     29920832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29920832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            308812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  308812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              308812                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           390931012                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          585795095                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       65113788                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     44578408                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3169012                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     34419736                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       33284482                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    96.701735                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8102006                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         2338                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        29872                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        27499                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         2373                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    199586807                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2920574                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    156612248                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.580493                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.824070                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     47517761     30.34%     30.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     32287985     20.62%     50.96% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     17356408     11.08%     62.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     16218273     10.36%     72.40% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8759983      5.59%     77.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4360219      2.78%     80.77% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3358634      2.14%     82.92% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2535463      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24217522     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    156612248                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     404136868                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           93132169                       # Number of memory references committed
system.switch_cpus0.commit.loads             63251494                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          36138617                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            459072                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          402752498                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      4796486                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       946334      0.23%      0.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    305869973     75.68%     75.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      3318339      0.82%     76.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       870053      0.22%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     63021958     15.59%     92.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     29651139      7.34%     99.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       229536      0.06%     99.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       229536      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    404136868                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24217522                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        17782499                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     72023960                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         68509074                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     22085535                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       3013449                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     30466917                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       254164                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     651841371                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts      1163468                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           82197332                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           36237550                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                57691                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1472                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      5126164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             443725105                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           65113788                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     41413987                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            175026209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        6523820                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           32                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          205                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         66244102                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        68347                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    183414520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.901685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.360950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        59945582     32.68%     32.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         9086329      4.95%     37.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         8908932      4.86%     42.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8277598      4.51%     47.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         9162894      5.00%     52.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        16616871      9.06%     61.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         9883340      5.39%     66.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         7411043      4.04%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        54121931     29.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    183414520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354761                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.417560                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           66244134                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   57                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           13319196                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       31298430                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        50401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation       109195                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      13523907                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         3987                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  61119664821                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       3013449                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26830110                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       40191615                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         81122870                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     32256473                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     634230065                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       890883                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25430141                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1697821                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        270518                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           50                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    817151277                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1623392417                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1037852679                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           324256                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    521179499                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       295971628                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         84134627                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               736118401                       # The number of ROB reads
system.switch_cpus0.rob.writes             1234324452                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          404136868                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       65121325                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     44581144                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3169321                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     34423717                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       33288272                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    96.701562                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8103912                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         2399                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        29883                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        27506                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         2377                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    199648076                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2920766                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    156605944                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.580597                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.824074                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     47511616     30.34%     30.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     32286416     20.62%     50.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     17358167     11.08%     62.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     16219468     10.36%     72.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8757352      5.59%     77.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4361662      2.79%     80.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3358361      2.14%     82.92% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2535490      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     24217412     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    156605944                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249999938                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     404136764                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           93132143                       # Number of memory references committed
system.switch_cpus1.commit.loads             63251478                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          36138608                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            459072                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          402752395                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      4796483                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       946333      0.23%      0.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    305869899     75.68%     75.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3318336      0.82%     76.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       870053      0.22%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     63021942     15.59%     92.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     29651129      7.34%     99.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       229536      0.06%     99.94% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       229536      0.06%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    404136764                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     24217412                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        17780085                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     72014848                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         68524782                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     22082573                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       3014700                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     30469486                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       254303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     651923142                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts      1163653                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           82213062                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           36239292                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                57734                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1472                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      5122914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             443780150                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           65121325                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     41419690                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            175030645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        6526540                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          140                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         66254759                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        68284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    183416991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.902111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.360892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        59933936     32.68%     32.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9086285      4.95%     37.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         8910477      4.86%     42.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8278363      4.51%     47.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         9162167      5.00%     52.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        16621404      9.06%     61.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         9883471      5.39%     66.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7412543      4.04%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        54128345     29.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    183416991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354802                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.417860                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           66254781                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   47                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           13326488                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       31307351                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        50547                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation       110375                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      13528216                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         4054                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  61119664821                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       3014700                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26827329                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       40202118                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         81135661                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     32237180                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     634306289                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       891016                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25417725                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1696342                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        265674                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents           43                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands    817252532                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1623582903                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1037984399                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups           324276                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    521179378                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       296072959                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         84109162                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               736173372                       # The number of ROB reads
system.switch_cpus1.rob.writes             1234455842                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249999938                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          404136764                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       65085882                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     44558961                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3167585                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     34404587                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       33270037                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    96.702329                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8098569                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect         2326                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        29855                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        27487                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         2368                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    199502931                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2919256                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    156624533                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.579154                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.823913                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     47579067     30.38%     30.38% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     32270368     20.60%     50.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     17349550     11.08%     62.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     16213190     10.35%     72.41% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8754079      5.59%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4360906      2.78%     80.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3357649      2.14%     82.93% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2534756      1.62%     84.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     24204968     15.45%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    156624533                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249890210                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     403958814                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           93092069                       # Number of memory references committed
system.switch_cpus2.commit.loads             63223888                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          36122471                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating            458864                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          402574959                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      4794331                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       946008      0.23%      0.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    305734177     75.68%     75.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      3316752      0.82%     76.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       869808      0.22%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     62994456     15.59%     92.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     29638749      7.34%     99.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       229432      0.06%     99.94% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       229432      0.06%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    403958814                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     24204968                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        17774118                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     72072712                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         68481378                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     22075031                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       3012319                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     30453475                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       254031                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     651560710                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts      1163064                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           82162251                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           36222447                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                57686                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1472                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      5123957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             443533414                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           65085882                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     41396093                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            175030702                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        6521342                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          200                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         66215632                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        68337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    183415561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.899981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.361189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        60000447     32.71%     32.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9081221      4.95%     37.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         8904561      4.85%     42.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8274347      4.51%     47.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         9158756      4.99%     52.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        16611264      9.06%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         9879366      5.39%     66.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7408501      4.04%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        54097098     29.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    183415561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.354609                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.416516                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           66215663                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   56                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           13316371                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       31286594                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses        50357                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation       109488                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      13517706                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         3975                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  61119664821                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       3012319                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26818266                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       40254071                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         81088486                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     32242416                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     633955343                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       879763                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25415957                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1697990                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        272095                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.fullRegistersEvents           54                       # Number of times there has been no free registers
system.switch_cpus2.rename.renamedOperands    816799289                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1622690732                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1037405918                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups           324101                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    520949778                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       295849360                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         84091737                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               735881310                       # The number of ROB reads
system.switch_cpus2.rob.writes             1233789353                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249890210                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          403958814                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       65093191                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     44563100                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3167835                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     34407972                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       33273095                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    96.701703                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8100213                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         2383                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        29860                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        27493                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2367                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1012                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    199553101                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2919432                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    156616817                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.579281                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.823983                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     47570910     30.37%     30.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     32274579     20.61%     50.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     17346348     11.08%     62.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     16214625     10.35%     72.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8751923      5.59%     78.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4359829      2.78%     80.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3357797      2.14%     82.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2532469      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24208337     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    156616817                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249890165                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     403958748                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           93092055                       # Number of memory references committed
system.switch_cpus3.commit.loads             63223879                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          36122468                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            458864                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          402574893                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      4794329                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       946008      0.23%      0.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    305734126     75.68%     75.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3316751      0.82%     76.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       869808      0.22%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     62994447     15.59%     92.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     29638744      7.34%     99.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       229432      0.06%     99.94% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       229432      0.06%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    403958748                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24208337                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        17771318                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     72064608                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68490364                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     22075691                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3013424                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     30455363                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       254180                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     651633397                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts      1162703                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           82177628                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           36222592                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                57680                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1471                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      5118805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             443582005                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           65093191                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41400801                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            175034599                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6523684                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          140                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         66224509                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        68208                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    183415408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.900410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.361145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        59986495     32.71%     32.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9083962      4.95%     37.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         8905854      4.86%     42.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8273745      4.51%     47.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         9158488      4.99%     52.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        16614154      9.06%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         9879349      5.39%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7409295      4.04%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        54104066     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    183415408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354649                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.416781                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           66224531                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   48                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607502298242                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13321330                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       31294087                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        50659                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation       110231                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      13522074                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         4059                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  61119664821                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3013424                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26814174                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       40254922                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         81098474                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     32234411                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     634020254                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       878256                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      25403626                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1705471                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        268689                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents           43                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands    816880434                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1622853944                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1037514539                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           324133                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    520949679                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       295930606                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         84070018                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               735920329                       # The number of ROB reads
system.switch_cpus3.rob.writes             1233897298                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249890165                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          403958748                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
