# jmRocket TODO
* iVerilog simulation environment, done
* FPGA compose flow
  * take freedom fpga flow as reference
  * FPGA default configure for rocket chip
  * RTL simulation environmet
* ASIC compose flow
  * ASIC default configure
* common.mk and Makefrag should be merged to one file

