<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__hal__impl__dma.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">DMA (Direct Memory Access)<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT5 (AIROCâ„¢) Implementation Specific</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p >DMA allows transferring data without CPU intervention. </p>
<p >It can be used to transfer data from one memory location to another.</p>
<h1><a class="anchor" id="section_dma_channels"></a>
Channel Usage</h1>
<p >The DMA driver supports queuing of requests from different sources to the same DMA channel. Therfore it's possible to use any DMA channel but the application might observe performance degradation (delays) if too many requests are queued for the same channel. The details of channel usage by the BT/BLE drivers in embedded mode are as follows.</p>
<p >When BT/BLE is in use, it could use channels 0 and 3. 0 - BT Baseband 3 - BLE AoA/AoD (direction finding) UART (HCI) transport thread uses channels 1 and 2. In embedded mode/CP, UART is in App control. 1 - HCI UART TX (device to host) 2 - HCI UART RX (host to device) MXTDM LE/Classic Audio would use 4,5 for TDM0 and 6,7 for TDM1. 4 - TDM0 5 - TDM0 6 - TDM1 7 - TDM1</p>
<p >The following can be expected by the application when BT/BLE is used.</p><ul>
<li>TDM0 and TDM1 audio use is expected to be high traffic.</li>
<li>BT baseband and BLE direction finding are also expected to be high traffic.</li>
<li>HCI UART is not expected to be used in regular operation.</li>
</ul>
<p >Therefore the only available channels to the application are 1 and 2.</p><ul>
<li>M2M and M2P transactions are mapped to channel 1.</li>
<li>P2M transactions are mapped to 2.</li>
</ul>
<p >Note: If BT/BLE is not used, or if you'd like to customize your channel use, you can manually modify the channel number in <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__dma__t" title="DMA object.">cyhal_dma_t</a> after the initialization and configuration of the DMA object.</p>
<h1><a class="anchor" id="section_dma_limitations"></a>
Limitations</h1>
<p >The DMA on this device only supports the CYHAL_DMA_TRANSFER_FULL transfer. It does not support,</p><ul>
<li>CYHAL_DMA_TRANSFER_BURST</li>
<li>CYHAL_DMA_TRANSFER_BURST_DISABLE</li>
<li>CYHAL_DMA_TRANSFER_FULL_DISABLE </li>
</ul>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga81946da56dd6ba8afd28f6056b1d779a"><td class="memItemLeft" align="right" valign="top"><a id="ga81946da56dd6ba8afd28f6056b1d779a" name="ga81946da56dd6ba8afd28f6056b1d779a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_DMA_PRIORITY_DEFAULT</b>&#160;&#160;&#160;0u</td></tr>
<tr class="memdesc:ga81946da56dd6ba8afd28f6056b1d779a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default DMA channel priority. <br /></td></tr>
<tr class="separator:ga81946da56dd6ba8afd28f6056b1d779a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca50872208f80fb4625591afbaf79d70"><td class="memItemLeft" align="right" valign="top"><a id="gaca50872208f80fb4625591afbaf79d70" name="gaca50872208f80fb4625591afbaf79d70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_DMA_PRIORITY_HIGH</b>&#160;&#160;&#160;0u</td></tr>
<tr class="memdesc:gaca50872208f80fb4625591afbaf79d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">High DMA channel priority. <br /></td></tr>
<tr class="separator:gaca50872208f80fb4625591afbaf79d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9bf793bb1892836a901599c26fd698"><td class="memItemLeft" align="right" valign="top"><a id="ga0b9bf793bb1892836a901599c26fd698" name="ga0b9bf793bb1892836a901599c26fd698"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_DMA_PRIORITY_MEDIUM</b>&#160;&#160;&#160;0u</td></tr>
<tr class="memdesc:ga0b9bf793bb1892836a901599c26fd698"><td class="mdescLeft">&#160;</td><td class="mdescRight">Medium DMA channel priority. <br /></td></tr>
<tr class="separator:ga0b9bf793bb1892836a901599c26fd698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30998fd4febd3080e00922f969b08712"><td class="memItemLeft" align="right" valign="top"><a id="ga30998fd4febd3080e00922f969b08712" name="ga30998fd4febd3080e00922f969b08712"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_DMA_PRIORITY_LOW</b>&#160;&#160;&#160;0u</td></tr>
<tr class="memdesc:ga30998fd4febd3080e00922f969b08712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low DMA channel priority. <br /></td></tr>
<tr class="separator:ga30998fd4febd3080e00922f969b08712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647f2835499f5b14d592451712c00e4a"><td class="memItemLeft" align="right" valign="top"><a id="ga647f2835499f5b14d592451712c00e4a" name="ga647f2835499f5b14d592451712c00e4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_CH_PERIPH_TO_MEM</b>&#160;&#160;&#160;2u</td></tr>
<tr class="memdesc:ga647f2835499f5b14d592451712c00e4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel dedicated to memory-UART transactions. <br /></td></tr>
<tr class="separator:ga647f2835499f5b14d592451712c00e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b9f62f7ba9750ffa6cf7d466889cbf"><td class="memItemLeft" align="right" valign="top"><a id="gaf6b9f62f7ba9750ffa6cf7d466889cbf" name="gaf6b9f62f7ba9750ffa6cf7d466889cbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_CH_MEM_TO_PERIPH</b>&#160;&#160;&#160;1u</td></tr>
<tr class="memdesc:gaf6b9f62f7ba9750ffa6cf7d466889cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel dedicated to UART-memory transactions. <br /></td></tr>
<tr class="separator:gaf6b9f62f7ba9750ffa6cf7d466889cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983881124b2c2933c467058139dd488f"><td class="memItemLeft" align="right" valign="top"><a id="ga983881124b2c2933c467058139dd488f" name="ga983881124b2c2933c467058139dd488f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_CH_MEM_TO_MEM</b>&#160;&#160;&#160;<a class="el" href="group__group__hal__impl__dma.html#gaf6b9f62f7ba9750ffa6cf7d466889cbf">_CYHAL_DMA_CH_MEM_TO_PERIPH</a></td></tr>
<tr class="memdesc:ga983881124b2c2933c467058139dd488f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel dedicated to memory-memory transactions. <br /></td></tr>
<tr class="separator:ga983881124b2c2933c467058139dd488f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9e5f610d7931ae75ea7ff63889d032"><td class="memItemLeft" align="right" valign="top"><a id="gacf9e5f610d7931ae75ea7ff63889d032" name="gacf9e5f610d7931ae75ea7ff63889d032"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_CH_MEM_TO_TDM0</b>&#160;&#160;&#160;4u</td></tr>
<tr class="memdesc:gacf9e5f610d7931ae75ea7ff63889d032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel dedicated to memory-TDM0 transactions. <br /></td></tr>
<tr class="separator:gacf9e5f610d7931ae75ea7ff63889d032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc4fec6b1248d7f3a87e865ddcc2c63"><td class="memItemLeft" align="right" valign="top"><a id="ga5dc4fec6b1248d7f3a87e865ddcc2c63" name="ga5dc4fec6b1248d7f3a87e865ddcc2c63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_CH_TDM0_TO_MEM</b>&#160;&#160;&#160;5u</td></tr>
<tr class="memdesc:ga5dc4fec6b1248d7f3a87e865ddcc2c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel dedicated to TDM0-memory transactions. <br /></td></tr>
<tr class="separator:ga5dc4fec6b1248d7f3a87e865ddcc2c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2c623d0fdb4283c03c1915efdb81f2"><td class="memItemLeft" align="right" valign="top"><a id="ga3a2c623d0fdb4283c03c1915efdb81f2" name="ga3a2c623d0fdb4283c03c1915efdb81f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_CH_MEM_TO_TDM1</b>&#160;&#160;&#160;6u</td></tr>
<tr class="memdesc:ga3a2c623d0fdb4283c03c1915efdb81f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel dedicated to memory-TDM1 transactions. <br /></td></tr>
<tr class="separator:ga3a2c623d0fdb4283c03c1915efdb81f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265830e63b13ebca7818e377f8acf699"><td class="memItemLeft" align="right" valign="top"><a id="ga265830e63b13ebca7818e377f8acf699" name="ga265830e63b13ebca7818e377f8acf699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_CH_TDM1_TO_MEM</b>&#160;&#160;&#160;7u</td></tr>
<tr class="memdesc:ga265830e63b13ebca7818e377f8acf699"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel dedicated to TDM1-memory transactions. <br /></td></tr>
<tr class="separator:ga265830e63b13ebca7818e377f8acf699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3d2977fe54ba29a2ac585306e71ef1"><td class="memItemLeft" align="right" valign="top"><a id="ga2c3d2977fe54ba29a2ac585306e71ef1" name="ga2c3d2977fe54ba29a2ac585306e71ef1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_CH_NOT_ALLOCATED</b>&#160;&#160;&#160;255u</td></tr>
<tr class="memdesc:ga2c3d2977fe54ba29a2ac585306e71ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unallocated channel. <br /></td></tr>
<tr class="separator:ga2c3d2977fe54ba29a2ac585306e71ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4c224d3be053b286fb580f3c6f2fe9"><td class="memItemLeft" align="right" valign="top"><a id="ga8d4c224d3be053b286fb580f3c6f2fe9" name="ga8d4c224d3be053b286fb580f3c6f2fe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMAC_CONTROL_LINE_M2M</b>&#160;&#160;&#160;0u</td></tr>
<tr class="memdesc:ga8d4c224d3be053b286fb580f3c6f2fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control line m2m-connection. <br /></td></tr>
<tr class="separator:ga8d4c224d3be053b286fb580f3c6f2fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b706e85f2a38facaf36c6ce52a64d19"><td class="memItemLeft" align="right" valign="top"><a id="ga3b706e85f2a38facaf36c6ce52a64d19" name="ga3b706e85f2a38facaf36c6ce52a64d19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMAC_CONTROL_LINE_NONE</b>&#160;&#160;&#160;255u</td></tr>
<tr class="memdesc:ga3b706e85f2a38facaf36c6ce52a64d19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control line non-connection. <br /></td></tr>
<tr class="separator:ga3b706e85f2a38facaf36c6ce52a64d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a00b2ec0dae76ae6e87630861c5d30d"><td class="memItemLeft" align="right" valign="top"><a id="ga6a00b2ec0dae76ae6e87630861c5d30d" name="ga6a00b2ec0dae76ae6e87630861c5d30d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_TDM_STRUCT_SIZE</b>&#160;&#160;&#160;(0x200u)</td></tr>
<tr class="memdesc:ga6a00b2ec0dae76ae6e87630861c5d30d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TDM struct size. <br /></td></tr>
<tr class="separator:ga6a00b2ec0dae76ae6e87630861c5d30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba338fa27a991e42d7c5a57aec6f5c0"><td class="memItemLeft" align="right" valign="top"><a id="gaaba338fa27a991e42d7c5a57aec6f5c0" name="gaaba338fa27a991e42d7c5a57aec6f5c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_TDM_STRUCT_RESERVED_SIZE</b>&#160;&#160;&#160;(0x8000u)</td></tr>
<tr class="memdesc:gaaba338fa27a991e42d7c5a57aec6f5c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TDM struct reserved memory size. <br /></td></tr>
<tr class="separator:gaaba338fa27a991e42d7c5a57aec6f5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9c2ad35beafbb2b97e37e4bb48ba27"><td class="memItemLeft" align="right" valign="top"><a id="ga7d9c2ad35beafbb2b97e37e4bb48ba27" name="ga7d9c2ad35beafbb2b97e37e4bb48ba27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_SRAM_START</b>&#160;&#160;&#160;sram_adr_base</td></tr>
<tr class="memdesc:ga7d9c2ad35beafbb2b97e37e4bb48ba27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of SRAM address. <br /></td></tr>
<tr class="separator:ga7d9c2ad35beafbb2b97e37e4bb48ba27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936c407052372a72e3ce375fa87e4df3"><td class="memItemLeft" align="right" valign="top"><a id="ga936c407052372a72e3ce375fa87e4df3" name="ga936c407052372a72e3ce375fa87e4df3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_SRAM_END</b>&#160;&#160;&#160;cc312_adr_base</td></tr>
<tr class="memdesc:ga936c407052372a72e3ce375fa87e4df3"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of SRAM address. <br /></td></tr>
<tr class="separator:ga936c407052372a72e3ce375fa87e4df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663e2f3012611a6fb8c74d0e5ffa7fbf"><td class="memItemLeft" align="right" valign="top"><a id="ga663e2f3012611a6fb8c74d0e5ffa7fbf" name="ga663e2f3012611a6fb8c74d0e5ffa7fbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_SCB0_START</b>&#160;&#160;&#160;scb0_adr_base</td></tr>
<tr class="memdesc:ga663e2f3012611a6fb8c74d0e5ffa7fbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of SCB0 address. <br /></td></tr>
<tr class="separator:ga663e2f3012611a6fb8c74d0e5ffa7fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafbcd780654ee810f41ac6d6e4f01eb"><td class="memItemLeft" align="right" valign="top"><a id="gabafbcd780654ee810f41ac6d6e4f01eb" name="gabafbcd780654ee810f41ac6d6e4f01eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_SCB0_END</b>&#160;&#160;&#160;scb1_adr_base</td></tr>
<tr class="memdesc:gabafbcd780654ee810f41ac6d6e4f01eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of SCB0 address. <br /></td></tr>
<tr class="separator:gabafbcd780654ee810f41ac6d6e4f01eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f2109d4a20ba3ffa9ac7a416936a87"><td class="memItemLeft" align="right" valign="top"><a id="gae0f2109d4a20ba3ffa9ac7a416936a87" name="gae0f2109d4a20ba3ffa9ac7a416936a87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_SCB1_START</b>&#160;&#160;&#160;scb1_adr_base</td></tr>
<tr class="memdesc:gae0f2109d4a20ba3ffa9ac7a416936a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of SCB1 address. <br /></td></tr>
<tr class="separator:gae0f2109d4a20ba3ffa9ac7a416936a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc76ea170479719dc107d2e19d45dc6"><td class="memItemLeft" align="right" valign="top"><a id="ga3bc76ea170479719dc107d2e19d45dc6" name="ga3bc76ea170479719dc107d2e19d45dc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_SCB1_END</b>&#160;&#160;&#160;driver_cfg_adr_base</td></tr>
<tr class="memdesc:ga3bc76ea170479719dc107d2e19d45dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of SCB1 address. <br /></td></tr>
<tr class="separator:ga3bc76ea170479719dc107d2e19d45dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103ddb4141495f2c22f7ecf63db45fa2"><td class="memItemLeft" align="right" valign="top"><a id="ga103ddb4141495f2c22f7ecf63db45fa2" name="ga103ddb4141495f2c22f7ecf63db45fa2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_SCB2_START</b>&#160;&#160;&#160;scb2_adr_base</td></tr>
<tr class="memdesc:ga103ddb4141495f2c22f7ecf63db45fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of SCB2 address. <br /></td></tr>
<tr class="separator:ga103ddb4141495f2c22f7ecf63db45fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceca22177d8eef47f625793a56bfe5bf"><td class="memItemLeft" align="right" valign="top"><a id="gaceca22177d8eef47f625793a56bfe5bf" name="gaceca22177d8eef47f625793a56bfe5bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_SCB2_END</b>&#160;&#160;&#160;mxtdm_adr_base</td></tr>
<tr class="memdesc:gaceca22177d8eef47f625793a56bfe5bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of SCB2 address. <br /></td></tr>
<tr class="separator:gaceca22177d8eef47f625793a56bfe5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d3cb57ac8f6eeaf3b9a7c03a7e5ee3"><td class="memItemLeft" align="right" valign="top"><a id="ga50d3cb57ac8f6eeaf3b9a7c03a7e5ee3" name="ga50d3cb57ac8f6eeaf3b9a7c03a7e5ee3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_TDM0_START</b>&#160;&#160;&#160;(mxtdm_adr_base + <a class="el" href="group__group__hal__impl__dma.html#gaaba338fa27a991e42d7c5a57aec6f5c0">_CYHAL_DMA_TDM_STRUCT_RESERVED_SIZE</a>)</td></tr>
<tr class="memdesc:ga50d3cb57ac8f6eeaf3b9a7c03a7e5ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of TDM0 address. <br /></td></tr>
<tr class="separator:ga50d3cb57ac8f6eeaf3b9a7c03a7e5ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8111715504e4e35d0d6effe316f0676a"><td class="memItemLeft" align="right" valign="top"><a id="ga8111715504e4e35d0d6effe316f0676a" name="ga8111715504e4e35d0d6effe316f0676a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_TDM0_END</b>&#160;&#160;&#160;(<a class="el" href="group__group__hal__impl__dma.html#ga50d3cb57ac8f6eeaf3b9a7c03a7e5ee3">_CYHAL_DMA_ADDR_TDM0_START</a> + <a class="el" href="group__group__hal__impl__dma.html#ga6a00b2ec0dae76ae6e87630861c5d30d">_CYHAL_DMA_TDM_STRUCT_SIZE</a>)</td></tr>
<tr class="memdesc:ga8111715504e4e35d0d6effe316f0676a"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of TDM0 address. <br /></td></tr>
<tr class="separator:ga8111715504e4e35d0d6effe316f0676a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d93ea6d698452bd386163af6d1b7e1b"><td class="memItemLeft" align="right" valign="top"><a id="ga2d93ea6d698452bd386163af6d1b7e1b" name="ga2d93ea6d698452bd386163af6d1b7e1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_TDM1_START</b>&#160;&#160;&#160;<a class="el" href="group__group__hal__impl__dma.html#ga8111715504e4e35d0d6effe316f0676a">_CYHAL_DMA_ADDR_TDM0_END</a></td></tr>
<tr class="memdesc:ga2d93ea6d698452bd386163af6d1b7e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of TDM1 address. <br /></td></tr>
<tr class="separator:ga2d93ea6d698452bd386163af6d1b7e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661951d5fa36bda97b8fa6b69abc19f9"><td class="memItemLeft" align="right" valign="top"><a id="ga661951d5fa36bda97b8fa6b69abc19f9" name="ga661951d5fa36bda97b8fa6b69abc19f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CYHAL_DMA_ADDR_TDM1_END</b>&#160;&#160;&#160;(<a class="el" href="group__group__hal__impl__dma.html#ga8111715504e4e35d0d6effe316f0676a">_CYHAL_DMA_ADDR_TDM0_END</a> + <a class="el" href="group__group__hal__impl__dma.html#ga6a00b2ec0dae76ae6e87630861c5d30d">_CYHAL_DMA_TDM_STRUCT_SIZE</a>)</td></tr>
<tr class="memdesc:ga661951d5fa36bda97b8fa6b69abc19f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of TDM1 address. <br /></td></tr>
<tr class="separator:ga661951d5fa36bda97b8fa6b69abc19f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
