#-----------------------------------------------------------
# Webtalk v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Mon May  4 22:24:00 2020
# Process ID: 7112
# Current directory: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.sim/sim_1/synth/timing/xsim
# Command line: wbtcv.exe -mode batch -source C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.sim/sim_1/synth/timing/xsim/xsim.dir/TB_HDL_Example_4_32b_time_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.sim/sim_1/synth/timing/xsim/webtalk.log
# Journal file: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.sim/sim_1/synth/timing/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Zynq_Book/VHDL_SV_Verilog/HDL -notrace
couldn't read file "C:/Zynq_Book/VHDL_SV_Verilog/HDL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May  4 22:24:00 2020...
