Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Apr 26 13:17:36 2024
| Host             : JARVIS running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.776        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.627        |
| Device Static (W)        | 0.149        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.5         |
| Junction Temperature (C) | 45.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        3 |       --- |             --- |
| Slice Logic              |     0.010 |    21083 |       --- |             --- |
|   LUT as Logic           |     0.008 |     9701 |     53200 |           18.23 |
|   CARRY4                 |     0.002 |     1213 |     13300 |            9.12 |
|   Register               |    <0.001 |     6296 |    106400 |            5.92 |
|   LUT as Distributed RAM |    <0.001 |       96 |     17400 |            0.55 |
|   F7/F8 Muxes            |    <0.001 |      369 |     53200 |            0.69 |
|   LUT as Shift Register  |    <0.001 |      105 |     17400 |            0.60 |
|   Others                 |     0.000 |      569 |       --- |             --- |
| Signals                  |     0.010 |    15203 |       --- |             --- |
| Block RAM                |     0.048 |     28.5 |       140 |           20.36 |
| I/O                      |    <0.001 |       18 |       200 |            9.00 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.149 |          |           |                 |
| Total                    |     1.776 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.106 |       0.089 |      0.017 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.004 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.722 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| design_1_wrapper                                                      |     1.627 |
|   design_1_i                                                          |     1.626 |
|     axi_dma_0                                                         |     0.003 |
|       U0                                                              |     0.003 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM     |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                        |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                          |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                               |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                      |    <0.001 |
|         I_PRMRY_DATAMOVER                                             |     0.002 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                           |     0.002 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                          |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                               |    <0.001 |
|               I_DATA_FIFO                                             |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                           |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                |    <0.001 |
|                     xpm_fifo_base_inst                                |    <0.001 |
|                       gen_fwft.rdpp1_inst                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                 |    <0.001 |
|                       rdp_inst                                        |    <0.001 |
|                       rdpp1_inst                                      |    <0.001 |
|                       rst_d1_inst                                     |    <0.001 |
|                       wrp_inst                                        |    <0.001 |
|                       wrpp1_inst                                      |    <0.001 |
|                       xpm_fifo_rst_inst                               |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                           |    <0.001 |
|                     DYNSHREG_F_I                                      |    <0.001 |
|             I_ADDR_CNTL                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                           |    <0.001 |
|                     DYNSHREG_F_I                                      |    <0.001 |
|             I_CMD_STATUS                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                      |    <0.001 |
|               I_CMD_FIFO                                              |    <0.001 |
|             I_MSTR_PCC                                                |    <0.001 |
|               I_STRT_STRB_GEN                                         |    <0.001 |
|             I_RD_DATA_CNTL                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                           |    <0.001 |
|                     DYNSHREG_F_I                                      |    <0.001 |
|             I_RD_STATUS_CNTLR                                         |    <0.001 |
|             I_RESET                                                   |    <0.001 |
|         I_RST_MODULE                                                  |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                  |    <0.001 |
|           REG_HRD_RST                                                 |    <0.001 |
|           REG_HRD_RST_OUT                                             |    <0.001 |
|     mlp_oled_0                                                        |     0.077 |
|       inst                                                            |     0.077 |
|         alw                                                           |     0.001 |
|         l1                                                            |     0.035 |
|           n_0                                                         |     0.002 |
|             siginst.s1                                                |     0.002 |
|           n_1                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_10                                                        |     0.002 |
|             siginst.s1                                                |     0.002 |
|           n_11                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_12                                                        |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_13                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_14                                                        |     0.002 |
|             siginst.s1                                                |     0.002 |
|           n_15                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_16                                                        |     0.002 |
|             siginst.s1                                                |     0.002 |
|           n_17                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_18                                                        |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_19                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_2                                                         |     0.002 |
|             siginst.s1                                                |     0.002 |
|           n_20                                                        |     0.002 |
|             siginst.s1                                                |     0.002 |
|           n_21                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_22                                                        |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_23                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_24                                                        |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_25                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_26                                                        |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_27                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_28                                                        |     0.002 |
|             siginst.s1                                                |     0.002 |
|           n_29                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_3                                                         |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_4                                                         |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_5                                                         |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_6                                                         |     0.002 |
|             siginst.s1                                                |     0.002 |
|           n_7                                                         |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_8                                                         |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_9                                                         |    <0.001 |
|             siginst.s1                                                |     0.000 |
|         l2                                                            |     0.026 |
|           n_0                                                         |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_1                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|           n_10                                                        |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_11                                                        |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|           n_12                                                        |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_13                                                        |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_14                                                        |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_15                                                        |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_16                                                        |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_17                                                        |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|           n_18                                                        |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_19                                                        |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|           n_2                                                         |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_3                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_4                                                         |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_5                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|           n_6                                                         |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_7                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_8                                                         |     0.002 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.002 |
|           n_9                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|         l3                                                            |     0.004 |
|           n_0                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|           n_1                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_2                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|           n_3                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_4                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|           n_5                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_6                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|           n_7                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|           n_8                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |    <0.001 |
|           n_9                                                         |    <0.001 |
|             WM                                                        |    <0.001 |
|             siginst.s1                                                |     0.000 |
|         mFind                                                         |     0.002 |
|         oled_top                                                      |     0.007 |
|           get_dBtnC                                                   |    <0.001 |
|           get_dBtnD                                                   |    <0.001 |
|           get_dBtnU                                                   |    <0.001 |
|           get_rst                                                     |    <0.001 |
|           m_OLEDCtrl                                                  |     0.006 |
|             CHAR_LIB                                                  |    <0.001 |
|               U0                                                      |    <0.001 |
|                 inst_blk_mem_gen                                      |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                |    <0.001 |
|                     valid.cstr                                        |    <0.001 |
|                       ramloop[0].ram.r                                |    <0.001 |
|                         prim_init.ram                                 |    <0.001 |
|             INIT_SEQ                                                  |     0.002 |
|               U0                                                      |     0.002 |
|                 inst_blk_mem_gen                                      |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                |     0.002 |
|                     valid.cstr                                        |     0.002 |
|                       ramloop[0].ram.r                                |     0.002 |
|                         prim_init.ram                                 |     0.002 |
|             MS_DELAY                                                  |    <0.001 |
|             PIXEL_BUFFER                                              |     0.002 |
|               U0                                                      |     0.002 |
|                 inst_blk_mem_gen                                      |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                |     0.002 |
|                     valid.cstr                                        |     0.002 |
|                       ramloop[0].ram.r                                |     0.002 |
|                         prim_noinit.ram                               |     0.002 |
|             SPI_CTRL                                                  |    <0.001 |
|     processing_system7_0                                              |     1.534 |
|       inst                                                            |     1.534 |
|     ps7_0_axi_periph                                                  |     0.006 |
|       s00_couplers                                                    |     0.005 |
|         auto_pc                                                       |     0.005 |
|           inst                                                        |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                      |     0.005 |
|               RD.ar_channel_0                                         |    <0.001 |
|                 ar_cmd_fsm_0                                          |    <0.001 |
|                 cmd_translator_0                                      |    <0.001 |
|                   incr_cmd_0                                          |    <0.001 |
|                   wrap_cmd_0                                          |    <0.001 |
|               RD.r_channel_0                                          |    <0.001 |
|                 rd_data_fifo_0                                        |    <0.001 |
|                 transaction_fifo_0                                    |    <0.001 |
|               SI_REG                                                  |     0.002 |
|                 ar.ar_pipe                                            |    <0.001 |
|                 aw.aw_pipe                                            |    <0.001 |
|                 b.b_pipe                                              |    <0.001 |
|                 r.r_pipe                                              |    <0.001 |
|               WR.aw_channel_0                                         |     0.001 |
|                 aw_cmd_fsm_0                                          |    <0.001 |
|                 cmd_translator_0                                      |    <0.001 |
|                   incr_cmd_0                                          |    <0.001 |
|                   wrap_cmd_0                                          |    <0.001 |
|               WR.b_channel_0                                          |    <0.001 |
|                 bid_fifo_0                                            |    <0.001 |
|                 bresp_fifo_0                                          |    <0.001 |
|       xbar                                                            |    <0.001 |
|         inst                                                          |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                    |    <0.001 |
|             addr_arbiter_inst                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                              |    <0.001 |
|             reg_slice_r                                               |    <0.001 |
|             splitter_ar                                               |    <0.001 |
|             splitter_aw                                               |    <0.001 |
|     rst_ps7_0_50M                                                     |    <0.001 |
|       U0                                                              |    <0.001 |
|         EXT_LPF                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                   |    <0.001 |
|         SEQ                                                           |    <0.001 |
|           SEQ_COUNTER                                                 |    <0.001 |
|     smartconnect_0                                                    |     0.006 |
|       inst                                                            |     0.006 |
|         clk_map                                                       |    <0.001 |
|           psr_aclk                                                    |    <0.001 |
|             U0                                                        |    <0.001 |
|               EXT_LPF                                                 |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                             |    <0.001 |
|               SEQ                                                     |    <0.001 |
|                 SEQ_COUNTER                                           |    <0.001 |
|         m00_exit_pipeline                                             |     0.002 |
|           m00_exit                                                    |     0.002 |
|             inst                                                      |     0.002 |
|               ar_reg                                                  |    <0.001 |
|               exit_inst                                               |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                |    <0.001 |
|                   gen_srls[12].srl_nx1                                |    <0.001 |
|                   gen_srls[13].srl_nx1                                |    <0.001 |
|                   gen_srls[14].srl_nx1                                |    <0.001 |
|                   gen_srls[15].srl_nx1                                |    <0.001 |
|                   gen_srls[3].srl_nx1                                 |    <0.001 |
|               r_reg                                                   |     0.001 |
|               splitter_inst                                           |    <0.001 |
|                 gen_axi3.axi3_conv_inst                               |    <0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                 |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                           |    <0.001 |
|                       gen_srls[0].srl_nx1                             |    <0.001 |
|                   USE_WRITE.write_addr_inst                           |    <0.001 |
|         s00_entry_pipeline                                            |     0.002 |
|           s00_mmu                                                     |     0.002 |
|             inst                                                      |     0.002 |
|               ar_reg_stall                                            |    <0.001 |
|               ar_sreg                                                 |    <0.001 |
|               gen_endpoint.decerr_slave_inst                          |    <0.001 |
|               r_sreg                                                  |    <0.001 |
|           s00_si_converter                                            |    <0.001 |
|             inst                                                      |    <0.001 |
|         s00_nodes                                                     |     0.002 |
|           s00_ar_node                                                 |    <0.001 |
|             inst                                                      |    <0.001 |
|               inst_mi_handler                                         |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                      |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                      |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                    |    <0.001 |
|                       xpm_memory_base_inst                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                           |    <0.001 |
|               inst_si_handler                                         |    <0.001 |
|                 inst_arb_stall_late                                   |    <0.001 |
|           s00_r_node                                                  |     0.001 |
|             inst                                                      |     0.001 |
|               inst_mi_handler                                         |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer          |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                  |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                       |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                      |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                      |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                    |    <0.001 |
|                       xpm_memory_base_inst                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                           |    <0.001 |
|               inst_si_handler                                         |    <0.001 |
|                 inst_arb_stall_late                                   |    <0.001 |
|     xlconcat_0                                                        |     0.000 |
+-----------------------------------------------------------------------+-----------+


