

================================================================
== Vitis HLS Report for 'read_data'
================================================================
* Date:           Tue Mar  7 18:09:14 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.01>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln87 = store i7 0, i7 %indvar_flatten" [dct.cpp:87]   --->   Operation 9 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln87 = store i4 0, i4 %r" [dct.cpp:87]   --->   Operation 10 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln87 = store i4 0, i4 %c" [dct.cpp:87]   --->   Operation 11 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc" [dct.cpp:87]   --->   Operation 12 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:87]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln87 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:87]   --->   Operation 14 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln87_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:87]   --->   Operation 15 'add' 'add_ln87_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc8, void %for.end10" [dct.cpp:87]   --->   Operation 16 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [dct.cpp:89]   --->   Operation 17 'load' 'c_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [dct.cpp:87]   --->   Operation 18 'load' 'r_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln87 = add i4 %r_load, i4 1" [dct.cpp:87]   --->   Operation 19 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln89 = icmp_eq  i4 %c_load, i4 8" [dct.cpp:89]   --->   Operation 20 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln87)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln87 = select i1 %icmp_ln89, i4 0, i4 %c_load" [dct.cpp:87]   --->   Operation 21 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln87_1 = select i1 %icmp_ln89, i4 %add_ln87, i4 %r_load" [dct.cpp:87]   --->   Operation 22 'select' 'select_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i4 %select_ln87_1" [dct.cpp:87]   --->   Operation 23 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i4 %select_ln87" [dct.cpp:90]   --->   Operation 24 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln87, i3 %trunc_ln90" [dct.cpp:90]   --->   Operation 25 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %or_ln" [dct.cpp:90]   --->   Operation 26 'zext' 'zext_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln90" [dct.cpp:90]   --->   Operation 27 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%input_r_load = load i6 %input_r_addr" [dct.cpp:90]   --->   Operation 28 'load' 'input_r_load' <Predicate = (!icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 29 [1/1] (0.95ns)   --->   "%switch_ln90 = switch i3 %trunc_ln90, void %arrayidx711.case.7, i3 0, void %arrayidx711.case.0, i3 1, void %arrayidx711.case.1, i3 2, void %arrayidx711.case.2, i3 3, void %arrayidx711.case.3, i3 4, void %arrayidx711.case.4, i3 5, void %arrayidx711.case.5, i3 6, void %arrayidx711.case.6" [dct.cpp:90]   --->   Operation 29 'switch' 'switch_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.95>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln89 = add i4 %select_ln87, i4 1" [dct.cpp:89]   --->   Operation 30 'add' 'add_ln89' <Predicate = (!icmp_ln87)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln89 = store i7 %add_ln87_1, i7 %indvar_flatten" [dct.cpp:89]   --->   Operation 31 'store' 'store_ln89' <Predicate = (!icmp_ln87)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln89 = store i4 %select_ln87_1, i4 %r" [dct.cpp:89]   --->   Operation 32 'store' 'store_ln89' <Predicate = (!icmp_ln87)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln89 = store i4 %add_ln89, i4 %c" [dct.cpp:89]   --->   Operation 33 'store' 'store_ln89' <Predicate = (!icmp_ln87)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc" [dct.cpp:89]   --->   Operation 34 'br' 'br_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [dct.cpp:92]   --->   Operation 65 'ret' 'ret_ln92' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RD_Loop_Row_RD_Loop_Col_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i4 %select_ln87_1" [dct.cpp:87]   --->   Operation 37 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution6/directives.tcl:9]   --->   Operation 38 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [dct.cpp:84]   --->   Operation 39 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%input_r_load = load i6 %input_r_addr" [dct.cpp:90]   --->   Operation 40 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i16 %buf_6, i64 0, i64 %zext_ln87" [dct.cpp:87]   --->   Operation 41 'getelementptr' 'buf_6_addr' <Predicate = (trunc_ln90 == 6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln90 = store i16 %input_r_load, i3 %buf_6_addr" [dct.cpp:90]   --->   Operation 42 'store' 'store_ln90' <Predicate = (trunc_ln90 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx711.exit" [dct.cpp:90]   --->   Operation 43 'br' 'br_ln90' <Predicate = (trunc_ln90 == 6)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i16 %buf_5, i64 0, i64 %zext_ln87" [dct.cpp:87]   --->   Operation 44 'getelementptr' 'buf_5_addr' <Predicate = (trunc_ln90 == 5)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln90 = store i16 %input_r_load, i3 %buf_5_addr" [dct.cpp:90]   --->   Operation 45 'store' 'store_ln90' <Predicate = (trunc_ln90 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx711.exit" [dct.cpp:90]   --->   Operation 46 'br' 'br_ln90' <Predicate = (trunc_ln90 == 5)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i16 %buf_4, i64 0, i64 %zext_ln87" [dct.cpp:87]   --->   Operation 47 'getelementptr' 'buf_4_addr' <Predicate = (trunc_ln90 == 4)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln90 = store i16 %input_r_load, i3 %buf_4_addr" [dct.cpp:90]   --->   Operation 48 'store' 'store_ln90' <Predicate = (trunc_ln90 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx711.exit" [dct.cpp:90]   --->   Operation 49 'br' 'br_ln90' <Predicate = (trunc_ln90 == 4)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i16 %buf_3, i64 0, i64 %zext_ln87" [dct.cpp:87]   --->   Operation 50 'getelementptr' 'buf_3_addr' <Predicate = (trunc_ln90 == 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln90 = store i16 %input_r_load, i3 %buf_3_addr" [dct.cpp:90]   --->   Operation 51 'store' 'store_ln90' <Predicate = (trunc_ln90 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx711.exit" [dct.cpp:90]   --->   Operation 52 'br' 'br_ln90' <Predicate = (trunc_ln90 == 3)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i16 %buf_2, i64 0, i64 %zext_ln87" [dct.cpp:87]   --->   Operation 53 'getelementptr' 'buf_2_addr' <Predicate = (trunc_ln90 == 2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln90 = store i16 %input_r_load, i3 %buf_2_addr" [dct.cpp:90]   --->   Operation 54 'store' 'store_ln90' <Predicate = (trunc_ln90 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx711.exit" [dct.cpp:90]   --->   Operation 55 'br' 'br_ln90' <Predicate = (trunc_ln90 == 2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i16 %buf_1, i64 0, i64 %zext_ln87" [dct.cpp:87]   --->   Operation 56 'getelementptr' 'buf_1_addr' <Predicate = (trunc_ln90 == 1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln90 = store i16 %input_r_load, i3 %buf_1_addr" [dct.cpp:90]   --->   Operation 57 'store' 'store_ln90' <Predicate = (trunc_ln90 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx711.exit" [dct.cpp:90]   --->   Operation 58 'br' 'br_ln90' <Predicate = (trunc_ln90 == 1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%buf_0_addr = getelementptr i16 %buf_0, i64 0, i64 %zext_ln87" [dct.cpp:87]   --->   Operation 59 'getelementptr' 'buf_0_addr' <Predicate = (trunc_ln90 == 0)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln90 = store i16 %input_r_load, i3 %buf_0_addr" [dct.cpp:90]   --->   Operation 60 'store' 'store_ln90' <Predicate = (trunc_ln90 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx711.exit" [dct.cpp:90]   --->   Operation 61 'br' 'br_ln90' <Predicate = (trunc_ln90 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i16 %buf_7, i64 0, i64 %zext_ln87" [dct.cpp:87]   --->   Operation 62 'getelementptr' 'buf_7_addr' <Predicate = (trunc_ln90 == 7)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln90 = store i16 %input_r_load, i3 %buf_7_addr" [dct.cpp:90]   --->   Operation 63 'store' 'store_ln90' <Predicate = (trunc_ln90 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx711.exit" [dct.cpp:90]   --->   Operation 64 'br' 'br_ln90' <Predicate = (trunc_ln90 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.01ns
The critical path consists of the following:
	'alloca' operation ('r') [11]  (0 ns)
	'load' operation ('r_load', dct.cpp:87) on local variable 'r' [25]  (0 ns)
	'add' operation ('add_ln87', dct.cpp:87) [26]  (1.74 ns)
	'select' operation ('select_ln87_1', dct.cpp:87) [31]  (1.02 ns)
	'getelementptr' operation ('input_r_addr', dct.cpp:90) [39]  (0 ns)
	'load' operation ('input_r_load', dct.cpp:90) on array 'input_r' [40]  (3.25 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('input_r_load', dct.cpp:90) on array 'input_r' [40]  (3.25 ns)
	'store' operation ('store_ln90', dct.cpp:90) of variable 'input_r_load', dct.cpp:90 on array 'buf_6' [44]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
