EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# SIM800C
#
DEF SIM800C U 0 40 Y Y 1 L N
F0 "U" -700 -1450 50 H V L CNN
F1 "SIM800C" 0 0 50 H I L CNN
F2 "SIM800C" 0 0 50 H I L CNN
DRAW
P 2 0 0 10 -800 1400 800 1400 N
P 2 0 0 10 800 1400 800 -1300 N
P 2 0 0 10 800 -1300 -800 -1300 N
P 2 0 0 10 -800 -1300 -800 1400 N
T 0 300 -1450 100 0 0 0 SIM800C Normal 0 L B
X ADC 38 -900 -300 100 R 40 40 0 0 B 
X BT_ANT 20 -900 -600 100 R 40 40 0 0 B 
X UART1_CTS 4 900 -400 100 L 40 40 0 0 B 
X UART1_DCD 5 900 -300 100 L 40 40 0 0 B 
X UART1_DTR 6 900 -100 100 L 40 40 0 0 B 
X GND 8 900 -1100 100 L 40 40 0 0 B 
X GND 13 900 -1100 100 L 40 40 0 0 B 
X GND 19 900 -1100 100 L 40 40 0 0 B 
X GND 21 900 -1100 100 L 40 40 0 0 B 
X GND 27 900 -1100 100 L 40 40 0 0 B 
X GND 30 900 -1100 100 L 40 40 0 0 B 
X GND 31 900 -1100 100 L 40 40 0 0 B 
X GND 33 900 -1100 100 L 40 40 0 0 B 
X GND 36 900 -1100 100 L 40 40 0 0 B 
X GND 37 900 -1100 100 L 40 40 0 0 B 
X GSM_ANT 32 -900 -500 100 R 40 40 0 0 B 
X MIC1N 10 900 600 100 L 40 40 0 0 B 
X MIC1P 9 900 700 100 L 40 40 0 0 B 
X NETLIGHT 41 900 200 100 L 40 40 0 0 B 
X PWRKEY 39 -900 900 100 R 40 40 0 0 B 
X RF_SYNC 29 -900 -800 100 R 40 40 0 0 B 
X UART1_RI 7 900 -200 100 L 40 40 0 0 B 
X UART1_RTS 3 900 -500 100 L 40 40 0 0 B 
X UART1_RXD 2 900 -700 100 L 40 40 0 0 B 
X SIM_CLK 16 -900 100 100 R 40 40 0 0 B 
X SIM_DATA 15 -900 300 100 R 40 40 0 0 B 
X SIM_PRE 14 -900 200 100 R 40 40 0 0 B 
X SIM_RST 17 -900 0 100 R 40 40 0 0 B 
X SIM_VDD 18 -900 -100 100 R 40 40 0 0 B 
X SPK1N 12 900 400 100 L 40 40 0 0 B 
X SPK1P 11 900 500 100 L 40 40 0 0 B 
X STATUS 42 900 100 100 L 40 40 0 0 B 
X UART1_TXD 1 900 -600 100 L 40 40 0 0 B 
X USB_DN 26 -900 700 100 R 40 40 0 0 B 
X USB_DP 25 -900 600 100 R 40 40 0 0 B 
X VBAT 34 900 1200 100 L 40 40 0 0 B 
X VBAT 35 900 1200 100 L 40 40 0 0 B 
X VBUS 24 -900 500 100 R 40 40 0 0 B 
X VDDEXT 40 900 900 100 L 40 40 0 0 B 
X VRTC 28 900 1100 100 L 40 40 0 0 B 
X UART2_TXD 22 900 -800 100 L 40 40 0 0 B 
X UART2_RXD 23 900 -900 100 L 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library