#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan 24 08:39:53 2020
# Process ID: 5008
# Current directory: D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2448 D:\BaiduNetdiskDownload\crz01\SoC_HDMI\SoC_HDMI\PS_Embedded_Design.xpr
# Log file: D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/vivado.log
# Journal file: D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 745.707 ; gain = 96.699
update_compile_order -fileset sources_1
open_bd_design {D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd}
Adding cell -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding cell -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding cell -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_hdmi_dma
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - proc_arm
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_arm/FCLK_CLK0(clk) and /axi_hdmi_clkgen/drp_clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_arm/FCLK_CLK1(clk) and /axi_hdmi_clkgen/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_spdif_tx_core/spdif_data_clk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ps_subsys> from BD file <D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 838.324 ; gain = 77.176
open_bd_design {D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd}
open_bd_design {D:/BaiduNetdiskDownload/crz01/SoC_HDMI/SoC_HDMI/PS_Embedded_Design.srcs/sources_1/bd/ps_subsys/ps_subsys.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 10:52:41 2020...
