

================================================================
== Synthesis Summary Report of 'fir_hls'
================================================================
+ General Information: 
    * Date:           Mon Mar  3 19:17:16 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        fir_hls
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: versalaicore
    * Target device:  xcvc1902-vsva2197-2MP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |               Modules               | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |               & Loops               | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ fir_hls                            |     -|  2.30|       80|  640.000|         -|       81|     -|        no|     -|   -|  499 (~0%)|  666 (~0%)|    -|
    | + fir_hls_Pipeline_1                |     -|  5.72|       10|   80.000|         -|       10|     -|        no|     -|   -|    6 (~0%)|   20 (~0%)|    -|
    |  o Loop 1                           |     -|  7.04|        8|   64.000|         1|        1|     8|       yes|     -|   -|          -|          -|    -|
    | + fir_hls_Pipeline_VITIS_LOOP_12_1  |     -|  2.30|       66|  528.000|         -|       66|     -|        no|     -|   -|  243 (~0%)|  592 (~0%)|    -|
    |  o VITIS_LOOP_12_1                  |     -|  7.04|       64|  512.000|         2|        1|    64|       yes|     -|   -|          -|          -|    -|
    +-------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+------------+-----------+---------------+-------+--------+--------+
| Interface  | Direction | Register Mode | TDATA | TREADY | TVALID |
+------------+-----------+---------------+-------+--------+--------+
| in_stream  | in        | both          | 32    | 1      | 1      |
| out_stream | out       | both          | 32    | 1      | 1      |
+------------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+-----------------+
| Argument   | Direction | Datatype        |
+------------+-----------+-----------------+
| in_stream  | in        | stream<int, 0>& |
| out_stream | out       | stream<int, 0>& |
+------------+-----------+-----------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| in_stream  | in_stream    | interface |
| out_stream | out_stream   | interface |
+------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+------------+-----+--------+---------+
| + fir_hls                           | 0   |        |            |     |        |         |
|  + fir_hls_Pipeline_1               | 0   |        |            |     |        |         |
|    empty_10_fu_195_p2               |     |        | empty_10   | add | fabric | 0       |
|  + fir_hls_Pipeline_VITIS_LOOP_12_1 | 0   |        |            |     |        |         |
|    i_2_fu_303_p2                    |     |        | i_2        | add | fabric | 0       |
|    add_ln23_fu_431_p2               |     |        | add_ln23   | add | fabric | 0       |
|    add_ln23_1_fu_437_p2             |     |        | add_ln23_1 | add | fabric | 0       |
|    add_ln23_4_fu_455_p2             |     |        | add_ln23_4 | add | fabric | 0       |
+-------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + fir_hls         |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

