#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00349AC8 .scope module, "Exemplo0041" "Exemplo0041" 2 16;
 .timescale 0 0;
v005B1B80_0 .net "clk", 0 0, v005B0A60_0; 1 drivers
S_00349BD8 .scope module, "CLK1" "clock" 2 18, 2 4, S_00349AC8;
 .timescale 0 0;
v005B0A60_0 .var "clk", 0 0;
S_00349B50 .scope module, "Exemplo0044" "Exemplo0044" 3 52;
 .timescale 0 0;
v00343040_0 .net "clock", 0 0, v0034E5D8_0; 1 drivers
v00343098_0 .net "p1", 0 0, v0034E580_0; 1 drivers
v00344130_0 .net "p2", 0 0, v0034E920_0; 1 drivers
v00344188_0 .net "p3", 0 0, v0034E870_0; 1 drivers
v003441E0_0 .net "p4", 0 0, v0034F4B8_0; 1 drivers
S_00349E80 .scope module, "clk" "clock" 3 54, 2 4, S_00349B50;
 .timescale 0 0;
v0034E5D8_0 .var "clk", 0 0;
S_00349DF8 .scope module, "pls1" "pulse1" 3 56, 3 5, S_00349B50;
 .timescale 0 0;
v0034E528_0 .alias "clock", 0 0, v00343040_0;
v0034E580_0 .var "signal", 0 0;
S_00349D70 .scope module, "pls2" "pulse2" 3 57, 3 19, S_00349B50;
 .timescale 0 0;
v0034E8C8_0 .alias "clock", 0 0, v00343040_0;
v0034E920_0 .var "signal", 0 0;
E_005B0E08 .event posedge, v0034F460_0;
S_00349CE8 .scope module, "pls3" "pulse3" 3 58, 3 29, S_00349B50;
 .timescale 0 0;
v0034F510_0 .alias "clock", 0 0, v00343040_0;
v0034E870_0 .var "signal", 0 0;
S_00349C60 .scope module, "pls4" "pulse4" 3 59, 3 40, S_00349B50;
 .timescale 0 0;
v0034F460_0 .alias "clock", 0 0, v00343040_0;
v0034F4B8_0 .var "signal", 0 0;
E_005B0BE8 .event negedge, v0034F460_0;
    .scope S_00349BD8;
T_0 ;
    %set/v v005B0A60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00349BD8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005B0A60_0, 1;
    %inv 8, 1;
    %set/v v005B0A60_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00349AC8;
T_2 ;
    %delay 120, 0;
    %vpi_call 2 20 "$finish";
    %end;
    .thread T_2;
    .scope S_00349E80;
T_3 ;
    %set/v v0034E5D8_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00349E80;
T_4 ;
    %delay 12, 0;
    %load/v 8, v0034E5D8_0, 1;
    %inv 8, 1;
    %set/v v0034E5D8_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00349DF8;
T_5 ;
    %wait E_005B0E08;
    %set/v v0034E580_0, 1, 1;
    %delay 40, 0;
    %set/v v0034E580_0, 0, 1;
    %delay 40, 0;
    %set/v v0034E580_0, 1, 1;
    %delay 40, 0;
    %set/v v0034E580_0, 0, 1;
    %delay 40, 0;
    %set/v v0034E580_0, 1, 1;
    %delay 40, 0;
    %set/v v0034E580_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00349D70;
T_6 ;
    %wait E_005B0E08;
    %set/v v0034E920_0, 1, 1;
    %delay 40, 0;
    %set/v v0034E920_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00349CE8;
T_7 ;
    %wait E_005B0BE8;
    %set/v v0034E870_0, 1, 1;
    %delay 40, 0;
    %set/v v0034E870_0, 0, 1;
    %delay 40, 0;
    %set/v v0034E870_0, 1, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00349C60;
T_8 ;
    %wait E_005B0BE8;
    %set/v v0034F4B8_0, 1, 1;
    %delay 40, 0;
    %set/v v0034F4B8_0, 0, 1;
    %delay 40, 0;
    %set/v v0034F4B8_0, 1, 1;
    %delay 40, 0;
    %set/v v0034F4B8_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00349B50;
T_9 ;
    %vpi_call 3 61 "$dumpfile", "Exemplo0044.vcd";
    %vpi_call 3 62 "$dumpvars", 2'sb01, v00343040_0, v00343098_0, v00344130_0, v00344188_0, v003441E0_0;
    %delay 480, 0;
    %vpi_call 3 63 "$finish";
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Filipe\Downloads\Faculdade\2° Periodo\Arquitetura de Computadores I\Programas e Ferramentas\Icarus_Verilog_v0_95\bin\Exemplo0044.v";
