<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="peripherals_inst_0_synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="peripherals_inst_0_axi_uartlite_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_iic_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_gpio_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_gpio_1_0_synth_1"/>
	</Run>
	<Run Id="peripherals_2_inst_0_synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_2_inst_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="peripherals_2_inst_0_axi_iic_0_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_gpio_0_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_gpio_1_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_uartlite_0_0_synth_1"/>
	</Run>
	<Run Id="peripherals_2_inst_0_axi_iic_0_0_synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_2_inst_0_axi_iic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="peripherals_inst_0_axi_uartlite_0_0_synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="peripherals_2_inst_0_axi_gpio_0_0_synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_2_inst_0_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="peripherals_2_inst_0_axi_gpio_1_0_synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_2_inst_0_axi_gpio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="peripherals_2_inst_0_axi_uartlite_0_0_synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_2_inst_0_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="peripherals_inst_0_axi_uartlite_0_0_synth_1"/>
	</Run>
	<Run Id="peripherals_inst_0_axi_iic_0_0_synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_axi_iic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="peripherals_2_inst_0_axi_iic_0_0_synth_1"/>
	</Run>
	<Run Id="peripherals_inst_0_axi_gpio_0_0_synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="peripherals_2_inst_0_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="peripherals_inst_0_axi_gpio_1_0_synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_axi_gpio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="peripherals_2_inst_0_axi_gpio_1_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="peripherals_inst_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_iic_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_uartlite_0_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_gpio_0_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_gpio_1_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_uartlite_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_iic_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_gpio_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_gpio_1_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="peripherals_inst_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_iic_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_uartlite_0_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_gpio_0_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_gpio_1_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_uartlite_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_iic_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_gpio_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_gpio_1_0_synth_1"/>
	</Run>
	<Run Id="child_0_impl_1" LaunchDir="/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/child_0_impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="impl_1"/>
		<Parent Id="peripherals_inst_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_iic_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_uartlite_0_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_gpio_0_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_gpio_1_0_synth_1"/>
		<Parent Id="peripherals_2_inst_0_axi_uartlite_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_iic_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_gpio_0_0_synth_1"/>
		<Parent Id="peripherals_inst_0_axi_gpio_1_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

