
#Circuit Summary:
#---------------
#number of inputs = 33
#number of outputs = 25
#number of gates = 882
#number of wires = 915
#atpg: cputime for reading in circuit ../sample_circuits/c1908.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c1908.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c1908.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c1908.ckt: 0.0s 0.0s
#number of equivalent faults = 2318
#atpg: cputime for generating fault list ../sample_circuits/c1908.ckt: 0.0s 0.0s
T'111111111111111111111111111111111'
T'011111111111111111111111111110111'
T'101111111111111111111111111111111'
T'110111111111111111111111111111111'
T'111011111111111111111111111111111'
T'111101111111111111111111111111111'
T'111110111111111111111111111110111'
T'111111011111111111111111111110111'
T'111111101111111111111111111111111'
T'111111110111111111111111111111111'
T'111111111011111111111111111110111'
T'111111111101111111111111111111111'
T'111111111110111111111111111110111'
T'111111111111011111111111111111111'
T'111111111111101111111111111111111'
T'111111111111110111111111111110111'
T'111111111111111011111111111110111'
T'111111111111111101111111111110111'
T'111111111111111110111111111110111'
T'111111111111111111011111111110111'
T'111111111111111111101111111111111'
T'111111111111111111110111111110111'
T'111111111111111111111011111111111'
T'111111111111111111111101111111111'
T'111111111111111111111110111110111'
T'111111111111111111111111011110111'
T'111111111111111111111111101110111'
T'111111111111111111111111110111111'
T'111111111111111111111111111011111'
T'111111111111111111111111111101111'
T'111111111111111111111111111110111'
T'111111111111111111111111111110011'
T'111111111111111111111111111110101'
T'111111111111111111111111111110110'
T'111111111111111111111111111111101'
T'111111111111111111110111111111111'
T'111111111111111111111111101111111'

#number of aborted faults = 0

#number of redundant faults = 1555

#number of calling podem1 = 1592

#total number of backtracks = 9507

#FAULT COVERAGE RESULTS :
#number of test vectors = 37
#total number of gate faults (uncollapsed) = 3820
#total number of detected faults = 2200
#total gate fault coverage = 57.59%
#number of equivalent gate faults (collapsed) = 2318
#number of equivalent detected faults = 763
#equivalent gate fault coverage = 32.92%

#atpg: cputime for test pattern generation ../sample_circuits/c1908.ckt: 2.1s 2.2s
