// Seed: 4101391945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16;
endmodule
module module_1 #(
    parameter id_5 = 32'd68
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  input wire _id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input logic [7:0] id_2;
  inout logic [7:0] id_1;
  wand id_7;
  assign id_7 = id_1[1]++;
  parameter id_8 = -1;
  assign id_7 = 1;
  logic [1  ==  1 'b0 : ""] id_9;
  ;
  always_latch @(posedge -1);
  assign id_3 = id_7;
  parameter id_10 = -1'h0;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_7,
      id_10,
      id_8,
      id_7,
      id_9,
      id_9,
      id_8,
      id_10,
      id_10
  );
  logic id_11[id_5 : -1];
  always id_1[-1] = -1;
  assign id_3[1] = 1 == id_5;
endmodule
