{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673342806311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673342806316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 10:26:46 2023 " "Processing started: Tue Jan 10 10:26:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673342806316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673342806316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673342806318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1673342807020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/timebase-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/timebase-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timebase-behav " "Found design unit 1: timebase-behav" {  } { { "../VHDL/timebase-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/timebase-behav.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/timebase.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/timebase.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 timebase " "Found entity 1: timebase" {  } { { "../VHDL/timebase.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/timebase.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregister_9bit-behav " "Found design unit 1: shiftregister_9bit-behav" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister_9bit " "Found entity 1: shiftregister_9bit" {  } { { "../VHDL/shiftregister_9bit.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_11bit-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/shiftregister_11bit-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregister_11bit-behav " "Found design unit 1: shiftregister_11bit-behav" {  } { { "../VHDL/shiftregister_11bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_11bit-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/shfitregister_11bit.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/shfitregister_11bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister_11bit " "Found entity 1: shiftregister_11bit" {  } { { "../VHDL/shfitregister_11bit.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shfitregister_11bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sendFSM-behav " "Found design unit 1: sendFSM-behav" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/sendFSM.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/sendFSM.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sendFSM " "Found entity 1: sendFSM" {  } { { "../VHDL/sendFSM.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/mux-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/mux-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behav " "Found design unit 1: mux-behav" {  } { { "../VHDL/mux-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mux-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808475 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../VHDL/mux.vhd " "Entity \"mux\" obtained from \"../VHDL/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "../VHDL/mux.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1673342808512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/mux.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/mux.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../VHDL/mux.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse-behav " "Found design unit 1: mouse-behav" {  } { { "../VHDL/mouse-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/mouse.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/mouse.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "../VHDL/mouse.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_fsm-behav " "Found design unit 1: main_fsm-behav" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/main_fsm.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/main_fsm.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 main_fsm " "Found entity 1: main_fsm" {  } { { "../VHDL/main_fsm.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/flipflop.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/flipflop.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../VHDL/flipflop.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/flipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/flipflop-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/flipflop-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behav " "Found design unit 1: flipflop-behav" {  } { { "../VHDL/flipflop-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/flipflop-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/edge_detector-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/edge_detector-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-behav " "Found design unit 1: edge_detector-behav" {  } { { "../VHDL/edge_detector-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/edge_detector-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/edge_detector.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/edge_detector.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../VHDL/edge_detector.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/edge_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/counter25mhz.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/counter25mhz.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter25mhz " "Found entity 1: counter25mhz" {  } { { "../VHDL/counter25mhz.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/counter25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/counter25mhz-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/counter25mhz-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter25mhz-behav " "Found design unit 1: counter25mhz-behav" {  } { { "../VHDL/counter25mhz-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/counter25mhz-behav.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/etuinstra/epo3/gwtf/quartus_DE1/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-behaviour " "Found design unit 1: gen25mhz-behaviour" {  } { { "gen25mhz.vhd" "" { Text "/home/etuinstra/epo3/gwtf/quartus_DE1/gen25mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808915 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "gen25mhz.vhd" "" { Text "/home/etuinstra/epo3/gwtf/quartus_DE1/gen25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673342808915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673342808915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673342809455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse mouse:inst " "Elaborating entity \"mouse\" for hierarchy \"mouse:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "/home/etuinstra/epo3/gwtf/quartus_DE1/top_de1.bdf" { { 136 600 824 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809481 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit11_reg_rst mouse-behav.vhd(110) " "Verilog HDL or VHDL warning at mouse-behav.vhd(110): object \"bit11_reg_rst\" assigned a value but never read" {  } { { "../VHDL/mouse-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673342809490 "|top_de1|mouse:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter25mhz mouse:inst\|counter25mhz:cnt " "Elaborating entity \"counter25mhz\" for hierarchy \"mouse:inst\|counter25mhz:cnt\"" {  } { { "../VHDL/mouse-behav.vhd" "cnt" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector mouse:inst\|edge_detector:ed " "Elaborating entity \"edge_detector\" for hierarchy \"mouse:inst\|edge_detector:ed\"" {  } { { "../VHDL/mouse-behav.vhd" "ed" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister_9bit mouse:inst\|shiftregister_9bit:sr " "Elaborating entity \"shiftregister_9bit\" for hierarchy \"mouse:inst\|shiftregister_9bit:sr\"" {  } { { "../VHDL/mouse-behav.vhd" "sr" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809543 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_new_data shiftregister_9bit-behav.vhd(17) " "VHDL Process Statement warning at shiftregister_9bit-behav.vhd(17): signal \"new_new_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809548 "|top_de1|mouse:inst2|shiftregister_9bit:sr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sendFSM mouse:inst\|sendFSM:sfsm " "Elaborating entity \"sendFSM\" for hierarchy \"mouse:inst\|sendFSM:sfsm\"" {  } { { "../VHDL/mouse-behav.vhd" "sfsm" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809559 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actBit sendFSM-behav.vhd(49) " "VHDL Process Statement warning at sendFSM-behav.vhd(49): signal \"actBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809568 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actBit sendFSM-behav.vhd(66) " "VHDL Process Statement warning at sendFSM-behav.vhd(66): signal \"actBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809568 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataToReg sendFSM-behav.vhd(28) " "VHDL Process Statement warning at sendFSM-behav.vhd(28): inferring latch(es) for signal or variable \"dataToReg\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1673342809568 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_state sendFSM-behav.vhd(28) " "VHDL Process Statement warning at sendFSM-behav.vhd(28): inferring latch(es) for signal or variable \"new_state\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1673342809568 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.waitforclockstate sendFSM-behav.vhd(28) " "Inferred latch for \"new_state.waitforclockstate\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809568 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.bothlowstate sendFSM-behav.vhd(28) " "Inferred latch for \"new_state.bothlowstate\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809569 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.clklowstate sendFSM-behav.vhd(28) " "Inferred latch for \"new_state.clklowstate\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809569 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.reset_state sendFSM-behav.vhd(28) " "Inferred latch for \"new_state.reset_state\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809569 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[0\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[0\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809569 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[1\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[1\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809569 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[2\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[2\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809569 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[3\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[3\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809569 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[4\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[4\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809569 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[5\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[5\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809570 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[6\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[6\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809570 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[7\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[7\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809570 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[8\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[8\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809570 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mouse:inst\|mux:mx " "Elaborating entity \"mux\" for hierarchy \"mouse:inst\|mux:mx\"" {  } { { "../VHDL/mouse-behav.vhd" "mx" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timebase mouse:inst\|timebase:tb " "Elaborating entity \"timebase\" for hierarchy \"mouse:inst\|timebase:tb\"" {  } { { "../VHDL/mouse-behav.vhd" "tb" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_fsm mouse:inst\|main_fsm:mfsm " "Elaborating entity \"main_fsm\" for hierarchy \"mouse:inst\|main_fsm:mfsm\"" {  } { { "../VHDL/mouse-behav.vhd" "mfsm" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809622 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(53) " "VHDL Process Statement warning at main_fsm-behav.vhd(53): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809631 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(84) " "VHDL Process Statement warning at main_fsm-behav.vhd(84): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809631 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(116) " "VHDL Process Statement warning at main_fsm-behav.vhd(116): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809631 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(149) " "VHDL Process Statement warning at main_fsm-behav.vhd(149): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809631 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(181) " "VHDL Process Statement warning at main_fsm-behav.vhd(181): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809631 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(213) " "VHDL Process Statement warning at main_fsm-behav.vhd(213): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809631 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(231) " "VHDL Process Statement warning at main_fsm-behav.vhd(231): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809632 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(232) " "VHDL Process Statement warning at main_fsm-behav.vhd(232): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809632 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(233) " "VHDL Process Statement warning at main_fsm-behav.vhd(233): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809632 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(234) " "VHDL Process Statement warning at main_fsm-behav.vhd(234): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809632 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(235) " "VHDL Process Statement warning at main_fsm-behav.vhd(235): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809632 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(250) " "VHDL Process Statement warning at main_fsm-behav.vhd(250): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809632 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(251) " "VHDL Process Statement warning at main_fsm-behav.vhd(251): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809632 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(252) " "VHDL Process Statement warning at main_fsm-behav.vhd(252): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809633 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(253) " "VHDL Process Statement warning at main_fsm-behav.vhd(253): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809633 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(254) " "VHDL Process Statement warning at main_fsm-behav.vhd(254): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809633 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(272) " "VHDL Process Statement warning at main_fsm-behav.vhd(272): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809633 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(292) " "VHDL Process Statement warning at main_fsm-behav.vhd(292): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809633 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(293) " "VHDL Process Statement warning at main_fsm-behav.vhd(293): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809633 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(294) " "VHDL Process Statement warning at main_fsm-behav.vhd(294): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809633 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(309) " "VHDL Process Statement warning at main_fsm-behav.vhd(309): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809634 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(310) " "VHDL Process Statement warning at main_fsm-behav.vhd(310): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809634 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(311) " "VHDL Process Statement warning at main_fsm-behav.vhd(311): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809634 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(327) " "VHDL Process Statement warning at main_fsm-behav.vhd(327): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809634 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(347) " "VHDL Process Statement warning at main_fsm-behav.vhd(347): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809634 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(348) " "VHDL Process Statement warning at main_fsm-behav.vhd(348): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809634 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(349) " "VHDL Process Statement warning at main_fsm-behav.vhd(349): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809634 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(368) " "VHDL Process Statement warning at main_fsm-behav.vhd(368): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809635 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(369) " "VHDL Process Statement warning at main_fsm-behav.vhd(369): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809635 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(370) " "VHDL Process Statement warning at main_fsm-behav.vhd(370): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809635 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "handshake_in main_fsm-behav.vhd(392) " "VHDL Process Statement warning at main_fsm-behav.vhd(392): signal \"handshake_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809635 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "handshake_in main_fsm-behav.vhd(415) " "VHDL Process Statement warning at main_fsm-behav.vhd(415): signal \"handshake_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673342809635 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst main_fsm-behav.vhd(24) " "VHDL Process Statement warning at main_fsm-behav.vhd(24): inferring latch(es) for signal or variable \"rst\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1673342809635 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst main_fsm-behav.vhd(24) " "Inferred latch for \"rst\" at main_fsm-behav.vhd(24)" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673342809636 "|top_de1|mouse:inst|main_fsm:mfsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop mouse:inst\|flipflop:flipflop1 " "Elaborating entity \"flipflop\" for hierarchy \"mouse:inst\|flipflop:flipflop1\"" {  } { { "../VHDL/mouse-behav.vhd" "flipflop1" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister_11bit mouse:inst\|shiftregister_11bit:sr11 " "Elaborating entity \"shiftregister_11bit\" for hierarchy \"mouse:inst\|shiftregister_11bit:sr11\"" {  } { { "../VHDL/mouse-behav.vhd" "sr11" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen25mhz gen25mhz:inst1 " "Elaborating entity \"gen25mhz\" for hierarchy \"gen25mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/etuinstra/epo3/gwtf/quartus_DE1/top_de1.bdf" { { -48 512 688 32 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342809726 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mouse:inst\|sendFSM:sfsm\|dataToReg\[2\] mouse:inst\|sendFSM:sfsm\|dataToReg\[4\] " "Duplicate LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[2\]\" merged with LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[4\]\"" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342810317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mouse:inst\|sendFSM:sfsm\|dataToReg\[1\] mouse:inst\|sendFSM:sfsm\|dataToReg\[4\] " "Duplicate LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[1\]\" merged with LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[4\]\"" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342810317 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mouse:inst\|sendFSM:sfsm\|dataToReg\[0\] mouse:inst\|sendFSM:sfsm\|dataToReg\[4\] " "Duplicate LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[0\]\" merged with LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[4\]\"" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673342810317 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1673342810317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1673342810396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673342810815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673342810815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673342810933 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673342810933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1673342810933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673342810933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673342811002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 10:26:50 2023 " "Processing ended: Tue Jan 10 10:26:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673342811002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673342811002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673342811002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673342811002 ""}
