// Seed: 3364325978
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  always begin
    if (id_9) begin
      id_8 = "" == 1;
    end else disable id_12;
  end
  initial begin
    $display;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  initial assume (1 != id_6);
  module_0(
      id_2, id_6, id_6, id_7, id_9, id_6, id_7, id_6, id_2, id_3
  );
  wire id_11;
  assign id_3 = 1 ==? 1;
  wire id_12;
  wire id_13;
endmodule
