
---------- Begin Simulation Statistics ----------
final_tick                                90520032500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135567                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653576                       # Number of bytes of host memory used
host_op_rate                                   135833                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   737.64                       # Real time elapsed on the host
host_tick_rate                              122715506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090520                       # Number of seconds simulated
sim_ticks                                 90520032500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.810401                       # CPI: cycles per instruction
system.cpu.discardedOps                        189634                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        47754483                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.552364                       # IPC: instructions per cycle
system.cpu.numCycles                        181040065                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133285582                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       266557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        541801                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          593                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975175                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            593                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485860                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735518                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103862                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101876                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905602                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65390                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                290                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51030267                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51030267                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51030688                       # number of overall hits
system.cpu.dcache.overall_hits::total        51030688                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047072                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047072                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1055067                       # number of overall misses
system.cpu.dcache.overall_misses::total       1055067                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35055372996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35055372996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35055372996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35055372996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52077339                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52077339                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52085755                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52085755                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33479.429300                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33479.429300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33225.731632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33225.731632                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       229610                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4222                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.384178                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       876291                       # number of writebacks
system.cpu.dcache.writebacks::total            876291                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987364                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987364                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32396296498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32396296498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33064668497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33064668497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018806                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018806                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018957                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018957                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33078.608965                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33078.608965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33487.820598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33487.820598                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986852                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40529671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40529671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15278577499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15278577499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41128257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41128257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25524.448449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25524.448449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14610954999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14610954999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24538.328344                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24538.328344                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10500596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10500596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19776795497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19776795497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44096.795657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44096.795657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        64547                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        64547                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17785341499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17785341499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46323.352144                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46323.352144                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          421                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           421                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949976                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949976                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    668371999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    668371999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949501                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949501                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83640.595545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83640.595545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.607369                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018128                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987364                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.683841                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.607369                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53073195                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53073195                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686344                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475487                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025092                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278655                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278655                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278655                       # number of overall hits
system.cpu.icache.overall_hits::total        10278655                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          732                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            732                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          732                       # number of overall misses
system.cpu.icache.overall_misses::total           732                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54050000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54050000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54050000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54050000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279387                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279387                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279387                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279387                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000071                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000071                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73838.797814                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73838.797814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73838.797814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73838.797814                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          227                       # number of writebacks
system.cpu.icache.writebacks::total               227                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          732                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          732                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          732                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          732                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53318000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53318000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72838.797814                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72838.797814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72838.797814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72838.797814                       # average overall mshr miss latency
system.cpu.icache.replacements                    227                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278655                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278655                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          732                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           732                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54050000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54050000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73838.797814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73838.797814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          732                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          732                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53318000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53318000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72838.797814                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72838.797814                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.778519                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279387                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               732                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14042.878415                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.778519                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.400174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.400174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280119                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280119                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  90520032500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   65                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               712774                       # number of demand (read+write) hits
system.l2.demand_hits::total                   712839                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  65                       # number of overall hits
system.l2.overall_hits::.cpu.data              712774                       # number of overall hits
system.l2.overall_hits::total                  712839                       # number of overall hits
system.l2.demand_misses::.cpu.inst                667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             274590                       # number of demand (read+write) misses
system.l2.demand_misses::total                 275257                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               667                       # number of overall misses
system.l2.overall_misses::.cpu.data            274590                       # number of overall misses
system.l2.overall_misses::total                275257                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51516000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23832354500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23883870500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51516000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23832354500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23883870500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              732                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987364                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988096                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             732                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987364                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988096                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.911202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.278104                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.278573                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.911202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.278104                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.278573                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77235.382309                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86792.507010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86769.348282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77235.382309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86792.507010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86769.348282                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              188557                       # number of writebacks
system.l2.writebacks::total                    188557                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        274585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            275252                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       274585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           275252                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44846000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21086173000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21131019000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44846000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21086173000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21131019000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.911202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.278099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.278568                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.911202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.278099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.278568                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67235.382309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76792.880165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76769.720111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67235.382309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76792.880165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76769.720111                       # average overall mshr miss latency
system.l2.replacements                         267142                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       876291                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           876291                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       876291                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       876291                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          217                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              217                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          217                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          217                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            217836                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                217836                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          166276                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              166276                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14821630500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14821630500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.432884                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.432884                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89138.724169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89138.724169                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       166276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         166276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13158870500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13158870500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.432884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.432884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79138.724169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79138.724169                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51516000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51516000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.911202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77235.382309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77235.382309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.911202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67235.382309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67235.382309                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        494938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            494938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9010724000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9010724000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.179550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.179550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83190.760197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83190.760197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7927302500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7927302500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.179542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.179542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73191.539946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73191.539946                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8045.607500                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973875                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    275334                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.169020                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.581693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.544602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8009.481204                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982130                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63439494                       # Number of tag accesses
system.l2.tags.data_accesses                 63439494                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    188557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    273783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012684622500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11212                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11212                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              745745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             177524                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      275252                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     188557                       # Number of write requests accepted
system.mem_ctrls.readBursts                    275252                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   188557                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    802                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                275252                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               188557                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  205419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.476900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.946082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.813184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11093     98.94%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           61      0.54%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.12%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.01%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           31      0.28%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11212                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.814930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.782953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.049951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6855     61.14%     61.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              112      1.00%     62.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3727     33.24%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              503      4.49%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11212                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   51328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17616128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12067648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    194.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90512107000                       # Total gap between requests
system.mem_ctrls.avgGap                     195149.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17522112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12065856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 471586.220431372465                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 193571649.457814753056                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 133294870.392363145947                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          667                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       274585                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       188557                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17516000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9774003750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2163406654500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26260.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35595.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11473488.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17573440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17616128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12067648                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12067648                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          667                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       274585                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         275252                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       188557                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        188557                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       471586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    194138684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        194610270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       471586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       471586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    133314667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       133314667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    133314667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       471586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    194138684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       327924937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               274450                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              188529                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        11955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        11950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12190                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4645582250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1372250000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9791519750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16926.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35676.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              155607                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              97032                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.70                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       210340                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   140.870286                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.662751                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   200.484540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       154412     73.41%     73.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30696     14.59%     88.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4314      2.05%     90.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2456      1.17%     91.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10356      4.92%     96.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          483      0.23%     96.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          438      0.21%     96.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          701      0.33%     96.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6484      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       210340                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17564800                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12065856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              194.043236                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              133.294870                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       747536580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       397325115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      978165720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     491922360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7145190000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27274804380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11791436160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   48826380315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.398617                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30393394750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3022500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57104137750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       754291020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       400915185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      981407280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     492199020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7145190000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26987593350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12033298080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   48794893935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.050778                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31022179500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3022500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56475353000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             108976                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       188557                       # Transaction distribution
system.membus.trans_dist::CleanEvict            77992                       # Transaction distribution
system.membus.trans_dist::ReadExReq            166276                       # Transaction distribution
system.membus.trans_dist::ReadExResp           166276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        108976                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       817053                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 817053                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29683776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29683776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            275252                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  275252    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              275252                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1347772500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1492756500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            603984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1064848                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          227                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          189146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384112                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           732                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603252                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1691                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961580                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2963271                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        61376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119273920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119335296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          267142                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12067648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1255238                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001505                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038764                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1253349     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1889      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1255238                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90520032500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1864105500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1098000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481048495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
