===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.6776 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.7310 ( 24.8%)    5.7310 ( 29.1%)  FIR Parser
    8.9077 ( 38.5%)    6.8605 ( 34.9%)  'firrtl.circuit' Pipeline
    1.0342 (  4.5%)    1.0342 (  5.3%)    LowerFIRRTLTypes
    3.6460 ( 15.8%)    1.8241 (  9.3%)    'firrtl.module' Pipeline
    1.1172 (  4.8%)    0.5803 (  2.9%)      ExpandWhens
    1.2617 (  5.5%)    0.6426 (  3.3%)      CSE
    0.0543 (  0.2%)    0.0278 (  0.1%)        (A) DominanceInfo
    1.2597 (  5.4%)    0.6418 (  3.3%)      SimpleCanonicalizer
    2.1717 (  9.4%)    2.1717 ( 11.0%)    IMConstProp
    0.5245 (  2.3%)    0.5245 (  2.7%)    BlackBoxReader
    0.4456 (  1.9%)    0.2231 (  1.1%)    'firrtl.module' Pipeline
    0.4429 (  1.9%)    0.2219 (  1.1%)      CheckWidths
    1.2929 (  5.6%)    1.2929 (  6.6%)  LowerFIRRTLToHW
    0.5286 (  2.3%)    0.5286 (  2.7%)  HWMemSimImpl
    2.3538 ( 10.2%)    1.1787 (  6.0%)  'hw.module' Pipeline
    0.4034 (  1.7%)    0.2044 (  1.0%)    HWCleanup
    0.8365 (  3.6%)    0.4274 (  2.2%)    CSE
    0.0376 (  0.2%)    0.0195 (  0.1%)      (A) DominanceInfo
    1.1056 (  4.8%)    0.5607 (  2.8%)    SimpleCanonicalizer
    0.7285 (  3.2%)    0.7285 (  3.7%)  HWLegalizeNames
    0.4352 (  1.9%)    0.2184 (  1.1%)  'hw.module' Pipeline
    0.4319 (  1.9%)    0.2167 (  1.1%)    PrettifyVerilog
    1.5671 (  6.8%)    1.5671 (  8.0%)  Output
    0.0066 (  0.0%)    0.0066 (  0.0%)  Rest
   23.1219 (100.0%)   19.6776 (100.0%)  Total

{
  totalTime: 19.719,
  maxMemory: 765739008
}
