Reading OpenROAD database at '/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-05-15/15-odb-setpowerconnections/PC_Adder.odb'…
Reading library file at '/home/vu/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/m4202q1n7la2bph83v3h11q6mfrcazx4-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-05-15/17-openroad-cutrows/PC_Adder.odb'…
Writing layout to '/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-05-15/17-openroad-cutrows/PC_Adder.def'…
