-- ==============================================================
-- Generated by Vitis HLS v2023.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity atax_atax_Pipeline_lp3_lp4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tmp1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    tmp1_ce0 : OUT STD_LOGIC;
    tmp1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    tmp1_1_ce0 : OUT STD_LOGIC;
    tmp1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buff_A_ce0 : OUT STD_LOGIC;
    buff_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buff_A_1_ce0 : OUT STD_LOGIC;
    buff_A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buff_y_out_ce0 : OUT STD_LOGIC;
    buff_y_out_we0 : OUT STD_LOGIC;
    buff_y_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buff_y_out_ce1 : OUT STD_LOGIC;
    buff_y_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buff_y_out_1_ce0 : OUT STD_LOGIC;
    buff_y_out_1_we0 : OUT STD_LOGIC;
    buff_y_out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buff_y_out_1_ce1 : OUT STD_LOGIC;
    buff_y_out_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1608_p_ce : OUT STD_LOGIC;
    grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1612_p_ce : OUT STD_LOGIC;
    grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1616_p_ce : OUT STD_LOGIC;
    grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1620_p_ce : OUT STD_LOGIC );
end;


architecture behav of atax_atax_Pipeline_lp3_lp4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln26_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln26_1_fu_238_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln26_1_reg_340 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln5_5_fu_258_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln5_5_reg_355 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln5_5_reg_355_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln5_5_reg_355_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_303_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_370 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_load_reg_376 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_load_reg_381 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_y_out_addr_reg_386 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_addr_reg_386_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_addr_reg_386_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_addr_reg_386_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_addr_reg_386_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_addr_reg_386_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_1_addr_reg_392 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_1_addr_reg_392_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_1_addr_reg_392_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_1_addr_reg_392_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_1_addr_reg_392_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_1_addr_reg_392_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_y_out_load_reg_398 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul1_reg_403 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul57_1_reg_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_y_out_1_load_reg_413 : STD_LOGIC_VECTOR (31 downto 0);
    signal add1_reg_418 : STD_LOGIC_VECTOR (31 downto 0);
    signal add58_1_reg_423 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln5_fu_252_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln28_fu_276_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln5_1_fu_310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_1_fu_54 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln27_fu_282_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_1_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_58 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal select_ln26_fu_226_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_fu_62 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln26_1_fu_192_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln26_fu_204_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln5_2_fu_242_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln5_fu_218_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln26_fu_234_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_268_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component atax_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component atax_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component atax_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component atax_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln26_fu_186_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_58 <= select_ln26_fu_226_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_58 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln26_fu_186_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_62 <= add_ln26_1_fu_192_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_62 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    j_1_fu_54_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln26_fu_186_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_1_fu_54 <= add_ln27_fu_282_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_1_fu_54 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add1_reg_418 <= grp_fu_1608_p_dout0;
                add58_1_reg_423 <= grp_fu_1612_p_dout0;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                buff_y_out_1_addr_reg_392 <= zext_ln5_1_fu_310_p1(5 - 1 downto 0);
                buff_y_out_1_addr_reg_392_pp0_iter4_reg <= buff_y_out_1_addr_reg_392;
                buff_y_out_1_addr_reg_392_pp0_iter5_reg <= buff_y_out_1_addr_reg_392_pp0_iter4_reg;
                buff_y_out_1_addr_reg_392_pp0_iter6_reg <= buff_y_out_1_addr_reg_392_pp0_iter5_reg;
                buff_y_out_1_addr_reg_392_pp0_iter7_reg <= buff_y_out_1_addr_reg_392_pp0_iter6_reg;
                buff_y_out_1_addr_reg_392_pp0_iter8_reg <= buff_y_out_1_addr_reg_392_pp0_iter7_reg;
                buff_y_out_addr_reg_386 <= zext_ln5_1_fu_310_p1(5 - 1 downto 0);
                buff_y_out_addr_reg_386_pp0_iter4_reg <= buff_y_out_addr_reg_386;
                buff_y_out_addr_reg_386_pp0_iter5_reg <= buff_y_out_addr_reg_386_pp0_iter4_reg;
                buff_y_out_addr_reg_386_pp0_iter6_reg <= buff_y_out_addr_reg_386_pp0_iter5_reg;
                buff_y_out_addr_reg_386_pp0_iter7_reg <= buff_y_out_addr_reg_386_pp0_iter6_reg;
                buff_y_out_addr_reg_386_pp0_iter8_reg <= buff_y_out_addr_reg_386_pp0_iter7_reg;
                lshr_ln5_5_reg_355_pp0_iter2_reg <= lshr_ln5_5_reg_355_pp0_iter1_reg;
                mul1_reg_403 <= grp_fu_1616_p_dout0;
                mul57_1_reg_408 <= grp_fu_1620_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                buff_A_1_load_reg_381 <= buff_A_1_q0;
                buff_A_load_reg_376 <= buff_A_q0;
                lshr_ln5_5_reg_355 <= select_ln5_fu_218_p3(5 downto 1);
                lshr_ln5_5_reg_355_pp0_iter1_reg <= lshr_ln5_5_reg_355;
                tmp_1_reg_370 <= tmp_1_fu_303_p3;
                trunc_ln26_1_reg_340 <= trunc_ln26_1_fu_238_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                buff_y_out_1_load_reg_413 <= buff_y_out_1_q1;
                buff_y_out_load_reg_398 <= buff_y_out_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln26_1_fu_192_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv12_1));
    add_ln26_fu_204_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv7_1));
    add_ln27_fu_282_p2 <= std_logic_vector(unsigned(select_ln5_fu_218_p3) + unsigned(ap_const_lv7_2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln26_fu_186_p2)
    begin
        if (((icmp_ln26_fu_186_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_58)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_58;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_62)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_62;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_1_fu_54, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_1_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_1_load <= j_1_fu_54;
        end if; 
    end process;

    buff_A_1_address0 <= zext_ln28_fu_276_p1(11 - 1 downto 0);

    buff_A_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buff_A_1_ce0 <= ap_const_logic_1;
        else 
            buff_A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buff_A_address0 <= zext_ln28_fu_276_p1(11 - 1 downto 0);

    buff_A_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buff_A_ce0 <= ap_const_logic_1;
        else 
            buff_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_1_address0 <= buff_y_out_1_addr_reg_392_pp0_iter8_reg;
    buff_y_out_1_address1 <= zext_ln5_1_fu_310_p1(5 - 1 downto 0);

    buff_y_out_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            buff_y_out_1_ce0 <= ap_const_logic_1;
        else 
            buff_y_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            buff_y_out_1_ce1 <= ap_const_logic_1;
        else 
            buff_y_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_1_d0 <= add58_1_reg_423;

    buff_y_out_1_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            buff_y_out_1_we0 <= ap_const_logic_1;
        else 
            buff_y_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_address0 <= buff_y_out_addr_reg_386_pp0_iter8_reg;
    buff_y_out_address1 <= zext_ln5_1_fu_310_p1(5 - 1 downto 0);

    buff_y_out_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            buff_y_out_ce0 <= ap_const_logic_1;
        else 
            buff_y_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            buff_y_out_ce1 <= ap_const_logic_1;
        else 
            buff_y_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_d0 <= add1_reg_418;

    buff_y_out_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            buff_y_out_we0 <= ap_const_logic_1;
        else 
            buff_y_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1608_p_ce <= ap_const_logic_1;
    grp_fu_1608_p_din0 <= buff_y_out_load_reg_398;
    grp_fu_1608_p_din1 <= mul1_reg_403;
    grp_fu_1608_p_opcode <= ap_const_lv2_0;
    grp_fu_1612_p_ce <= ap_const_logic_1;
    grp_fu_1612_p_din0 <= buff_y_out_1_load_reg_413;
    grp_fu_1612_p_din1 <= mul57_1_reg_408;
    grp_fu_1612_p_opcode <= ap_const_lv2_0;
    grp_fu_1616_p_ce <= ap_const_logic_1;
    grp_fu_1616_p_din0 <= buff_A_load_reg_376;
    grp_fu_1616_p_din1 <= tmp_1_reg_370;
    grp_fu_1620_p_ce <= ap_const_logic_1;
    grp_fu_1620_p_din0 <= buff_A_1_load_reg_381;
    grp_fu_1620_p_din1 <= tmp_1_reg_370;
    icmp_ln26_fu_186_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv12_800) else "0";
    lshr_ln5_2_fu_242_p4 <= select_ln26_fu_226_p3(5 downto 1);
    lshr_ln5_5_fu_258_p4 <= select_ln5_fu_218_p3(5 downto 1);
    select_ln26_fu_226_p3 <= 
        add_ln26_fu_204_p2 when (tmp_fu_210_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln5_fu_218_p3 <= 
        ap_const_lv7_0 when (tmp_fu_210_p3(0) = '1') else 
        ap_sig_allocacmp_j_1_load;
    tmp1_1_address0 <= zext_ln5_fu_252_p1(5 - 1 downto 0);

    tmp1_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp1_1_ce0 <= ap_const_logic_1;
        else 
            tmp1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_address0 <= zext_ln5_fu_252_p1(5 - 1 downto 0);

    tmp1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp1_ce0 <= ap_const_logic_1;
        else 
            tmp1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_303_p3 <= 
        tmp1_1_q0 when (trunc_ln26_1_reg_340(0) = '1') else 
        tmp1_q0;
    tmp_fu_210_p3 <= ap_sig_allocacmp_j_1_load(6 downto 6);
    tmp_s_fu_268_p3 <= (trunc_ln26_fu_234_p1 & lshr_ln5_5_fu_258_p4);
    trunc_ln26_1_fu_238_p1 <= select_ln26_fu_226_p3(1 - 1 downto 0);
    trunc_ln26_fu_234_p1 <= select_ln26_fu_226_p3(6 - 1 downto 0);
    zext_ln28_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_268_p3),64));
    zext_ln5_1_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_5_reg_355_pp0_iter2_reg),64));
    zext_ln5_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_2_fu_242_p4),64));
end behav;
