[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3368008 heartbeat IPC: 2.969 cumulative IPC: 2.969 (Simulation time: 00 hr 01 min 20 sec)
Tendency balance: 0.053741.
Warmup finished CPU 0 instructions: 20000000 cycles: 6990010 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 57 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6990010 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 57 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6990011 heartbeat IPC: 2.761 cumulative IPC: 3 (Simulation time: 00 hr 02 min 57 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 9274929 cumulative IPC: 1.078 (Simulation time: 00 hr 05 min 46 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 9274929 cumulative IPC: 1.078 (Simulation time: 00 hr 05 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/401.bzip2-226B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.078 instructions: 10000002 cycles: 9274929
CPU 0 Branch Prediction Accuracy: 99.98% MPKI: 0.0051 Average ROB Occupancy at Mispredict: 117.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0051
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     245827 HIT:     244854 MISS:        973 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     245827 HIT:     244854 MISS:        973 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 286.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     167271 HIT:     107965 MISS:      59306 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      28361 HIT:       9896 MISS:      18465 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      62235 HIT:      22038 MISS:      40197 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      76393 HIT:      75898 MISS:        495 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        282 HIT:        133 MISS:        149 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 182.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1737575 HIT:    1737564 MISS:         11 MSHR_MERGE:          5
cpu0->cpu0_L1I LOAD         ACCESS:    1737575 HIT:    1737564 MISS:         11 MSHR_MERGE:          5
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 235.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    2898195 HIT:    2340960 MISS:     557235 MSHR_MERGE:     466363
cpu0->cpu0_L1D LOAD         ACCESS:    1077446 HIT:     997935 MISS:      79511 MSHR_MERGE:      51156
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1819763 HIT:    1342327 MISS:     477436 MSHR_MERGE:     415201
cpu0->cpu0_L1D TRANSLATION  ACCESS:        986 HIT:        698 MISS:        288 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 126.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1529510 HIT:    1529510 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1529510 HIT:    1529510 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    2871863 HIT:    2614631 MISS:     257232 MSHR_MERGE:      11405
cpu0->cpu0_DTLB LOAD         ACCESS:    2871863 HIT:    2614631 MISS:     257232 MSHR_MERGE:      11405
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.137 cycles
cpu0->LLC TOTAL        ACCESS:     103370 HIT:      51343 MISS:      52027 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      18465 HIT:       5873 MISS:      12592 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      40197 HIT:       1249 MISS:      38948 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      44559 HIT:      44217 MISS:        342 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        149 HIT:          4 MISS:        145 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          1 USELESS:          8
cpu0->LLC AVERAGE MISS LATENCY: 193.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1759
  ROW_BUFFER_MISS:      49925
  AVG DBUS CONGESTED CYCLE: 15.15
Channel 0 WQ ROW_BUFFER_HIT:       9663
  ROW_BUFFER_MISS:      17354
  FULL:          0
Channel 0 REFRESHES ISSUED:        773
