Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Fri Jan 14 10:28:33 2022
| Host             : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command          : report_power -file mopshub_design_wrapper_power_routed.rpt -pb mopshub_design_wrapper_power_summary_routed.pb -rpx mopshub_design_wrapper_power_routed.rpx
| Design           : mopshub_design_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.891        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.743        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.2         |
| Junction Temperature (C) | 46.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.018 |        9 |       --- |             --- |
| Slice Logic              |     0.007 |    30994 |       --- |             --- |
|   LUT as Logic           |     0.007 |    15573 |     53200 |           29.27 |
|   CARRY4                 |    <0.001 |      202 |     13300 |            1.52 |
|   Register               |    <0.001 |    11356 |    106400 |           10.67 |
|   LUT as Shift Register  |    <0.001 |      299 |     17400 |            1.72 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |    <0.001 |      424 |     53200 |            0.80 |
|   Others                 |     0.000 |     1038 |       --- |             --- |
| Signals                  |     0.006 |    22901 |       --- |             --- |
| Block RAM                |     0.002 |        5 |       140 |            3.57 |
| MMCM                     |     0.096 |        1 |         4 |           25.00 |
| I/O                      |     0.089 |       35 |       200 |           17.50 |
| PS7                      |     1.525 |        1 |       --- |             --- |
| Static Power             |     0.148 |          |           |                 |
| Total                    |     1.891 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.052 |       0.035 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.071 |       0.055 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.755 |       0.722 |      0.033 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_100_mopshub_design_clk_wiz_0_0                                                         | mopshub_design_i/clk_wiz_0/inst/clk_100_mopshub_design_clk_wiz_0_0   |            10.0 |
| clk_100in_clk_p                                                                            | clk_100in_clk_p                                                      |            10.0 |
| clk_40_mopshub_design_clk_wiz_0_0                                                          | mopshub_design_i/clk_wiz_0/inst/clk_40_mopshub_design_clk_wiz_0_0    |            25.0 |
| clk_80_mopshub_design_clk_wiz_0_0                                                          | mopshub_design_i/clk_wiz_0/inst/clk_80_mopshub_design_clk_wiz_0_0    |            12.5 |
| clk_fpga_0                                                                                 | mopshub_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]    |            20.0 |
| clkfbout_mopshub_design_clk_wiz_0_0                                                        | mopshub_design_i/clk_wiz_0/inst/clkfbout_mopshub_design_clk_wiz_0_0  |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| mopshub_design_wrapper     |     1.743 |
|   dbg_hub                  |     0.002 |
|     inst                   |     0.002 |
|       BSCANID.u_xsdbm_id   |     0.002 |
|   mopshub_design_i         |     1.734 |
|     clk_wiz_0              |     0.102 |
|       inst                 |     0.102 |
|     mopshub_top_diff_por_0 |     0.063 |
|       inst                 |     0.063 |
|     processing_system7_0   |     1.525 |
|       inst                 |     1.525 |
|     selectio_wiz_0         |     0.005 |
|       inst                 |     0.005 |
|     selectio_wiz_1         |     0.038 |
|       inst                 |     0.038 |
|   u_ila_0                  |     0.007 |
|     inst                   |     0.007 |
|       ila_core_inst        |     0.007 |
+----------------------------+-----------+


